Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Oct 29 17:36:14 2017
| Host         : gameslab-dev running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gameslab_wrapper_timing_summary_routed.rpt -rpx gameslab_wrapper_timing_summary_routed.rpx
| Design       : gameslab_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.520      -52.344                     26                 2558        0.070        0.000                      0                 2558        3.750        0.000                       0                  1091  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 15.625}     31.250          32.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.356        0.000                      0                 1975        0.070        0.000                      0                 1975        3.750        0.000                       0                   967  
clk_fpga_1         22.909        0.000                      0                  178        0.091        0.000                      0                  178       15.125        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         -2.520      -24.354                     12                   12        0.101        0.000                      0                   12  
clk_fpga_0    clk_fpga_1         -2.117      -23.785                     12                   12        0.086        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.169        0.000                      0                  261        0.322        0.000                      0                  261  
**async_default**  clk_fpga_0         clk_fpga_1              -2.103       -4.205                      2                    2        0.112        0.000                      0                    2  
**async_default**  clk_fpga_1         clk_fpga_1              27.111        0.000                      0                  118        0.402        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 2.307ns (31.790%)  route 4.950ns (68.210%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.689    10.274    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X2Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.530    12.722    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X2Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[3]/C
                         clock pessimism              0.267    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X2Y70          FDCE (Setup_fdce_C_CE)      -0.205    12.630    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.307ns (32.257%)  route 4.845ns (67.743%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.584    10.169    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.532    12.724    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[1]/C
                         clock pessimism              0.230    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X1Y64          FDCE (Setup_fdce_C_CE)      -0.205    12.595    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.307ns (32.257%)  route 4.845ns (67.743%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.584    10.169    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.532    12.724    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[5]/C
                         clock pessimism              0.230    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X1Y64          FDCE (Setup_fdce_C_CE)      -0.205    12.595    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.307ns (32.257%)  route 4.845ns (67.743%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.584    10.169    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.532    12.724    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[9]/C
                         clock pessimism              0.230    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X1Y64          FDCE (Setup_fdce_C_CE)      -0.205    12.595    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.307ns (32.288%)  route 4.838ns (67.712%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.577    10.162    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.526    12.718    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[27]/C
                         clock pessimism              0.230    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X1Y70          FDCE (Setup_fdce_C_CE)      -0.205    12.589    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.307ns (32.288%)  route 4.838ns (67.712%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.577    10.162    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.526    12.718    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[29]/C
                         clock pessimism              0.230    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X1Y70          FDCE (Setup_fdce_C_CE)      -0.205    12.589    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.307ns (32.288%)  route 4.838ns (67.712%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.577    10.162    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.526    12.718    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[30]/C
                         clock pessimism              0.230    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X1Y70          FDCE (Setup_fdce_C_CE)      -0.205    12.589    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.307ns (32.288%)  route 4.838ns (67.712%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.577    10.162    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.526    12.718    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[31]/C
                         clock pessimism              0.230    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X1Y70          FDCE (Setup_fdce_C_CE)      -0.205    12.589    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 2.307ns (32.271%)  route 4.842ns (67.729%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.580    10.166    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.531    12.723    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[10]/C
                         clock pessimism              0.230    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X1Y65          FDCE (Setup_fdce_C_CE)      -0.205    12.594    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 2.307ns (32.271%)  route 4.842ns (67.729%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.709     3.017    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.518     3.535 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[8]/Q
                         net (fo=5, routed)           1.169     4.704    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[8]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     4.828 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.651     5.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     5.603 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.603     6.206    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.330    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.862 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.862    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.196 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/O[1]
                         net (fo=1, routed)           0.814     8.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[5]
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.303     8.314 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.659     8.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     9.097 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.364     9.461    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.580    10.166    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X1Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.531    12.723    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X1Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[14]/C
                         clock pessimism              0.230    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X1Y65          FDCE (Setup_fdce_C_CE)      -0.205    12.594    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  2.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.382%)  route 0.252ns (54.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.565     0.906    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.252     1.321    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X8Y49          LUT5 (Prop_lut5_I4_O)        0.045     1.366 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.366    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.835     1.205    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.120     1.296    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.457%)  route 0.193ns (56.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.582     0.923    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.193     1.263    gameslab_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.893     1.263    gameslab_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.053     1.181    gameslab_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.234%)  route 0.194ns (56.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.582     0.923    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.265    gameslab_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.893     1.263    gameslab_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gameslab_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    gameslab_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.181%)  route 0.249ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.584     0.925    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X5Y52          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.249     1.314    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]_inv_0
    SLICE_X4Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.854     1.224    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_R)         0.009     1.204    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.181%)  route 0.249ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.584     0.925    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X5Y52          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.249     1.314    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]_inv
    SLICE_X4Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.854     1.224    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_R)         0.009     1.204    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.582     0.923    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.119    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.850     1.220    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.078     1.001    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.582     0.923    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.119    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.850     1.220    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.076     0.999    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/clk
    SLICE_X9Y71          FDRE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.091    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X9Y71          FDRE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X9Y71          FDRE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.296     0.895    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.075     0.970    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y71          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.036 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.091    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X7Y71          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y71          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.296     0.895    
    SLICE_X7Y71          FDPE (Hold_fdpe_C_D)         0.075     0.970    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.582     0.923    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.119    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.850     1.220    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.075     0.998    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13   gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y69    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y72    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y73    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y72    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y71    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y75    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y75    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y78    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y78    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y75    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y82    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y78    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       22.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.909ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.427ns (34.122%)  route 4.686ns (65.878%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 33.973 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.463 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.463    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.685 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[0]
                         net (fo=3, routed)           1.397    10.083    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[4]
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.531    33.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    34.203    
                         clock uncertainty           -0.470    33.733    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.741    32.992    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         32.992    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 22.909    

Slack (MET) :             23.269ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 2.518ns (37.326%)  route 4.228ns (62.674%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 33.973 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.463 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.463    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.776 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[3]
                         net (fo=3, routed)           0.940     9.716    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[7]
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.531    33.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    34.203    
                         clock uncertainty           -0.470    33.733    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    32.985    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         32.985    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 23.269    

Slack (MET) :             23.404ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.746ns (36.827%)  route 4.710ns (63.173%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 33.932 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.463 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.463    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.702 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[2]
                         net (fo=3, routed)           1.422    10.124    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[6]
    SLICE_X10Y66         LUT2 (Prop_lut2_I1_O)        0.302    10.426 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray[6]_i_1/O
                         net (fo=1, routed)           0.000    10.426    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_26[6]
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.490    33.932    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
                         clock pessimism              0.288    34.220    
                         clock uncertainty           -0.470    33.750    
    SLICE_X10Y66         FDCE (Setup_fdce_C_D)        0.081    33.831    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]
  -------------------------------------------------------------------
                         required time                         33.831    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                 23.404    

Slack (MET) :             23.405ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.772ns (36.997%)  route 4.720ns (63.003%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 33.932 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.463 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.463    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.702 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[2]
                         net (fo=3, routed)           1.432    10.134    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[6]
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.328    10.462 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray[5]_i_1/O
                         net (fo=1, routed)           0.000    10.462    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_26[5]
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.490    33.932    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
                         clock pessimism              0.288    34.220    
                         clock uncertainty           -0.470    33.750    
    SLICE_X10Y66         FDCE (Setup_fdce_C_D)        0.118    33.868    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]
  -------------------------------------------------------------------
                         required time                         33.868    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                 23.405    

Slack (MET) :             23.430ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 2.539ns (38.541%)  route 4.049ns (61.459%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 33.973 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.463 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.463    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.797 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[1]
                         net (fo=3, routed)           0.760     9.558    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[5]
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.531    33.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    34.203    
                         clock uncertainty           -0.470    33.733    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.745    32.988    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         32.988    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                 23.430    

Slack (MET) :             23.455ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.653ns (40.421%)  route 3.910ns (59.579%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 33.973 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.463 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.463    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.577    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.911 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_1/O[1]
                         net (fo=3, routed)           0.622     9.533    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.531    33.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    34.203    
                         clock uncertainty           -0.470    33.733    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.745    32.988    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         32.988    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                 23.455    

Slack (MET) :             23.523ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 2.541ns (39.095%)  route 3.959ns (60.905%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 33.973 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.463 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.463    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.577 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.577    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.799 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_1/O[0]
                         net (fo=3, routed)           0.670     9.470    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[8]
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.531    33.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    34.203    
                         clock uncertainty           -0.470    33.733    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    32.992    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         32.992    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 23.523    

Slack (MET) :             23.548ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 2.444ns (37.766%)  route 4.027ns (62.234%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 33.973 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.463 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.463    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.702 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[2]
                         net (fo=3, routed)           0.739     9.441    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[6]
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.531    33.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    34.203    
                         clock uncertainty           -0.470    33.733    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.744    32.989    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         32.989    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                 23.548    

Slack (MET) :             23.702ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 2.097ns (33.203%)  route 4.219ns (66.797%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 33.973 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.355 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/O[1]
                         net (fo=3, routed)           0.930     9.286    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[1]
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.531    33.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    34.203    
                         clock uncertainty           -0.470    33.733    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.745    32.988    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         32.988    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 23.702    

Slack (MET) :             23.703ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 2.279ns (36.105%)  route 4.033ns (63.895%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 33.973 - 31.250 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662     2.970    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478     3.448 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           2.288     5.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.301     6.037 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_2/O
                         net (fo=1, routed)           0.000     6.037    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_1
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.417 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.417    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.636 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.001     7.636    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.295     7.931 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.537 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/O[3]
                         net (fo=3, routed)           0.745     9.282    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[3]
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.531    33.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y13         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    34.203    
                         clock uncertainty           -0.470    33.733    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.748    32.985    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         32.985    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 23.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.403%)  route 0.252ns (60.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.567     0.908    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/LCD_PCLK
    SLICE_X6Y48          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/Q
                         net (fo=1, routed)           0.252     1.324    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg_n_0
    SLICE_X6Y56          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.833     1.203    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/LCD_PCLK
    SLICE_X6Y56          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_1_reg/C
                         clock pessimism             -0.029     1.174    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.059     1.233    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.062 r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/Q
                         net (fo=2, routed)           0.068     1.130    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.848     1.218    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                         clock pessimism             -0.297     0.921    
    SLICE_X3Y62          FDPE (Hold_fdpe_C_D)         0.075     0.996    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.789%)  route 0.115ns (38.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.558     0.899    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[40]/Q
                         net (fo=1, routed)           0.115     1.155    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[16]
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.200 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[16]_i_1/O
                         net (fo=1, routed)           0.000     1.200    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[16]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.825     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[16]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y67          FDCE (Hold_fdce_C_D)         0.121     1.053    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.557     0.898    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[24]/Q
                         net (fo=1, routed)           0.052     1.114    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[0]
    SLICE_X9Y68          LUT4 (Prop_lut4_I1_O)        0.045     1.159 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.159    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[0]_i_1_n_0
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.824     1.194    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[0]/C
                         clock pessimism             -0.283     0.911    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.092     1.003    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.557     0.898    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X6Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[31]/Q
                         net (fo=1, routed)           0.052     1.114    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[7]
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.045     1.159 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[7]_i_2/O
                         net (fo=1, routed)           0.000     1.159    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[7]_i_2_n_0
    SLICE_X7Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.824     1.194    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/C
                         clock pessimism             -0.283     0.911    
    SLICE_X7Y68          FDCE (Hold_fdce_C_D)         0.092     1.003    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/Q
                         net (fo=1, routed)           0.100     1.161    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg_n_0_[3]
    SLICE_X3Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X3Y63          FDCE (Hold_fdce_C_D)         0.066     1.001    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.556     0.897    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.164     1.061 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[32]/Q
                         net (fo=1, routed)           0.116     1.177    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[8]
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.045     1.222 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.222    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[8]_i_1_n_0
    SLICE_X8Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.825     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[8]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X8Y67          FDCE (Hold_fdce_C_D)         0.120     1.033    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/Q
                         net (fo=1, routed)           0.104     1.152    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg_n_0_[4]
    SLICE_X3Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X3Y63          FDCE (Hold_fdce_C_D)         0.017     0.952    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.799%)  route 0.141ns (43.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.558     0.899    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[41]/Q
                         net (fo=1, routed)           0.141     1.181    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[17]
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.045     1.226 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[17]_i_1/O
                         net (fo=1, routed)           0.000     1.226    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[17]_i_1_n_0
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.824     1.194    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[17]/C
                         clock pessimism             -0.263     0.931    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.092     1.023    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.105%)  route 0.150ns (53.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/Q
                         net (fo=1, routed)           0.150     1.197    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg_n_0_[6]
    SLICE_X0Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.844     1.214    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X0Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[6]/C
                         clock pessimism             -0.263     0.951    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.032     0.983    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         31.250      28.674     RAMB36_X0Y13   gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y1  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X7Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[44]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X7Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[45]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X7Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[46]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X7Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[47]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X10Y65   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X6Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X10Y65   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X7Y68    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X7Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[44]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X7Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[45]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X7Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[46]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X7Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[47]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X10Y65   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X6Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X10Y65   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y67    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y63    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/active_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X9Y61    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y59    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/hSync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y59    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/hSync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X9Y61    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y60    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y60    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y60    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y60    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X9Y61    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X3Y61    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X3Y61    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -2.520ns,  Total Violation      -24.354ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.520ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        3.016ns  (logic 0.897ns (29.744%)  route 2.119ns (70.256%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 222.685 - 220.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 221.724 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.666   221.724    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X8Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.478   222.202 f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[8]/Q
                         net (fo=5, routed)           0.978   223.180    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg_n_0_[8]
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.295   223.475 f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_2/O
                         net (fo=1, routed)           1.141   224.616    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_2_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124   224.740 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_1/O
                         net (fo=1, routed)           0.000   224.740    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/pixelClockArea_timing_io_frameStart
    SLICE_X7Y61          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.493   222.685    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/s00_axi_aclk
    SLICE_X7Y61          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/C
                         clock pessimism              0.000   222.685    
                         clock uncertainty           -0.494   222.191    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.029   222.220    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg
  -------------------------------------------------------------------
                         required time                        222.220    
                         arrival time                        -224.740    
  -------------------------------------------------------------------
                         slack                                 -2.520    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.398ns  (logic 0.478ns (19.936%)  route 1.920ns (80.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 222.682 - 220.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 221.720 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662   221.720    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478   222.198 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/Q
                         net (fo=2, routed)           1.920   224.118    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][9]
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.490   222.682    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/C
                         clock pessimism              0.000   222.682    
                         clock uncertainty           -0.494   222.188    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.219   221.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                        221.969    
                         arrival time                        -224.118    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.383ns  (logic 0.478ns (20.059%)  route 1.905ns (79.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 222.684 - 220.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 221.723 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.665   221.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.478   222.201 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/Q
                         net (fo=2, routed)           1.905   224.106    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][3]
    SLICE_X11Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.492   222.684    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/C
                         clock pessimism              0.000   222.684    
                         clock uncertainty           -0.494   222.190    
    SLICE_X11Y64         FDCE (Setup_fdce_C_D)       -0.217   221.973    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                        221.973    
                         arrival time                        -224.106    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.345ns  (logic 0.478ns (20.384%)  route 1.867ns (79.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 222.682 - 220.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 221.720 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662   221.720    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478   222.198 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           1.867   224.065    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][7]
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.490   222.682    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/C
                         clock pessimism              0.000   222.682    
                         clock uncertainty           -0.494   222.188    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.217   221.971    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]
  -------------------------------------------------------------------
                         required time                        221.971    
                         arrival time                        -224.065    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.077ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.332ns  (logic 0.478ns (20.501%)  route 1.854ns (79.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 222.682 - 220.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 221.720 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662   221.720    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478   222.198 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/Q
                         net (fo=2, routed)           1.854   224.052    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][5]
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.490   222.682    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/C
                         clock pessimism              0.000   222.682    
                         clock uncertainty           -0.494   222.188    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.214   221.974    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]
  -------------------------------------------------------------------
                         required time                        221.974    
                         arrival time                        -224.052    
  -------------------------------------------------------------------
                         slack                                 -2.077    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.448ns  (logic 0.518ns (21.161%)  route 1.930ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 222.682 - 220.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 221.720 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662   221.720    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.518   222.238 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/Q
                         net (fo=2, routed)           1.930   224.168    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][6]
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.490   222.682    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/C
                         clock pessimism              0.000   222.682    
                         clock uncertainty           -0.494   222.188    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.093   222.095    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]
  -------------------------------------------------------------------
                         required time                        222.095    
                         arrival time                        -224.168    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -2.049ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.477ns  (logic 0.518ns (20.912%)  route 1.959ns (79.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 222.682 - 220.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 221.720 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662   221.720    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.518   222.238 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/Q
                         net (fo=2, routed)           1.959   224.197    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][4]
    SLICE_X13Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.490   222.682    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X13Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/C
                         clock pessimism              0.000   222.682    
                         clock uncertainty           -0.494   222.188    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)       -0.040   222.148    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                        222.148    
                         arrival time                        -224.197    
  -------------------------------------------------------------------
                         slack                                 -2.049    

Slack (VIOLATED) :        -2.047ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.421ns  (logic 0.518ns (21.400%)  route 1.903ns (78.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 222.682 - 220.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 221.720 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.662   221.720    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.518   222.238 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/Q
                         net (fo=2, routed)           1.903   224.141    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][8]
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.490   222.682    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/C
                         clock pessimism              0.000   222.682    
                         clock uncertainty           -0.494   222.188    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.095   222.093    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]
  -------------------------------------------------------------------
                         required time                        222.093    
                         arrival time                        -224.141    
  -------------------------------------------------------------------
                         slack                                 -2.047    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.310ns  (logic 0.518ns (22.426%)  route 1.792ns (77.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 222.683 - 220.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 221.723 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.665   221.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X8Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.518   222.241 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/Q
                         net (fo=2, routed)           1.792   224.033    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][0]
    SLICE_X6Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.491   222.683    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X6Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/C
                         clock pessimism              0.000   222.683    
                         clock uncertainty           -0.494   222.189    
    SLICE_X6Y63          FDCE (Setup_fdce_C_D)       -0.013   222.176    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]
  -------------------------------------------------------------------
                         required time                        222.176    
                         arrival time                        -224.033    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.221ns  (logic 0.518ns (23.323%)  route 1.703ns (76.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 222.684 - 220.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 221.723 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.665   221.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.518   222.241 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           1.703   223.944    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][2]
    SLICE_X11Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.492   222.684    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/C
                         clock pessimism              0.000   222.684    
                         clock uncertainty           -0.494   222.190    
    SLICE_X11Y64         FDCE (Setup_fdce_C_D)       -0.092   222.098    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]
  -------------------------------------------------------------------
                         required time                        222.098    
                         arrival time                        -223.944    
  -------------------------------------------------------------------
                         slack                                 -1.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.254ns (25.796%)  route 0.731ns (74.204%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.561     0.902    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X6Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164     1.066 f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[5]/Q
                         net (fo=5, routed)           0.361     1.426    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg_n_0_[5]
    SLICE_X7Y61          LUT5 (Prop_lut5_I0_O)        0.045     1.471 f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_2/O
                         net (fo=1, routed)           0.370     1.841    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_2_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.886 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_1/O
                         net (fo=1, routed)           0.000     1.886    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/pixelClockArea_timing_io_frameStart
    SLICE_X7Y61          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.831     1.201    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/s00_axi_aclk
    SLICE_X7Y61          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.494     1.695    
    SLICE_X7Y61          FDRE (Hold_fdre_C_D)         0.091     1.786    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.141ns (14.428%)  route 0.836ns (85.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.560     0.901    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X7Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.141     1.042 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/Q
                         net (fo=2, routed)           0.836     1.878    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][10]
    SLICE_X6Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.827     1.197    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X6Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.494     1.691    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.085     1.776    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.148ns (15.983%)  route 0.778ns (84.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.560     0.901    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X8Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.148     1.049 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[1]/Q
                         net (fo=2, routed)           0.778     1.827    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][1]
    SLICE_X6Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.828     1.198    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X6Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[1]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.494     1.692    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.011     1.703    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.924%)  route 0.805ns (83.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.560     0.901    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164     1.065 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           0.805     1.870    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][2]
    SLICE_X11Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.828     1.198    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.494     1.692    
    SLICE_X11Y64         FDCE (Hold_fdce_C_D)         0.047     1.739    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.164ns (15.876%)  route 0.869ns (84.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.559     0.900    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.164     1.064 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/Q
                         net (fo=2, routed)           0.869     1.933    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][4]
    SLICE_X13Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.826     1.196    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X13Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.494     1.690    
    SLICE_X13Y66         FDCE (Hold_fdce_C_D)         0.078     1.768    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.148ns (14.934%)  route 0.843ns (85.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.559     0.900    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.148     1.048 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           0.843     1.891    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][7]
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.826     1.196    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.494     1.690    
    SLICE_X11Y66         FDCE (Hold_fdce_C_D)         0.024     1.714    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.148ns (14.875%)  route 0.847ns (85.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.560     0.901    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.148     1.049 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/Q
                         net (fo=2, routed)           0.847     1.896    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][3]
    SLICE_X11Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.828     1.198    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y64         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.494     1.692    
    SLICE_X11Y64         FDCE (Hold_fdce_C_D)         0.024     1.716    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.148ns (14.851%)  route 0.849ns (85.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.559     0.900    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.148     1.048 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/Q
                         net (fo=2, routed)           0.849     1.896    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][5]
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.826     1.196    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.494     1.690    
    SLICE_X11Y66         FDCE (Hold_fdce_C_D)         0.023     1.713    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.164ns (15.697%)  route 0.881ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.560     0.901    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X8Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164     1.065 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/Q
                         net (fo=2, routed)           0.881     1.945    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][0]
    SLICE_X6Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.828     1.198    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X6Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.494     1.692    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.064     1.756    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.148ns (14.731%)  route 0.857ns (85.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.559     0.900    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X10Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.148     1.048 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/Q
                         net (fo=2, routed)           0.857     1.904    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][9]
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.826     1.196    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.494     1.690    
    SLICE_X11Y66         FDCE (Hold_fdce_C_D)         0.022     1.712    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           12  Failing Endpoints,  Worst Slack       -2.117ns,  Total Violation      -23.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.117ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.365ns  (logic 0.419ns (17.717%)  route 1.946ns (82.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 33.978 - 31.250 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 33.018 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.710    33.018    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X3Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.419    33.437 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/Q
                         net (fo=2, routed)           1.946    35.383    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][6]
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.536    33.978    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/C
                         clock pessimism              0.000    33.978    
                         clock uncertainty           -0.494    33.484    
    SLICE_X3Y64          FDCE (Setup_fdce_C_D)       -0.218    33.266    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]
  -------------------------------------------------------------------
                         required time                         33.266    
                         arrival time                         -35.383    
  -------------------------------------------------------------------
                         slack                                 -2.117    

Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.362ns  (logic 0.478ns (20.241%)  route 1.884ns (79.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 33.978 - 31.250 ) 
    Source Clock Delay      (SCD):    3.020ns = ( 33.020 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.712    33.020    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.478    33.498 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/Q
                         net (fo=2, routed)           1.884    35.382    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][4]
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.536    33.978    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
                         clock pessimism              0.000    33.978    
                         clock uncertainty           -0.494    33.484    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.217    33.267    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         33.267    
                         arrival time                         -35.382    
  -------------------------------------------------------------------
                         slack                                 -2.114    

Slack (VIOLATED) :        -2.056ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.309ns  (logic 0.419ns (18.150%)  route 1.890ns (81.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 33.976 - 31.250 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 33.018 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.710    33.018    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X3Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.419    33.437 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/Q
                         net (fo=2, routed)           1.890    35.327    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][8]
    SLICE_X3Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.534    33.976    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/C
                         clock pessimism              0.000    33.976    
                         clock uncertainty           -0.494    33.482    
    SLICE_X3Y66          FDCE (Setup_fdce_C_D)       -0.212    33.270    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]
  -------------------------------------------------------------------
                         required time                         33.270    
                         arrival time                         -35.327    
  -------------------------------------------------------------------
                         slack                                 -2.056    

Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.472ns  (logic 0.456ns (18.450%)  route 2.016ns (81.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 33.979 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns = ( 33.021 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.713    33.021    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.456    33.477 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/Q
                         net (fo=2, routed)           2.016    35.493    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][9]
    SLICE_X2Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.537    33.979    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/C
                         clock pessimism              0.000    33.979    
                         clock uncertainty           -0.494    33.485    
    SLICE_X2Y62          FDCE (Setup_fdce_C_D)       -0.047    33.438    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                         33.438    
                         arrival time                         -35.493    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.415ns  (logic 0.518ns (21.446%)  route 1.897ns (78.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 33.978 - 31.250 ) 
    Source Clock Delay      (SCD):    3.020ns = ( 33.020 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.712    33.020    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.518    33.538 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/Q
                         net (fo=2, routed)           1.897    35.435    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][3]
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.536    33.978    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
                         clock pessimism              0.000    33.978    
                         clock uncertainty           -0.494    33.484    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.093    33.391    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                         33.391    
                         arrival time                         -35.435    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.450ns  (logic 0.456ns (18.610%)  route 1.994ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 33.980 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns = ( 33.021 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.713    33.021    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.456    33.477 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/Q
                         net (fo=2, routed)           1.994    35.471    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][0]
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.538    33.980    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/C
                         clock pessimism              0.000    33.980    
                         clock uncertainty           -0.494    33.486    
    SLICE_X3Y61          FDCE (Setup_fdce_C_D)       -0.040    33.446    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]
  -------------------------------------------------------------------
                         required time                         33.446    
                         arrival time                         -35.471    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -1.977ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.394ns  (logic 0.518ns (21.638%)  route 1.876ns (78.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 33.978 - 31.250 ) 
    Source Clock Delay      (SCD):    3.020ns = ( 33.020 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.712    33.020    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.518    33.538 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/Q
                         net (fo=2, routed)           1.876    35.414    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][1]
    SLICE_X2Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.536    33.978    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/C
                         clock pessimism              0.000    33.978    
                         clock uncertainty           -0.494    33.484    
    SLICE_X2Y63          FDCE (Setup_fdce_C_D)       -0.047    33.437    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]
  -------------------------------------------------------------------
                         required time                         33.437    
                         arrival time                         -35.414    
  -------------------------------------------------------------------
                         slack                                 -1.977    

Slack (VIOLATED) :        -1.949ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.199ns  (logic 0.478ns (21.740%)  route 1.721ns (78.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 33.978 - 31.250 ) 
    Source Clock Delay      (SCD):    3.020ns = ( 33.020 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.712    33.020    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.478    33.498 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/Q
                         net (fo=2, routed)           1.721    35.219    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][2]
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.536    33.978    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/C
                         clock pessimism              0.000    33.978    
                         clock uncertainty           -0.494    33.484    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.214    33.270    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]
  -------------------------------------------------------------------
                         required time                         33.270    
                         arrival time                         -35.219    
  -------------------------------------------------------------------
                         slack                                 -1.949    

Slack (VIOLATED) :        -1.921ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/ctrlReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.356ns  (logic 0.518ns (21.989%)  route 1.838ns (78.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 33.950 - 31.250 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 32.990 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.682    32.990    gameslab_i/gslcd_0/inst/gslcd_impl/s00_axi_aclk
    SLICE_X6Y49          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/ctrlReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    33.508 r  gameslab_i/gslcd_0/inst/gslcd_impl/ctrlReg_reg[0]/Q
                         net (fo=5, routed)           1.838    35.346    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/ctrlReg_reg[0]
    SLICE_X6Y48          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.507    33.950    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/LCD_PCLK
    SLICE_X6Y48          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/C
                         clock pessimism              0.000    33.950    
                         clock uncertainty           -0.494    33.456    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)       -0.031    33.425    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         33.425    
                         arrival time                         -35.346    
  -------------------------------------------------------------------
                         slack                                 -1.921    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.311ns  (logic 0.456ns (19.735%)  route 1.855ns (80.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 33.978 - 31.250 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 33.018 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.710    33.018    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X3Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456    33.474 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/Q
                         net (fo=2, routed)           1.855    35.329    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][5]
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.536    33.978    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/C
                         clock pessimism              0.000    33.978    
                         clock uncertainty           -0.494    33.484    
    SLICE_X3Y64          FDCE (Setup_fdce_C_D)       -0.047    33.437    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]
  -------------------------------------------------------------------
                         required time                         33.437    
                         arrival time                         -35.329    
  -------------------------------------------------------------------
                         slack                                 -1.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.803%)  route 0.812ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/Q
                         net (fo=2, routed)           0.812     1.873    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][9]
    SLICE_X2Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.848     1.218    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.494     1.712    
    SLICE_X2Y62          FDCE (Hold_fdce_C_D)         0.075     1.787    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.128ns (14.112%)  route 0.779ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X3Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/Q
                         net (fo=2, routed)           0.779     1.827    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][6]
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.494     1.711    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.022     1.733    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.141ns (13.910%)  route 0.873ns (86.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X3Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/Q
                         net (fo=2, routed)           0.873     1.933    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][5]
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.494     1.711    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.075     1.786    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.141ns (13.936%)  route 0.871ns (86.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X3Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[7]/Q
                         net (fo=2, routed)           0.871     1.931    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][7]
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y64          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[7]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.494     1.711    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.071     1.782    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.128ns (13.242%)  route 0.839ns (86.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X3Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/Q
                         net (fo=2, routed)           0.839     1.886    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][8]
    SLICE_X3Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.494     1.709    
    SLICE_X3Y66          FDCE (Hold_fdce_C_D)         0.025     1.734    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.148ns (15.170%)  route 0.828ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.148     1.068 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/Q
                         net (fo=2, routed)           0.828     1.895    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][4]
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.494     1.711    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.024     1.735    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.164ns (16.410%)  route 0.835ns (83.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.164     1.084 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/Q
                         net (fo=2, routed)           0.835     1.919    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][3]
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.494     1.711    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.047     1.758    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.164ns (15.893%)  route 0.868ns (84.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.164     1.084 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/Q
                         net (fo=2, routed)           0.868     1.952    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][1]
    SLICE_X2Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/C
                         clock pessimism              0.000     1.217    
                         clock uncertainty            0.494     1.711    
    SLICE_X2Y63          FDCE (Hold_fdce_C_D)         0.075     1.786    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.553%)  route 0.899ns (86.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/Q
                         net (fo=2, routed)           0.899     1.961    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][0]
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.850     1.220    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/C
                         clock pessimism              0.000     1.220    
                         clock uncertainty            0.494     1.714    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.078     1.792    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.511%)  route 0.903ns (86.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X3Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[10]/Q
                         net (fo=2, routed)           0.903     1.961    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][10]
    SLICE_X2Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.494     1.709    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.078     1.787    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/slaveBusCtrl_readDataStage_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.580ns (13.955%)  route 3.576ns (86.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.776     4.248    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     4.372 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         2.800     7.172    gameslab_i/gslcd_0/inst/gslcd_impl/reset
    SLICE_X8Y41          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/slaveBusCtrl_readDataStage_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.506    12.698    gameslab_i/gslcd_0/inst/gslcd_impl/s00_axi_aclk
    SLICE_X8Y41          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/slaveBusCtrl_readDataStage_valid_reg/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X8Y41          FDCE (Recov_fdce_C_CLR)     -0.319    12.341    gameslab_i/gslcd_0/inst/gslcd_impl/slaveBusCtrl_readDataStage_valid_reg
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.580ns (14.024%)  route 3.556ns (85.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.878     5.350    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.678     7.152    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y82          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.488    12.680    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y82          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X7Y82          FDPE (Recov_fdpe_C_PRE)     -0.359    12.397    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.580ns (14.024%)  route 3.556ns (85.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.878     5.350    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.678     7.152    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y82          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.488    12.680    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y82          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X7Y82          FDPE (Recov_fdpe_C_PRE)     -0.359    12.397    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.580ns (14.526%)  route 3.413ns (85.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.878     5.350    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.534     7.009    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y80          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.485    12.677    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y80          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X6Y80          FDPE (Recov_fdpe_C_PRE)     -0.361    12.392    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.580ns (14.526%)  route 3.413ns (85.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.878     5.350    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.534     7.009    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y80          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.485    12.677    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y80          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X6Y80          FDPE (Recov_fdpe_C_PRE)     -0.361    12.392    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.580ns (14.526%)  route 3.413ns (85.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.878     5.350    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.534     7.009    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y80          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.485    12.677    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y80          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X6Y80          FDPE (Recov_fdpe_C_PRE)     -0.319    12.434    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.580ns (14.526%)  route 3.413ns (85.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.878     5.350    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.534     7.009    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y80          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.485    12.677    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y80          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X6Y80          FDPE (Recov_fdpe_C_PRE)     -0.319    12.434    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.878     5.350    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.454     6.928    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y71          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.484    12.676    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y71          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X7Y71          FDPE (Recov_fdpe_C_PRE)     -0.359    12.393    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.580ns (14.826%)  route 3.332ns (85.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.878     5.350    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.124     5.474 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.454     6.928    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X7Y71          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.484    12.676    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y71          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X7Y71          FDPE (Recov_fdpe_C_PRE)     -0.359    12.393    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.580ns (15.132%)  route 3.253ns (84.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.776     4.248    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124     4.372 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         2.477     6.849    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aresetn[0]
    SLICE_X13Y66         FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.490    12.682    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X13Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X13Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.353    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  5.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.913%)  route 0.125ns (47.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.578     0.919    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y83          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDPE (Prop_fdpe_C_Q)         0.141     1.060 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.125     1.185    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X4Y84          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.846     1.216    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y84          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.934    
    SLICE_X4Y84          FDPE (Remov_fdpe_C_PRE)     -0.071     0.863    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.607%)  route 0.131ns (44.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.552     0.893    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y73          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.131     1.188    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y73          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.818     1.188    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y73          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.925    
    SLICE_X6Y73          FDCE (Remov_fdce_C_CLR)     -0.067     0.858    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y82          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.112     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y82          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.844     1.214    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y82          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.112     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y82          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.844     1.214    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y82          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.112     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y82          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.844     1.214    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y82          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.112     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y82          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.844     1.214    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y82          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.112     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y82          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.844     1.214    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.741%)  route 0.112ns (44.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y82          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.112     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X3Y82          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.844     1.214    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.607%)  route 0.131ns (44.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.552     0.893    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y73          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.131     1.188    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y73          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.818     1.188    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y73          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.925    
    SLICE_X6Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.607%)  route 0.131ns (44.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.552     0.893    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y73          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDPE (Prop_fdpe_C_Q)         0.164     1.057 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.131     1.188    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X6Y73          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.818     1.188    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y73          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.263     0.925    
    SLICE_X6Y73          FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.103ns,  Total Violation       -4.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.211%)  route 1.633ns (73.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 33.979 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 33.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708    33.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456    33.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.776    34.248    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124    34.372 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         0.857    35.229    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/AR[0]
    SLICE_X3Y62          FDPE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.537    33.979    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/C
                         clock pessimism              0.000    33.979    
                         clock uncertainty           -0.494    33.485    
    SLICE_X3Y62          FDPE (Recov_fdpe_C_PRE)     -0.359    33.126    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         33.126    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.211%)  route 1.633ns (73.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 33.979 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 33.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708    33.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456    33.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.776    34.248    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.124    34.372 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         0.857    35.229    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/AR[0]
    SLICE_X3Y62          FDPE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.537    33.979    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                         clock pessimism              0.000    33.979    
                         clock uncertainty           -0.494    33.485    
    SLICE_X3Y62          FDPE (Recov_fdpe_C_PRE)     -0.359    33.126    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         33.126    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                 -2.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.969%)  route 0.624ns (77.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.578     0.919    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.060 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.274     1.334    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.379 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         0.350     1.728    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/AR[0]
    SLICE_X3Y62          FDPE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.848     1.218    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.494     1.712    
    SLICE_X3Y62          FDPE (Remov_fdpe_C_PRE)     -0.095     1.617    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.969%)  route 0.624ns (77.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.578     0.919    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X1Y62          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.060 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.274     1.334    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     1.379 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         0.350     1.728    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/AR[0]
    SLICE_X3Y62          FDPE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.848     1.218    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.494     1.712    
    SLICE_X3Y62          FDPE (Remov_fdpe_C_PRE)     -0.095     1.617    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       27.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.111ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.419ns (14.087%)  route 2.555ns (85.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 33.927 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.555     5.995    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y69          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.485    33.927    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/C
                         clock pessimism              0.230    34.157    
                         clock uncertainty           -0.470    33.687    
    SLICE_X7Y69          FDCE (Recov_fdce_C_CLR)     -0.580    33.107    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         33.107    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 27.111    

Slack (MET) :             27.197ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[37]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.419ns (14.087%)  route 2.555ns (85.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 33.927 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.555     5.995    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X6Y69          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.485    33.927    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X6Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[37]/C
                         clock pessimism              0.230    34.157    
                         clock uncertainty           -0.470    33.687    
    SLICE_X6Y69          FDCE (Recov_fdce_C_CLR)     -0.494    33.193    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         33.193    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 27.197    

Slack (MET) :             27.278ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.419ns (14.918%)  route 2.390ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 33.928 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.390     5.830    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.486    33.928    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[15]/C
                         clock pessimism              0.230    34.158    
                         clock uncertainty           -0.470    33.688    
    SLICE_X7Y68          FDCE (Recov_fdce_C_CLR)     -0.580    33.108    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[15]
  -------------------------------------------------------------------
                         required time                         33.108    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 27.278    

Slack (MET) :             27.278ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.419ns (14.918%)  route 2.390ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 33.928 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.390     5.830    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.486    33.928    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[19]/C
                         clock pessimism              0.230    34.158    
                         clock uncertainty           -0.470    33.688    
    SLICE_X7Y68          FDCE (Recov_fdce_C_CLR)     -0.580    33.108    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         33.108    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 27.278    

Slack (MET) :             27.278ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.419ns (14.918%)  route 2.390ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 33.928 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.390     5.830    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.486    33.928    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[23]/C
                         clock pessimism              0.230    34.158    
                         clock uncertainty           -0.470    33.688    
    SLICE_X7Y68          FDCE (Recov_fdce_C_CLR)     -0.580    33.108    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         33.108    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 27.278    

Slack (MET) :             27.278ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.419ns (14.918%)  route 2.390ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 33.928 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.390     5.830    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.486    33.928    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/C
                         clock pessimism              0.230    34.158    
                         clock uncertainty           -0.470    33.688    
    SLICE_X7Y68          FDCE (Recov_fdce_C_CLR)     -0.580    33.108    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         33.108    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 27.278    

Slack (MET) :             27.354ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[32]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.419ns (14.864%)  route 2.400ns (85.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 33.928 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.400     5.840    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X8Y69          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.486    33.928    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[32]/C
                         clock pessimism              0.230    34.158    
                         clock uncertainty           -0.470    33.688    
    SLICE_X8Y69          FDCE (Recov_fdce_C_CLR)     -0.494    33.194    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[32]
  -------------------------------------------------------------------
                         required time                         33.194    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                 27.354    

Slack (MET) :             27.354ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.419ns (14.864%)  route 2.400ns (85.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 33.928 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.400     5.840    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X8Y69          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.486    33.928    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/C
                         clock pessimism              0.230    34.158    
                         clock uncertainty           -0.470    33.688    
    SLICE_X8Y69          FDCE (Recov_fdce_C_CLR)     -0.494    33.194    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]
  -------------------------------------------------------------------
                         required time                         33.194    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                 27.354    

Slack (MET) :             27.364ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.419ns (14.918%)  route 2.390ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 33.928 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.390     5.830    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X6Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.486    33.928    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X6Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[29]/C
                         clock pessimism              0.230    34.158    
                         clock uncertainty           -0.470    33.688    
    SLICE_X6Y68          FDCE (Recov_fdce_C_CLR)     -0.494    33.194    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         33.194    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 27.364    

Slack (MET) :             27.364ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.419ns (14.918%)  route 2.390ns (85.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 33.928 - 31.250 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.713     3.021    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.419     3.440 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.390     5.830    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X6Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.486    33.928    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X6Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[31]/C
                         clock pessimism              0.230    34.158    
                         clock uncertainty           -0.470    33.688    
    SLICE_X6Y68          FDCE (Recov_fdce_C_CLR)     -0.494    33.194    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         33.194    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 27.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.338%)  route 0.142ns (52.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.142     1.191    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X3Y63          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X3Y63          FDCE (Remov_fdce_C_CLR)     -0.146     0.789    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.338%)  route 0.142ns (52.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.142     1.191    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X3Y63          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X3Y63          FDCE (Remov_fdce_C_CLR)     -0.146     0.789    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.338%)  route 0.142ns (52.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.142     1.191    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X3Y63          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X3Y63          FDCE (Remov_fdce_C_CLR)     -0.146     0.789    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.338%)  route 0.142ns (52.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.142     1.191    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X3Y63          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[9]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X3Y63          FDCE (Remov_fdce_C_CLR)     -0.146     0.789    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.588%)  route 0.147ns (53.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.147     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X2Y63          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.146     0.789    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.442%)  route 0.214ns (62.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.214     1.262    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X3Y61          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.850     1.220    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X3Y61          FDCE (Remov_fdce_C_CLR)     -0.146     0.792    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.030%)  route 0.272ns (67.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.272     1.320    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X2Y62          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.848     1.218    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/C
                         clock pessimism             -0.284     0.934    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.146     0.788    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.268%)  route 0.341ns (72.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.341     1.390    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X5Y63          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.146     0.789    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.268%)  route 0.341ns (72.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.341     1.390    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X5Y63          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.146     0.789    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.268%)  route 0.341ns (72.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y62          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.341     1.390    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X5Y63          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.847     1.217    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y63          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.146     0.789    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.601    





