\doxysubsubsubsection{APB1 Peripheral Clock Enable Disable}
\hypertarget{group__RCC__APB1__Clock__Enable__Disable}{}\label{group__RCC__APB1__Clock__Enable__Disable}\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}


Enable or disable the APB1 peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga2e895257faa38376b9cdfcd756909a43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga5f588c7262a5ff7a3882157abbbcd625}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga12352adbb876f2b827d6ac3a04d94e26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gaaf50c7d2265d978fab8fbb68a518096d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gaaeae5b9e93721dd4e34274600996baeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga7826848ae938c7f59984d12bc883a6f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga1c510498725fb0c1245edaae3d9b1e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gabf537ba2ca2f41342fdfb724b1f3f260}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga7e1e013e28c2c8049e057d5f797ef077}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga0eabc2676cb7daf17802807e13fc7a7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga4efc1029c8575db1e6d7515b2dea94d6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga4411749d5b9d76cf908e26239e4b213d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gad2def81b1df0e62cd322ab60b31ba59f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gad3ec940a13a275a574d438af19f164c4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gabb56a85a6424a60da8edc681f3a1c918}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga1edc6c83fbebf8b4265ef9500aa04b04}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga490a853eae72da96aad5379a6e939dd8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga3ebc5988bcf1e2965ed482fd76c67b22}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gab015d6340996f59fa36354ddcc10759d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga6817d8397756e235e5d29e980c7dbb47}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gaed03071c92bed23b141d05c8409893aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga17529f8824c5d76f6f0a4c27ec0b4b71}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga1e161e1011e1939fad65063692d87401}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gaa2a258a48face94f421a9bf3777e6aa7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_gab0c13cc10b36c32d750be226d2fda3b2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)
\item 
\#define \mbox{\hyperlink{group__RCC__APB1__Clock__Enable__Disable_ga6afa0a633cf2553743a494d97aa5b997}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the APB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga6817d8397756e235e5d29e980c7dbb47}\label{group__RCC__APB1__Clock__Enable__Disable_ga6817d8397756e235e5d29e980c7dbb47} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DAC\_CLK\_DISABLE@{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE@{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE}{\_\_HAL\_RCC\_DAC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00933}{933}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gabf537ba2ca2f41342fdfb724b1f3f260}\label{group__RCC__APB1__Clock__Enable__Disable_gabf537ba2ca2f41342fdfb724b1f3f260} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DAC\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+DAC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00919}{919}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga490a853eae72da96aad5379a6e939dd8}\label{group__RCC__APB1__Clock__Enable__Disable_ga490a853eae72da96aad5379a6e939dd8} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00930}{930}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gaaeae5b9e93721dd4e34274600996baeb}\label{group__RCC__APB1__Clock__Enable__Disable_gaaeae5b9e93721dd4e34274600996baeb} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00916}{916}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga3ebc5988bcf1e2965ed482fd76c67b22}\label{group__RCC__APB1__Clock__Enable__Disable_ga3ebc5988bcf1e2965ed482fd76c67b22} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00931}{931}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga7826848ae938c7f59984d12bc883a6f0}\label{group__RCC__APB1__Clock__Enable__Disable_ga7826848ae938c7f59984d12bc883a6f0} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00917}{917}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gab015d6340996f59fa36354ddcc10759d}\label{group__RCC__APB1__Clock__Enable__Disable_gab015d6340996f59fa36354ddcc10759d} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00932}{932}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga1c510498725fb0c1245edaae3d9b1e53}\label{group__RCC__APB1__Clock__Enable__Disable_ga1c510498725fb0c1245edaae3d9b1e53} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+I2\+C3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00918}{918}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gaed03071c92bed23b141d05c8409893aa}\label{group__RCC__APB1__Clock__Enable__Disable_gaed03071c92bed23b141d05c8409893aa} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00934}{934}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga7e1e013e28c2c8049e057d5f797ef077}\label{group__RCC__APB1__Clock__Enable__Disable_ga7e1e013e28c2c8049e057d5f797ef077} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+LPTIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00920}{920}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga17529f8824c5d76f6f0a4c27ec0b4b71}\label{group__RCC__APB1__Clock__Enable__Disable_ga17529f8824c5d76f6f0a4c27ec0b4b71} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE}{\_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00936}{936}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga0eabc2676cb7daf17802807e13fc7a7d}\label{group__RCC__APB1__Clock__Enable__Disable_ga0eabc2676cb7daf17802807e13fc7a7d} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00922}{922}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga1e161e1011e1939fad65063692d87401}\label{group__RCC__APB1__Clock__Enable__Disable_ga1e161e1011e1939fad65063692d87401} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE}{\_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00937}{937}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga4efc1029c8575db1e6d7515b2dea94d6}\label{group__RCC__APB1__Clock__Enable__Disable_ga4efc1029c8575db1e6d7515b2dea94d6} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPTIM3)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00923}{923}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gaa2a258a48face94f421a9bf3777e6aa7}\label{group__RCC__APB1__Clock__Enable__Disable_gaa2a258a48face94f421a9bf3777e6aa7} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE}{\_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00938}{938}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga4411749d5b9d76cf908e26239e4b213d}\label{group__RCC__APB1__Clock__Enable__Disable_ga4411749d5b9d76cf908e26239e4b213d} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP2\+\_\+\+PERIPH\+\_\+\+LPUART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00924}{924}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gad3ec940a13a275a574d438af19f164c4}\label{group__RCC__APB1__Clock__Enable__Disable_gad3ec940a13a275a574d438af19f164c4} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE}{\_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00927}{927}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga5f588c7262a5ff7a3882157abbbcd625}\label{group__RCC__APB1__Clock__Enable__Disable_ga5f588c7262a5ff7a3882157abbbcd625} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE@{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE}{\_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RTCAPB)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00913}{913}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gabb56a85a6424a60da8edc681f3a1c918}\label{group__RCC__APB1__Clock__Enable__Disable_gabb56a85a6424a60da8edc681f3a1c918} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00928}{928}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga12352adbb876f2b827d6ac3a04d94e26}\label{group__RCC__APB1__Clock__Enable__Disable_ga12352adbb876f2b827d6ac3a04d94e26} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00914}{914}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gad2def81b1df0e62cd322ab60b31ba59f}\label{group__RCC__APB1__Clock__Enable__Disable_gad2def81b1df0e62cd322ab60b31ba59f} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00926}{926}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga2e895257faa38376b9cdfcd756909a43}\label{group__RCC__APB1__Clock__Enable__Disable_ga2e895257faa38376b9cdfcd756909a43} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00912}{912}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga1edc6c83fbebf8b4265ef9500aa04b04}\label{group__RCC__APB1__Clock__Enable__Disable_ga1edc6c83fbebf8b4265ef9500aa04b04} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}{\_\_HAL\_RCC\_USART2\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00929}{929}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gaaf50c7d2265d978fab8fbb68a518096d}\label{group__RCC__APB1__Clock__Enable__Disable_gaaf50c7d2265d978fab8fbb68a518096d} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00915}{915}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_ga6afa0a633cf2553743a494d97aa5b997}\label{group__RCC__APB1__Clock__Enable__Disable_ga6afa0a633cf2553743a494d97aa5b997} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_DISABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_DISABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_DISABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_DISABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00943}{943}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB1__Clock__Enable__Disable_gab0c13cc10b36c32d750be226d2fda3b2}\label{group__RCC__APB1__Clock__Enable__Disable_gab0c13cc10b36c32d750be226d2fda3b2} 
\index{APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE@{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}!APB1 Peripheral Clock Enable Disable@{APB1 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB1\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+WWDG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00941}{941}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

