Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Fri Jul 26 15:23:22 2024
| Host              : DESKTOP-3JDODKJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: board1_adc1_clk_p (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: board1_adc2_clk_p (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_A_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_A_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_B_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_B_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_C_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_C_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_D_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_D_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_E_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_E_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_F_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_F_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_G_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_G_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_H_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_H_data_package/state23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.727        0.000                      0                73654        0.004        0.000                      0                73654        1.100        0.000                       0                 47445  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc1_clk_p                                                                                  {0.000 4.000}        8.000           125.000         
adc2_clk_p                                                                                  {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm                                                                     {0.000 10.000}       20.000          50.000          
  clk_out2_sys_clk_mmcm                                                                     {0.000 4.000}        8.000           125.000         
  clkfbout_sys_clk_mmcm                                                                     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc1_clk_p                                                                                                                                                                                                                                    3.383        0.000                       0                    25  
adc2_clk_p                                                                                                                                                                                                                                    3.383        0.000                       0                    25  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.903        0.000                      0                 1053        0.032        0.000                      0                 1053       15.832        0.000                       0                   560  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_clk_mmcm                                                                          16.832        0.000                      0                 1206        0.032        0.000                      0                 1206        9.146        0.000                       0                   792  
  clk_out2_sys_clk_mmcm                                                                           2.482        0.000                      0                70991        0.004        0.000                      0                70991        3.020        0.000                       0                 46039  
  clkfbout_sys_clk_mmcm                                                                                                                                                                                                                       3.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_sys_clk_mmcm  clk_out1_sys_clk_mmcm        0.727        0.000                      0                    6        0.072        0.000                      0                    6  
clk_out1_sys_clk_mmcm  clk_out2_sys_clk_mmcm        1.003        0.000                      0                  132        0.030        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out2_sys_clk_mmcm                                                                       clk_out2_sys_clk_mmcm                                                                             5.917        0.000                      0                  186        0.090        0.000                      0                  186  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.100        0.000                      0                  100        0.141        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc1_clk_p
  To Clock:  adc1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc1_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board2_adc1_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I         n/a              1.379         8.000       6.621      BUFGCE_X1Y2           adc_board2/adc1_clk_BUFG_inst/I
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y8   adc_board2/IBUFDS_DATAS[4].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.075       3.590      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.070       3.595      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y8   adc_board2/IBUFDS_DATAS[4].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y34  adc_board2/IBUFDS_DATAS[9].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y28  adc_board2/IBUFDS_DATAS[6].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.062       3.603      BITSLICE_RX_TX_X1Y13  adc_board2/IBUFDS_DATAS[8].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.059       3.606      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.055       3.610      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.053       3.612      BITSLICE_RX_TX_X1Y17  adc_board2/IBUFDS_DATAS[7].IDDR_adc1_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc2_clk_p
  To Clock:  adc2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc2_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board2_adc2_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I         n/a              1.379         8.000       6.621      BUFGCE_X1Y26          adc_board2/adc2_clk_BUFG_inst/I
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.075       3.590      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.070       3.595      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y60  adc_board2/IBUFDS_DATAS[9].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.062       3.603      BITSLICE_RX_TX_X1Y65  adc_board2/IBUFDS_DATAS[6].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.060       3.605      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.060       3.605      BITSLICE_RX_TX_X1Y56  adc_board2/IBUFDS_DATAS[8].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.059       3.606      BITSLICE_RX_TX_X1Y88  adc_board2/IBUFDS_DATAS[4].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.055       3.610      BITSLICE_RX_TX_X1Y67  adc_board2/IBUFDS_DATAS[5].IDDR_adc2_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.822ns (29.036%)  route 2.009ns (70.964%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.323 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.226     4.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.785     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X78Y163        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     5.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.435     6.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X76Y164        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.359     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.844    36.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.501    36.824    
                         clock uncertainty           -0.035    36.789    
    SLICE_X78Y164        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 29.903    

Slack (MET) :             29.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.822ns (29.036%)  route 2.009ns (70.964%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.323 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.226     4.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.785     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X78Y163        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     5.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.435     6.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X76Y164        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.359     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.844    36.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.501    36.824    
                         clock uncertainty           -0.035    36.789    
    SLICE_X78Y164        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 29.903    

Slack (MET) :             29.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.822ns (29.036%)  route 2.009ns (70.964%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.323 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.226     4.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.785     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X78Y163        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     5.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.435     6.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X76Y164        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.359     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.844    36.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.501    36.824    
                         clock uncertainty           -0.035    36.789    
    SLICE_X78Y164        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 29.903    

Slack (MET) :             29.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.822ns (29.036%)  route 2.009ns (70.964%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.323 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.226     4.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.785     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X78Y163        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     5.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.435     6.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X76Y164        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.359     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.844    36.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.501    36.824    
                         clock uncertainty           -0.035    36.789    
    SLICE_X78Y164        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.082    36.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 29.905    

Slack (MET) :             29.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.822ns (29.036%)  route 2.009ns (70.964%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.323 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.226     4.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.785     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X78Y163        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     5.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.435     6.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X76Y164        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.359     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.844    36.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.501    36.824    
                         clock uncertainty           -0.035    36.789    
    SLICE_X78Y164        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082    36.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 29.905    

Slack (MET) :             29.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.822ns (29.036%)  route 2.009ns (70.964%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.323 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.226     4.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.877 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.785     5.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X78Y163        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.153     5.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.435     6.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X76Y164        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.359     6.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.844    36.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.501    36.824    
                         clock uncertainty           -0.035    36.789    
    SLICE_X78Y164        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082    36.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 29.905    

Slack (MET) :             30.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.845ns (33.452%)  route 1.681ns (66.548%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 36.237 - 33.000 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.335ns, distribution 1.723ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.309ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.058     3.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X77Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           0.468     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X71Y163        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     4.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=5, routed)           0.316     5.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X67Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     5.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.309     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X68Y160        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.207     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]_0
    SLICE_X68Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     6.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.381     6.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[2]
    SLICE_X69Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.758    36.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X69Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.484    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X69Y162        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.059    36.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         36.745    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 30.293    

Slack (MET) :             30.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.845ns (33.679%)  route 1.664ns (66.321%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 36.237 - 33.000 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.058ns (routing 0.335ns, distribution 1.723ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.309ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.058     3.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X77Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           0.468     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X71Y163        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     4.685 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=5, routed)           0.316     5.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X67Y163        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     5.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=45, routed)          0.309     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X68Y160        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.207     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]_0
    SLICE_X68Y160        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     6.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.364     6.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[2]
    SLICE_X69Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.758    36.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X69Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.484    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X69Y162        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    36.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.746    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                 30.311    

Slack (MET) :             30.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.770ns (30.911%)  route 1.721ns (69.089%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns = ( 36.346 - 33.000 ) 
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.335ns, distribution 1.756ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.091     3.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.616     4.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y148        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     4.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=3, routed)           0.718     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X84Y146        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     5.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_4/O
                         net (fo=1, routed)           0.000     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_4_n_0
    SLICE_X84Y146        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     5.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.352     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y148        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     6.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.867    36.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.565    36.911    
                         clock uncertainty           -0.035    36.875    
    SLICE_X85Y148        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 30.487    

Slack (MET) :             30.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.754ns (30.551%)  route 1.714ns (69.449%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns = ( 36.346 - 33.000 ) 
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.335ns, distribution 1.756ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.091     3.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.616     4.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y148        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     4.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=3, routed)           0.718     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X84Y146        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     5.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_4/O
                         net (fo=1, routed)           0.000     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_4_n_0
    SLICE_X84Y146        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     5.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.353     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y148        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.027     6.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X85Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.867    36.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.565    36.911    
                         clock uncertainty           -0.035    36.875    
    SLICE_X85Y148        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    36.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.934    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 30.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.063ns (40.645%)  route 0.092ns (59.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Net Delay (Source):      0.888ns (routing 0.127ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.142ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.888     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X84Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=32, routed)          0.080     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X83Y151        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.012     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X83Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.044     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C
                         clock pessimism             -0.399     1.809    
    SLICE_X83Y151        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.078ns (45.087%)  route 0.095ns (54.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Net Delay (Source):      0.889ns (routing 0.127ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.142ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.889     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X78Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y164        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/Q
                         net (fo=4, routed)           0.079     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg__0[3]
    SLICE_X77Y164        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_i_1/O
                         net (fo=1, routed)           0.016     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iTDO_next
    SLICE_X77Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.056     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X77Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
                         clock pessimism             -0.399     1.821    
    SLICE_X77Y164        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.843ns (routing 0.127ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.142ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.843     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y162        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.099     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X67Y162        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.012     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X67Y162        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.436     1.740    
    SLICE_X67Y162        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.065ns (59.091%)  route 0.045ns (40.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      0.897ns (routing 0.127ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.142ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.897     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]/Q
                         net (fo=1, routed)           0.031     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[10]
    SLICE_X82Y148        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=3, routed)           0.014     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X82Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.068     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/C
                         clock pessimism             -0.476     1.756    
    SLICE_X82Y148        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.078ns (43.820%)  route 0.100ns (56.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      0.841ns (routing 0.127ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.142ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.841     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X68Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y160        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.084     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][2]
    SLICE_X70Y161        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     1.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.016     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X70Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.991     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X70Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.387     1.768    
    SLICE_X70Y161        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.065ns (58.559%)  route 0.046ns (41.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Net Delay (Source):      0.887ns (routing 0.127ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.142ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.887     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X79Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y156        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[15]/Q
                         net (fo=1, routed)           0.031     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[15]
    SLICE_X79Y156        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[14]_i_1__0/O
                         net (fo=1, routed)           0.015     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[14]_i_1__0_n_0
    SLICE_X79Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.050     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X79Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[14]/C
                         clock pessimism             -0.468     1.746    
    SLICE_X79Y156        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      0.897ns (routing 0.127ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.142ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.897     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/Q
                         net (fo=2, routed)           0.035     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]
    SLICE_X85Y147        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     1.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.012     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.065     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.473     1.756    
    SLICE_X85Y147        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      0.878ns (routing 0.127ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.142ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.878     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X77Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y156        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.032     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]
    SLICE_X77Y156        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1__0/O
                         net (fo=1, routed)           0.015     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1__0_n_0
    SLICE_X77Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.040     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X77Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
                         clock pessimism             -0.467     1.737    
    SLICE_X77Y156        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      0.880ns (routing 0.127ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.142ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.880     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X77Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/Q
                         net (fo=1, routed)           0.032     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[8]
    SLICE_X77Y158        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[7]_i_1__0/O
                         net (fo=1, routed)           0.015     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[7]_i_1__0_n_0
    SLICE_X77Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.042     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X77Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[7]/C
                         clock pessimism             -0.467     1.739    
    SLICE_X77Y158        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      0.906ns (routing 0.127ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.142ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.906     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y56         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/Q
                         net (fo=1, routed)           0.034     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[23]
    SLICE_X87Y56         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     1.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[22]_i_1/O
                         net (fo=1, routed)           0.012     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[22]_i_1_n_0
    SLICE_X87Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.066     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/C
                         clock pessimism             -0.466     1.764    
    SLICE_X87Y56         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X67Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.832ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/cnt_sd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.669ns (22.880%)  route 2.255ns (77.120%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 19.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.954ns (routing 0.966ns, distribution 1.988ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.890ns, distribution 1.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.954    -0.500    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.386 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.351    -0.035    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[1]
    SLICE_X63Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     0.150 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.353     0.503    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X63Y224        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040     0.543 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          1.272     1.815    wr_sd/sd_sec_write_data_req
    SLICE_X64Y240        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.120     1.935 r  wr_sd/cnt_sd[8]_i_2/O
                         net (fo=4, routed)           0.244     2.179    wr_sd/cnt_sd[8]_i_2_n_0
    SLICE_X64Y242        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     2.389 r  wr_sd/cnt_sd[5]_i_1/O
                         net (fo=1, routed)           0.035     2.424    wr_sd/p_1_in__0[5]
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.645    19.153    wr_sd/sys_clk
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[5]/C
                         clock pessimism              0.113    19.267    
                         clock uncertainty           -0.074    19.193    
    SLICE_X64Y242        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    19.256    wr_sd/cnt_sd_reg[5]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                 16.832    

Slack (MET) :             16.855ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/cnt_sd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.650ns (22.437%)  route 2.247ns (77.563%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 19.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.954ns (routing 0.966ns, distribution 1.988ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.890ns, distribution 1.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.954    -0.500    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.386 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.351    -0.035    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[1]
    SLICE_X63Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     0.150 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.353     0.503    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X63Y224        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040     0.543 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          1.272     1.815    wr_sd/sd_sec_write_data_req
    SLICE_X64Y240        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.120     1.935 r  wr_sd/cnt_sd[8]_i_2/O
                         net (fo=4, routed)           0.244     2.179    wr_sd/cnt_sd[8]_i_2_n_0
    SLICE_X64Y242        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     2.370 r  wr_sd/cnt_sd[6]_i_1/O
                         net (fo=1, routed)           0.027     2.397    wr_sd/p_1_in__0[6]
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.645    19.153    wr_sd/sys_clk
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[6]/C
                         clock pessimism              0.113    19.267    
                         clock uncertainty           -0.074    19.193    
    SLICE_X64Y242        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    19.252    wr_sd/cnt_sd_reg[6]
  -------------------------------------------------------------------
                         required time                         19.252    
                         arrival time                          -2.397    
  -------------------------------------------------------------------
                         slack                                 16.855    

Slack (MET) :             16.858ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/cnt_sd_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.650ns (22.460%)  route 2.244ns (77.540%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 19.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.954ns (routing 0.966ns, distribution 1.988ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.890ns, distribution 1.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.954    -0.500    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.386 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.351    -0.035    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[1]
    SLICE_X63Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     0.150 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.353     0.503    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X63Y224        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040     0.543 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          1.272     1.815    wr_sd/sd_sec_write_data_req
    SLICE_X64Y240        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.120     1.935 r  wr_sd/cnt_sd[8]_i_2/O
                         net (fo=4, routed)           0.238     2.173    wr_sd/cnt_sd[8]_i_2_n_0
    SLICE_X64Y242        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.191     2.364 r  wr_sd/cnt_sd[7]_i_1/O
                         net (fo=1, routed)           0.030     2.394    wr_sd/p_1_in__0[7]
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.645    19.153    wr_sd/sys_clk
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[7]/C
                         clock pessimism              0.113    19.267    
                         clock uncertainty           -0.074    19.193    
    SLICE_X64Y242        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    19.252    wr_sd/cnt_sd_reg[7]
  -------------------------------------------------------------------
                         required time                         19.252    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                 16.858    

Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/cnt_sd_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.578ns (20.687%)  route 2.216ns (79.313%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 19.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.954ns (routing 0.966ns, distribution 1.988ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.890ns, distribution 1.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.954    -0.500    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.386 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.351    -0.035    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[1]
    SLICE_X63Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     0.150 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.353     0.503    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X63Y224        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040     0.543 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          1.272     1.815    wr_sd/sd_sec_write_data_req
    SLICE_X64Y240        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.120     1.935 r  wr_sd/cnt_sd[8]_i_2/O
                         net (fo=4, routed)           0.214     2.149    wr_sd/cnt_sd[8]_i_2_n_0
    SLICE_X64Y242        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.119     2.268 r  wr_sd/cnt_sd[8]_i_1/O
                         net (fo=1, routed)           0.026     2.294    wr_sd/p_1_in__0[8]
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.645    19.153    wr_sd/sys_clk
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[8]/C
                         clock pessimism              0.113    19.267    
                         clock uncertainty           -0.074    19.193    
    SLICE_X64Y242        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058    19.251    wr_sd/cnt_sd_reg[8]
  -------------------------------------------------------------------
                         required time                         19.251    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             16.988ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.997ns (36.400%)  route 1.742ns (63.600%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 19.149 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.971ns (routing 0.966ns, distribution 2.005ns)
  Clock Net Delay (Destination): 2.641ns (routing 0.890ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.971    -0.483    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X64Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.369 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/Q
                         net (fo=4, routed)           0.463     0.094    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[5]
    SLICE_X64Y221        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     0.230 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.335     0.565    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_17_n_0
    SLICE_X64Y221        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     0.757 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data[7]_i_10/O
                         net (fo=3, routed)           0.209     0.966    wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data[7]_i_10_n_0
    SLICE_X64Y223        LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.105     1.071 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_11/O
                         net (fo=2, routed)           0.220     1.291    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_11_n_0
    SLICE_X64Y224        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     1.484 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.150     1.634    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_5_n_0
    SLICE_X64Y223        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.825 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.825    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X64Y223        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     1.891 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.365     2.256    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.641    19.149    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.215    19.365    
                         clock uncertainty           -0.074    19.291    
    SLICE_X62Y222        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    19.244    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                 16.988    

Slack (MET) :             16.988ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.997ns (36.400%)  route 1.742ns (63.600%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 19.149 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.971ns (routing 0.966ns, distribution 2.005ns)
  Clock Net Delay (Destination): 2.641ns (routing 0.890ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.971    -0.483    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X64Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.369 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/Q
                         net (fo=4, routed)           0.463     0.094    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[5]
    SLICE_X64Y221        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     0.230 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.335     0.565    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_17_n_0
    SLICE_X64Y221        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     0.757 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data[7]_i_10/O
                         net (fo=3, routed)           0.209     0.966    wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data[7]_i_10_n_0
    SLICE_X64Y223        LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.105     1.071 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_11/O
                         net (fo=2, routed)           0.220     1.291    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_11_n_0
    SLICE_X64Y224        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     1.484 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.150     1.634    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_5_n_0
    SLICE_X64Y223        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.825 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.825    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X64Y223        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     1.891 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.365     2.256    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.641    19.149    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.215    19.365    
                         clock uncertainty           -0.074    19.291    
    SLICE_X62Y222        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    19.244    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                 16.988    

Slack (MET) :             16.989ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.997ns (36.413%)  route 1.741ns (63.587%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 19.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.971ns (routing 0.966ns, distribution 2.005ns)
  Clock Net Delay (Destination): 2.642ns (routing 0.890ns, distribution 1.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.971    -0.483    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X64Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.369 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/Q
                         net (fo=4, routed)           0.463     0.094    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[5]
    SLICE_X64Y221        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     0.230 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.335     0.565    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_17_n_0
    SLICE_X64Y221        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     0.757 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data[7]_i_10/O
                         net (fo=3, routed)           0.209     0.966    wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data[7]_i_10_n_0
    SLICE_X64Y223        LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.105     1.071 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_11/O
                         net (fo=2, routed)           0.220     1.291    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_11_n_0
    SLICE_X64Y224        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     1.484 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.150     1.634    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_5_n_0
    SLICE_X64Y223        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.825 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.825    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X64Y223        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     1.891 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.364     2.255    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X63Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.642    19.150    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X63Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.215    19.366    
                         clock uncertainty           -0.074    19.292    
    SLICE_X63Y222        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    19.244    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 16.989    

Slack (MET) :             16.989ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.997ns (36.413%)  route 1.741ns (63.587%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 19.150 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.971ns (routing 0.966ns, distribution 2.005ns)
  Clock Net Delay (Destination): 2.642ns (routing 0.890ns, distribution 1.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.971    -0.483    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X64Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.369 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/Q
                         net (fo=4, routed)           0.463     0.094    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[5]
    SLICE_X64Y221        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     0.230 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.335     0.565    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_17_n_0
    SLICE_X64Y221        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     0.757 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data[7]_i_10/O
                         net (fo=3, routed)           0.209     0.966    wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data[7]_i_10_n_0
    SLICE_X64Y223        LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.105     1.071 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_11/O
                         net (fo=2, routed)           0.220     1.291    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_11_n_0
    SLICE_X64Y224        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     1.484 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_5/O
                         net (fo=1, routed)           0.150     1.634    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_5_n_0
    SLICE_X64Y223        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.825 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.825    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X64Y223        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     1.891 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.364     2.255    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X63Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.642    19.150    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X63Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.215    19.366    
                         clock uncertainty           -0.074    19.292    
    SLICE_X63Y222        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    19.244    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 16.989    

Slack (MET) :             17.001ns  (required time - arrival time)
  Source:                 adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.626ns (20.006%)  route 2.503ns (79.994%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 19.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.571ns (routing 0.966ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.560ns (routing 0.890ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.571    -0.883    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X48Y18         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.769 r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[0]/Q
                         net (fo=8, routed)           0.891     0.122    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg__0[0]
    SLICE_X49Y17         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     0.272 r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt[7]_i_2__1/O
                         net (fo=4, routed)           1.289     1.561    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt[7]_i_2__1_n_0
    SLICE_X49Y18         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     1.746 r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt[12]_i_2__1/O
                         net (fo=3, routed)           0.296     2.042    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt[12]_i_2__1_n_0
    SLICE_X50Y19         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.177     2.219 r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt[10]_i_1__1/O
                         net (fo=1, routed)           0.027     2.246    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/p_0_in[10]
    SLICE_X50Y19         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.560    19.068    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X50Y19         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[10]/C
                         clock pessimism              0.193    19.262    
                         clock uncertainty           -0.074    19.188    
    SLICE_X50Y19         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    19.247    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         19.247    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                 17.001    

Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 wr_sd/cnt_sd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_sec_write_addr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.936ns (34.412%)  route 1.784ns (65.588%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 19.154 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 0.966ns, distribution 1.982ns)
  Clock Net Delay (Destination): 2.646ns (routing 0.890ns, distribution 1.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.948    -0.506    wr_sd/sys_clk
    SLICE_X64Y242        FDCE                                         r  wr_sd/cnt_sd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y242        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.392 r  wr_sd/cnt_sd_reg[7]/Q
                         net (fo=5, routed)           1.065     0.673    wr_sd/cnt_sd[7]
    SLICE_X64Y242        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     0.850 r  wr_sd/sd_sec_write_addr[7]_i_3/O
                         net (fo=1, routed)           0.597     1.447    wr_sd/sd_sec_write_addr[7]_i_3_n_0
    SLICE_X62Y232        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.071     1.518 r  wr_sd/sd_sec_write_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.518    wr_sd/sd_sec_write_addr[7]_i_2_n_0
    SLICE_X62Y232        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.350     1.868 r  wr_sd/sd_sec_write_addr_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.895    wr_sd/sd_sec_write_addr_reg[7]_i_1_n_0
    SLICE_X62Y233        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.914 r  wr_sd/sd_sec_write_addr_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.941    wr_sd/sd_sec_write_addr_reg[15]_i_1_n_0
    SLICE_X62Y234        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.960 r  wr_sd/sd_sec_write_addr_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.987    wr_sd/sd_sec_write_addr_reg[23]_i_1_n_0
    SLICE_X62Y235        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     2.173 r  wr_sd/sd_sec_write_addr_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.041     2.214    wr_sd/sd_sec_write_addr__0[31]
    SLICE_X62Y235        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.646    19.154    wr_sd/sys_clk
    SLICE_X62Y235        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[31]/C
                         clock pessimism              0.113    19.268    
                         clock uncertainty           -0.074    19.194    
    SLICE_X62Y235        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    19.254    wr_sd/sd_sec_write_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         19.254    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                 17.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.049ns (24.257%)  route 0.153ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.308ns (routing 0.463ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.513ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.308    -0.516    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/clk
    SLICE_X57Y189        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.467 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.153    -0.314    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINADIN[6]
    RAMB18_X6Y76         RAMB18E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.584    -0.565    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X6Y76         RAMB18E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.191    -0.375    
    RAMB18_X6Y76         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[10])
                                                      0.029    -0.346    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc1/adc_spi_m0/CS_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.296ns (routing 0.463ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.513ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.296    -0.528    adc_board2/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X51Y17         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.480 r  adc_board2/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[11]/Q
                         net (fo=25, routed)          0.099    -0.381    adc_board2/spi_config_adc1/adc_spi_m0/CS_reg
    SLICE_X51Y16         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/CS_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.510    -0.639    adc_board2/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X51Y16         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/CS_reg_reg/C
                         clock pessimism              0.167    -0.472    
    SLICE_X51Y16         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.416    adc_board2/spi_config_adc1/adc_spi_m0/CS_reg_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Net Delay (Source):      1.287ns (routing 0.463ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.513ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.287    -0.537    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X51Y20         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.488 r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift_reg[4]/Q
                         net (fo=1, routed)           0.068    -0.420    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift_reg_n_0_[4]
    SLICE_X51Y19         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015    -0.405 r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.389    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift[5]_i_1_n_0
    SLICE_X51Y19         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.502    -0.647    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X51Y19         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift_reg[5]/C
                         clock pessimism              0.166    -0.481    
    SLICE_X51Y19         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.425    adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      1.303ns (routing 0.463ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.513ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.303    -0.521    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X55Y189        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y189        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.473 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/Q
                         net (fo=9, routed)           0.080    -0.393    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/u_wcnt_lcmp_q[0]
    SLICE_X57Y189        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.032    -0.361 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_MUX8/O
                         net (fo=1, routed)           0.016    -0.345    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_MUX8_n_0
    SLICE_X57Y189        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.521    -0.628    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/clk
    SLICE_X57Y189        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                         clock pessimism              0.190    -0.438    
    SLICE_X57Y189        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.382    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.330ns (routing 0.463ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.513ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.330    -0.494    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/clk
    SLICE_X61Y192        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y192        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.445 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][4]/Q
                         net (fo=1, routed)           0.137    -0.308    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINADIN[4]
    RAMB18_X6Y76         RAMB18E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.584    -0.565    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X6Y76         RAMB18E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.191    -0.374    
    RAMB18_X6Y76         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[8])
                                                      0.029    -0.345    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc2/adc_spi_m0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc2/adc_spi_m0/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.065ns (33.505%)  route 0.129ns (66.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      1.276ns (routing 0.463ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.513ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.276    -0.548    adc_board2/spi_config_adc2/adc_spi_m0/clk_out1
    SLICE_X49Y105        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.499 f  adc_board2/spi_config_adc2/adc_spi_m0/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.113    -0.386    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/out[3]
    SLICE_X50Y104        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.016    -0.370 r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/FSM_onehot_state[7]_i_1__2/O
                         net (fo=1, routed)           0.016    -0.354    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0_n_6
    SLICE_X50Y104        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.501    -0.648    adc_board2/spi_config_adc2/adc_spi_m0/clk_out1
    SLICE_X50Y104        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.197    -0.451    
    SLICE_X50Y104        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.395    adc_board2/spi_config_adc2/adc_spi_m0/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc1/spi_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.093ns (49.733%)  route 0.094ns (50.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.299ns (routing 0.463ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.513ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.299    -0.525    adc_board2/spi_config_adc1/clk_out1
    SLICE_X52Y16         FDCE                                         r  adc_board2/spi_config_adc1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.477 f  adc_board2/spi_config_adc1/FSM_onehot_state_reg[2]/Q
                         net (fo=15, routed)          0.078    -0.399    adc_board2/spi_config_adc1/adc_spi_m0/out[1]
    SLICE_X51Y16         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045    -0.354 r  adc_board2/spi_config_adc1/adc_spi_m0/spi_write_req_i_1__1/O
                         net (fo=1, routed)           0.016    -0.338    adc_board2/spi_config_adc1/adc_spi_m0_n_4
    SLICE_X51Y16         FDRE                                         r  adc_board2/spi_config_adc1/spi_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.513    -0.636    adc_board2/spi_config_adc1/clk_out1
    SLICE_X51Y16         FDRE                                         r  adc_board2/spi_config_adc1/spi_write_req_reg/C
                         clock pessimism              0.199    -0.437    
    SLICE_X51Y16         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.381    adc_board2/spi_config_adc1/spi_write_req_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.048ns (29.268%)  route 0.116ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.190ns
  Clock Net Delay (Source):      1.296ns (routing 0.463ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.513ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.296    -0.528    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X53Y186        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y186        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.480 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.116    -0.364    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/out
    SLICE_X52Y186        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.496    -0.653    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/clk
    SLICE_X52Y186        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/C
                         clock pessimism              0.190    -0.463    
    SLICE_X52Y186        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.408    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Net Delay (Source):      1.331ns (routing 0.463ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.513ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.331    -0.493    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/clk
    SLICE_X61Y192        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y192        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.444 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.143    -0.301    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINADIN[3]
    RAMB18_X6Y76         RAMB18E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.584    -0.565    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X6Y76         RAMB18E2                                     r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.191    -0.374    
    RAMB18_X6Y76         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[3])
                                                      0.029    -0.345    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.064ns (41.026%)  route 0.092ns (58.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Net Delay (Source):      1.257ns (routing 0.463ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.513ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.257    -0.567    adc_board1/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X1Y197         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y197         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.519 f  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[7]/Q
                         net (fo=5, routed)           0.076    -0.443    adc_board1/spi_config_adc1/adc_spi_m0/out1[0]
    SLICE_X1Y198         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.016    -0.427 r  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.016    -0.411    adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y198         FDPE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.472    -0.677    adc_board1/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X1Y198         FDPE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.165    -0.512    
    SLICE_X1Y198         FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.456    adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         20.000      18.291     RAMB18_X6Y76     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         20.000      18.621     BUFGCE_X0Y38     clk_for_all/inst/clkout1_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.550         20.000      19.450     SLICE_X2Y198     adc_board1/spi_config_adc1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X6Y76     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X6Y76     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X6Y76     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X6Y76     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X61Y192    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.113ns (2.103%)  route 5.260ns (97.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 7.167 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.874ns (routing 0.909ns, distribution 1.965ns)
  Clock Net Delay (Destination): 2.659ns (routing 0.836ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.874    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X67Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=38, routed)          5.260     4.793    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[35]
    SLICE_X85Y84         FDRE                                         r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.659     7.167    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y84         FDRE                                         r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                         clock pessimism              0.110     7.278    
                         clock uncertainty           -0.064     7.214    
    SLICE_X85Y84         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     7.275    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]
  -------------------------------------------------------------------
                         required time                          7.275    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 0.113ns (2.237%)  route 4.938ns (97.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 7.161 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.874ns (routing 0.909ns, distribution 1.965ns)
  Clock Net Delay (Destination): 2.653ns (routing 0.836ns, distribution 1.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.874    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X67Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=38, routed)          4.938     4.471    data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[35]
    SLICE_X83Y91         FDRE                                         r  data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.653     7.161    data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y91         FDRE                                         r  data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                         clock pessimism              0.110     7.272    
                         clock uncertainty           -0.064     7.208    
    SLICE_X83Y91         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     7.267    data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.113ns (2.425%)  route 4.546ns (97.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 7.086 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.874ns (routing 0.909ns, distribution 1.965ns)
  Clock Net Delay (Destination): 2.578ns (routing 0.836ns, distribution 1.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.874    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X67Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=38, routed)          4.546     4.079    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[35]
    SLICE_X73Y71         FDRE                                         r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.578     7.086    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y71         FDRE                                         r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                         clock pessimism              0.110     7.197    
                         clock uncertainty           -0.064     7.133    
    SLICE_X73Y71         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     7.194    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.117ns (2.461%)  route 4.637ns (97.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.191 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.874ns (routing 0.909ns, distribution 1.965ns)
  Clock Net Delay (Destination): 2.683ns (routing 0.836ns, distribution 1.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.874    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X67Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=38, routed)          4.637     4.174    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[33]
    SLICE_X88Y104        FDRE                                         r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.683     7.191    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y104        FDRE                                         r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                         clock pessimism              0.110     7.302    
                         clock uncertainty           -0.064     7.238    
    SLICE_X88Y104        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     7.298    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/data_fifo4_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 2.003ns (44.890%)  route 2.459ns (55.110%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 7.064 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.032ns (routing 0.909ns, distribution 2.123ns)
  Clock Net Delay (Destination): 2.556ns (routing 0.836ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       3.032    -0.422    data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X8Y34         RAMB18E2                                     r  data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.362     0.940 r  data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOUTBDOUT[1]
                         net (fo=3, routed)           1.431     2.371    data/adc_G_data_fifo3[1]
    SLICE_X77Y147        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     2.560 r  data/data_fifo4_in[1]_i_13/O
                         net (fo=1, routed)           0.539     3.099    data/data_fifo4_in[1]_i_13_n_0
    SLICE_X65Y147        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.287 f  data/data_fifo4_in[1]_i_7/O
                         net (fo=1, routed)           0.393     3.680    data/data_fifo4_in[1]_i_7_n_0
    SLICE_X63Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.812 r  data/data_fifo4_in[1]_i_4/O
                         net (fo=1, routed)           0.070     3.882    data/data_fifo4_in[1]_i_4_n_0
    SLICE_X63Y155        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.132     4.014 r  data/data_fifo4_in[1]_i_1/O
                         net (fo=1, routed)           0.026     4.040    data/data_fifo4_in[1]_i_1_n_0
    SLICE_X63Y155        FDCE                                         r  data/data_fifo4_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.556     7.064    data/clk_125m
    SLICE_X63Y155        FDCE                                         r  data/data_fifo4_in_reg[1]/C
                         clock pessimism              0.110     7.175    
                         clock uncertainty           -0.064     7.111    
    SLICE_X63Y155        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     7.169    data/data_fifo4_in_reg[1]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/data_fifo4_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.816ns (40.892%)  route 2.625ns (59.108%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 7.064 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.032ns (routing 0.909ns, distribution 2.123ns)
  Clock Net Delay (Destination): 2.556ns (routing 0.836ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       3.032    -0.422    data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X8Y34         RAMB18E2                                     r  data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y34         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.370     0.948 r  data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOUTBDOUT[0]
                         net (fo=3, routed)           1.524     2.472    data/adc_G_data_fifo3[0]
    SLICE_X77Y147        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     2.660 r  data/data_fifo4_in[0]_i_14/O
                         net (fo=1, routed)           0.534     3.194    data/data_fifo4_in[0]_i_14_n_0
    SLICE_X70Y149        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.265 r  data/data_fifo4_in[0]_i_7/O
                         net (fo=1, routed)           0.475     3.740    data/data_fifo4_in[0]_i_7_n_0
    SLICE_X63Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     3.812 r  data/data_fifo4_in[0]_i_4/O
                         net (fo=1, routed)           0.063     3.875    data/data_fifo4_in[0]_i_4_n_0
    SLICE_X63Y155        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     3.990 r  data/data_fifo4_in[0]_i_1/O
                         net (fo=1, routed)           0.029     4.019    data/data_fifo4_in[0]_i_1_n_0
    SLICE_X63Y155        FDCE                                         r  data/data_fifo4_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.556     7.064    data/clk_125m
    SLICE_X63Y155        FDCE                                         r  data/data_fifo4_in_reg[0]/C
                         clock pessimism              0.110     7.175    
                         clock uncertainty           -0.064     7.111    
    SLICE_X63Y155        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     7.170    data/data_fifo4_in_reg[0]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.114ns (2.472%)  route 4.497ns (97.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.870ns = ( 7.130 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.871ns (routing 0.909ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.622ns (routing 0.836ns, distribution 1.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.871    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X67Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=38, routed)          4.497     4.028    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[24]
    SLICE_X77Y72         FDRE                                         r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.622     7.130    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y72         FDRE                                         r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                         clock pessimism              0.110     7.241    
                         clock uncertainty           -0.064     7.177    
    SLICE_X77Y72         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     7.236    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -4.028    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.118ns (2.624%)  route 4.379ns (97.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 7.084 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.871ns (routing 0.909ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.576ns (routing 0.836ns, distribution 1.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.871    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X67Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=38, routed)          4.379     3.914    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[27]
    SLICE_X73Y72         FDRE                                         r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.576     7.084    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y72         FDRE                                         r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                         clock pessimism              0.110     7.195    
                         clock uncertainty           -0.064     7.131    
    SLICE_X73Y72         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     7.191    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.114ns (2.550%)  route 4.356ns (97.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 7.062 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.871ns (routing 0.909ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.554ns (routing 0.836ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.871    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X67Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=38, routed)          4.356     3.887    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[24]
    SLICE_X71Y82         FDRE                                         r  data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.554     7.062    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y82         FDRE                                         r  data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                         clock pessimism              0.110     7.173    
                         clock uncertainty           -0.064     7.109    
    SLICE_X71Y82         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     7.168    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.118ns (2.643%)  route 4.347ns (97.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 7.074 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.871ns (routing 0.909ns, distribution 1.962ns)
  Clock Net Delay (Destination): 2.566ns (routing 0.836ns, distribution 1.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.871    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X67Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y161        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118    -0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=38, routed)          4.347     3.882    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[27]
    SLICE_X69Y82         FDRE                                         r  data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.566     7.074    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X69Y82         FDRE                                         r  data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                         clock pessimism              0.110     7.185    
                         clock uncertainty           -0.064     7.121    
    SLICE_X69Y82         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     7.180    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]
  -------------------------------------------------------------------
                         required time                          7.180    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                  3.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      2.548ns (routing 0.836ns, distribution 1.712ns)
  Clock Net Delay (Destination): 2.846ns (routing 0.909ns, distribution 1.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.548    -0.944    data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X66Y101        SRLC32E                                      r  data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.689 r  data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.689    data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X66Y101        SRL16E                                       r  data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.846    -0.608    data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X66Y101        SRL16E                                       r  data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.328    -0.937    
    SLICE_X66Y101        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.693    data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      2.528ns (routing 0.836ns, distribution 1.692ns)
  Clock Net Delay (Destination): 2.836ns (routing 0.909ns, distribution 1.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.528    -0.964    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X57Y136        SRLC32E                                      r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y136        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.709 r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.709    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X57Y136        SRL16E                                       r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.836    -0.618    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X57Y136        SRL16E                                       r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.338    -0.957    
    SLICE_X57Y136        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.713    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      2.732ns (routing 0.836ns, distribution 1.896ns)
  Clock Net Delay (Destination): 3.071ns (routing 0.909ns, distribution 2.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.732    -0.760    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y201        SRLC32E                                      r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y201        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.505 r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.505    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y201        SRL16E                                       r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       3.071    -0.383    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y201        SRL16E                                       r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.369    -0.753    
    SLICE_X94Y201        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.509    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      2.594ns (routing 0.836ns, distribution 1.758ns)
  Clock Net Delay (Destination): 2.902ns (routing 0.909ns, distribution 1.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.594    -0.898    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X75Y191        SRLC32E                                      r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y191        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.643 r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.643    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X75Y191        SRL16E                                       r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.902    -0.552    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X75Y191        SRL16E                                       r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.338    -0.891    
    SLICE_X75Y191        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.647    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      2.640ns (routing 0.836ns, distribution 1.804ns)
  Clock Net Delay (Destination): 2.952ns (routing 0.909ns, distribution 2.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.640    -0.852    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X81Y57         SRLC32E                                      r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.597 r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.597    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X81Y57         SRL16E                                       r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.952    -0.502    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X81Y57         SRL16E                                       r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.342    -0.845    
    SLICE_X81Y57         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.601    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      2.708ns (routing 0.836ns, distribution 1.872ns)
  Clock Net Delay (Destination): 3.044ns (routing 0.909ns, distribution 2.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.708    -0.784    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y158        SRLC32E                                      r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y158        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.529 r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.529    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y158        SRL16E                                       r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       3.044    -0.410    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y158        SRL16E                                       r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.366    -0.777    
    SLICE_X94Y158        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.533    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      2.702ns (routing 0.836ns, distribution 1.866ns)
  Clock Net Delay (Destination): 3.027ns (routing 0.909ns, distribution 2.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.702    -0.790    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y71         SRLC32E                                      r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y71         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.535 r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.535    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y71         SRL16E                                       r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       3.027    -0.427    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y71         SRL16E                                       r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.355    -0.783    
    SLICE_X94Y71         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.539    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      2.658ns (routing 0.836ns, distribution 1.822ns)
  Clock Net Delay (Destination): 2.979ns (routing 0.909ns, distribution 2.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.658    -0.834    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X82Y109        SRLC32E                                      r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.579 r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.579    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X82Y109        SRL16E                                       r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.979    -0.475    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X82Y109        SRL16E                                       r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.351    -0.827    
    SLICE_X82Y109        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.583    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Net Delay (Source):      2.520ns (routing 0.836ns, distribution 1.684ns)
  Clock Net Delay (Destination): 2.820ns (routing 0.909ns, distribution 1.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.520    -0.972    data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X57Y161        SRLC32E                                      r  data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y161        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.717 r  data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.717    data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X57Y161        SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.820    -0.634    data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X57Y161        SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.330    -0.965    
    SLICE_X57Y161        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.721    data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      2.562ns (routing 0.836ns, distribution 1.726ns)
  Clock Net Delay (Destination): 2.886ns (routing 0.909ns, distribution 1.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.562    -0.930    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X67Y156        SRLC32E                                      r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y156        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.675 r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.675    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X67Y156        SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.886    -0.568    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X67Y156        SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.354    -0.923    
    SLICE_X67Y156        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.679    data/uut_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_clk_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X7Y32  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X7Y32  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y30  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y30  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y25  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y25  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y29  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y29  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y26  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y26  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X7Y32  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y30  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y25  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y25  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y29  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y26  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y27  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y34  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y35  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y35  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X7Y32  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X7Y32  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X7Y32  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y30  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y30  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y30  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y25  data/adc_B_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y29  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X7Y28  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X7Y28  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_mmcm
  To Clock:  clkfbout_sys_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X0Y44     clk_for_all/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.743ns  (logic 1.429ns (52.096%)  route 1.314ns (47.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 19.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 15.519 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.973ns (routing 0.909ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.643ns (routing 0.890ns, distribution 1.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.973    15.519    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y37         RAMB36E2                                     r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.429    16.948 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[2]
                         net (fo=5, routed)           1.314    18.262    wr_sd/sd_wr_data[2]
    SLICE_X62Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.643    19.151    wr_sd/sys_clk
    SLICE_X62Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/C
                         clock pessimism             -0.029    19.123    
                         clock uncertainty           -0.194    18.929    
    SLICE_X62Y227        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    18.989    wr_sd/sd_sec_write_data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                         -18.262    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.514ns  (logic 1.394ns (55.449%)  route 1.120ns (44.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 19.166 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 15.519 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.973ns (routing 0.909ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.658ns (routing 0.890ns, distribution 1.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.973    15.519    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y37         RAMB36E2                                     r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.394    16.913 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=5, routed)           1.120    18.033    wr_sd/sd_wr_data[1]
    SLICE_X64Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.658    19.166    wr_sd/sys_clk
    SLICE_X64Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/C
                         clock pessimism             -0.029    19.138    
                         clock uncertainty           -0.194    18.944    
    SLICE_X64Y227        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    19.004    wr_sd/sd_sec_write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                         -18.033    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.506ns  (logic 1.397ns (55.746%)  route 1.109ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 19.166 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 15.519 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.973ns (routing 0.909ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.658ns (routing 0.890ns, distribution 1.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.973    15.519    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y37         RAMB36E2                                     r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      1.397    16.916 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[3]
                         net (fo=5, routed)           1.109    18.025    wr_sd/sd_wr_data[3]
    SLICE_X64Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.658    19.166    wr_sd/sys_clk
    SLICE_X64Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/C
                         clock pessimism             -0.029    19.138    
                         clock uncertainty           -0.194    18.944    
    SLICE_X64Y227        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    19.005    wr_sd/sd_sec_write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -18.025    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.319ns  (logic 1.416ns (61.061%)  route 0.903ns (38.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 19.163 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 15.519 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.973ns (routing 0.909ns, distribution 2.064ns)
  Clock Net Delay (Destination): 2.655ns (routing 0.890ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.973    15.519    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y37         RAMB36E2                                     r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.416    16.935 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=5, routed)           0.903    17.838    wr_sd/sd_wr_data[0]
    SLICE_X63Y226        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.655    19.163    wr_sd/sys_clk
    SLICE_X63Y226        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/C
                         clock pessimism             -0.029    19.135    
                         clock uncertainty           -0.194    18.941    
    SLICE_X63Y226        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    19.001    wr_sd/sd_sec_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         19.001    
                         arrival time                         -17.838    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        1.678ns  (logic 0.424ns (25.268%)  route 1.254ns (74.732%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 19.164 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.566ns = ( 15.434 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.888ns (routing 0.909ns, distribution 1.979ns)
  Clock Net Delay (Destination): 2.656ns (routing 0.890ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.888    15.434    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X62Y197        FDRE                                         r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    15.548 f  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/Q
                         net (fo=4, routed)           0.315    15.863    wr_sd/data_length[3]
    SLICE_X62Y198        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119    15.982 f  wr_sd/state[1]_i_4/O
                         net (fo=2, routed)           0.913    16.895    wr_sd/state[1]_i_4_n_0
    SLICE_X62Y226        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191    17.086 r  wr_sd/state[0]_i_1/O
                         net (fo=1, routed)           0.026    17.112    wr_sd/state[0]_i_1_n_0
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.656    19.164    wr_sd/sys_clk
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[0]/C
                         clock pessimism             -0.029    19.136    
                         clock uncertainty           -0.194    18.942    
    SLICE_X62Y226        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058    19.000    wr_sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -17.112    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        1.670ns  (logic 0.423ns (25.329%)  route 1.247ns (74.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 19.164 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.566ns = ( 15.434 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.888ns (routing 0.909ns, distribution 1.979ns)
  Clock Net Delay (Destination): 2.656ns (routing 0.890ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.888    15.434    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X62Y197        FDRE                                         r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    15.548 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/Q
                         net (fo=4, routed)           0.315    15.863    wr_sd/data_length[3]
    SLICE_X62Y198        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119    15.982 r  wr_sd/state[1]_i_4/O
                         net (fo=2, routed)           0.909    16.891    wr_sd/state[1]_i_4_n_0
    SLICE_X62Y226        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.190    17.081 r  wr_sd/state[1]_i_1/O
                         net (fo=1, routed)           0.023    17.104    wr_sd/state[1]_i_1_n_0
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.656    19.164    wr_sd/sys_clk
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[1]/C
                         clock pessimism             -0.029    19.136    
                         clock uncertainty           -0.194    18.942    
    SLICE_X62Y226        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059    19.001    wr_sd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.001    
                         arrival time                         -17.104    
  -------------------------------------------------------------------
                         slack                                  1.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.133ns (20.846%)  route 0.505ns (79.154%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.294ns (routing 0.435ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.513ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.294    -0.530    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X62Y197        FDRE                                         r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.481 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/Q
                         net (fo=4, routed)           0.080    -0.401    wr_sd/data_length[2]
    SLICE_X62Y198        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.054    -0.347 r  wr_sd/state[1]_i_5/O
                         net (fo=2, routed)           0.413     0.066    wr_sd/state[1]_i_5_n_0
    SLICE_X62Y226        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.030     0.096 r  wr_sd/state[1]_i_1/O
                         net (fo=1, routed)           0.012     0.108    wr_sd/state[1]_i_1_n_0
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.564    -0.585    wr_sd/sys_clk
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[1]/C
                         clock pessimism              0.372    -0.214    
                         clock uncertainty            0.194    -0.020    
    SLICE_X62Y226        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.036    wr_sd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.134ns (20.807%)  route 0.510ns (79.193%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.294ns (routing 0.435ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.513ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.294    -0.530    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X62Y197        FDRE                                         r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.481 f  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/Q
                         net (fo=4, routed)           0.080    -0.401    wr_sd/data_length[2]
    SLICE_X62Y198        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.054    -0.347 f  wr_sd/state[1]_i_5/O
                         net (fo=2, routed)           0.415     0.068    wr_sd/state[1]_i_5_n_0
    SLICE_X62Y226        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.031     0.099 r  wr_sd/state[0]_i_1/O
                         net (fo=1, routed)           0.015     0.114    wr_sd/state[0]_i_1_n_0
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.564    -0.585    wr_sd/sys_clk
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[0]/C
                         clock pessimism              0.372    -0.214    
                         clock uncertainty            0.194    -0.020    
    SLICE_X62Y226        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.036    wr_sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.315ns (41.447%)  route 0.445ns (58.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.295ns (routing 0.435ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.513ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.295    -0.529    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y37         RAMB36E2                                     r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.315    -0.214 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=5, routed)           0.445     0.231    wr_sd/sd_wr_data[0]
    SLICE_X63Y226        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.560    -0.589    wr_sd/sys_clk
    SLICE_X63Y226        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/C
                         clock pessimism              0.372    -0.218    
                         clock uncertainty            0.194    -0.024    
    SLICE_X63Y226        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.032    wr_sd/sd_sec_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.306ns (36.603%)  route 0.530ns (63.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.295ns (routing 0.435ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.513ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.295    -0.529    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y37         RAMB36E2                                     r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.306    -0.223 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=5, routed)           0.530     0.307    wr_sd/sd_wr_data[1]
    SLICE_X64Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.566    -0.583    wr_sd/sys_clk
    SLICE_X64Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/C
                         clock pessimism              0.372    -0.212    
                         clock uncertainty            0.194    -0.018    
    SLICE_X64Y227        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     0.038    wr_sd/sd_sec_write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.307ns (36.160%)  route 0.542ns (63.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.295ns (routing 0.435ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.513ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.295    -0.529    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y37         RAMB36E2                                     r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.307    -0.222 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[3]
                         net (fo=5, routed)           0.542     0.320    wr_sd/sd_wr_data[3]
    SLICE_X64Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.566    -0.583    wr_sd/sys_clk
    SLICE_X64Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/C
                         clock pessimism              0.372    -0.212    
                         clock uncertainty            0.194    -0.018    
    SLICE_X64Y227        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     0.038    wr_sd/sd_sec_write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.314ns (32.845%)  route 0.642ns (67.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.295ns (routing 0.435ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.513ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.295    -0.529    data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y37         RAMB36E2                                     r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.314    -0.215 r  data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[2]
                         net (fo=5, routed)           0.642     0.427    wr_sd/sd_wr_data[2]
    SLICE_X62Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.547    -0.602    wr_sd/sys_clk
    SLICE_X62Y227        FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/C
                         clock pessimism              0.372    -0.231    
                         clock uncertainty            0.194    -0.037    
    SLICE_X62Y227        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.019    wr_sd/sd_sec_write_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_addr_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.441ns  (logic 0.114ns (4.670%)  route 2.327ns (95.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 23.109 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 19.503 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.957ns (routing 0.966ns, distribution 1.991ns)
  Clock Net Delay (Destination): 2.601ns (routing 0.836ns, distribution 1.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.957    19.503    wr_sd/sys_clk
    SLICE_X62Y235        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y235        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    19.617 r  wr_sd/sd_sec_write_addr_reg[28]/Q
                         net (fo=4, routed)           2.327    21.944    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[28]
    SLICE_X64Y236        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.601    23.109    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y236        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism             -0.029    23.081    
                         clock uncertainty           -0.194    22.887    
    SLICE_X64Y236        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    22.947    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                         22.947    
                         arrival time                         -21.944    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.911ns  (logic 0.339ns (17.739%)  route 1.572ns (82.261%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 23.118 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 19.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.954ns (routing 0.966ns, distribution 1.988ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.836ns, distribution 1.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.954    19.500    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    19.614 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.351    19.965    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[1]
    SLICE_X63Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185    20.150 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.353    20.503    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X63Y224        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040    20.543 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          0.868    21.411    wr_sd/ila_m0/inst/ila_core_inst/probe2[0]
    SLICE_X67Y230        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.610    23.118    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X67Y230        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.029    23.090    
                         clock uncertainty           -0.194    22.896    
    SLICE_X67Y230        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.002    22.894    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         22.894    
                         arrival time                         -21.411    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.853ns  (logic 0.413ns (22.288%)  route 1.440ns (77.712%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 23.112 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 19.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.954ns (routing 0.966ns, distribution 1.988ns)
  Clock Net Delay (Destination): 2.604ns (routing 0.836ns, distribution 1.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.954    19.500    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    19.614 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.351    19.965    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[1]
    SLICE_X63Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185    20.150 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.353    20.503    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X63Y224        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040    20.543 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          0.709    21.252    wr_sd/ila_m0/inst/ila_core_inst/probe2[0]
    SLICE_X67Y235        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074    21.326 r  wr_sd/ila_m0/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.027    21.353    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X67Y235        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.604    23.112    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X67Y235        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.029    23.084    
                         clock uncertainty           -0.194    22.890    
    SLICE_X67Y235        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    22.949    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                         -21.353    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/pre_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.786ns  (logic 0.457ns (25.588%)  route 1.329ns (74.412%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 23.065 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 19.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.954ns (routing 0.966ns, distribution 1.988ns)
  Clock Net Delay (Destination): 2.557ns (routing 0.836ns, distribution 1.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.954    19.500    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    19.614 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.351    19.965    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[1]
    SLICE_X63Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185    20.150 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.353    20.503    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X63Y224        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040    20.543 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          0.598    21.141    wr_sd/sd_sec_write_data_req
    SLICE_X62Y211        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118    21.259 r  wr_sd/pre_req_i_1/O
                         net (fo=1, routed)           0.027    21.286    wr_sd/pre_req_i_1_n_0
    SLICE_X62Y211        FDCE                                         r  wr_sd/pre_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.557    23.065    wr_sd/sys_clk2
    SLICE_X62Y211        FDCE                                         r  wr_sd/pre_req_reg/C
                         clock pessimism             -0.029    23.037    
                         clock uncertainty           -0.194    22.843    
    SLICE_X62Y211        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    22.902    wr_sd/pre_req_reg
  -------------------------------------------------------------------
                         required time                         22.902    
                         arrival time                         -21.286    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/rd_fifo4_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.784ns  (logic 0.454ns (25.448%)  route 1.330ns (74.552%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 23.065 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.500ns = ( 19.500 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.954ns (routing 0.966ns, distribution 1.988ns)
  Clock Net Delay (Destination): 2.557ns (routing 0.836ns, distribution 1.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.954    19.500    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X62Y222        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y222        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    19.614 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.351    19.965    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[1]
    SLICE_X63Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185    20.150 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.353    20.503    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X63Y224        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040    20.543 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          0.596    21.139    wr_sd/sd_sec_write_data_req
    SLICE_X62Y211        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115    21.254 r  wr_sd/rd_fifo4_i_1/O
                         net (fo=1, routed)           0.030    21.284    wr_sd/rd_fifo4_i_1_n_0
    SLICE_X62Y211        FDCE                                         r  wr_sd/rd_fifo4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.557    23.065    wr_sd/sys_clk2
    SLICE_X62Y211        FDCE                                         r  wr_sd/rd_fifo4_reg/C
                         clock pessimism             -0.029    23.037    
                         clock uncertainty           -0.194    22.843    
    SLICE_X62Y211        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    22.902    wr_sd/rd_fifo4_reg
  -------------------------------------------------------------------
                         required time                         22.902    
                         arrival time                         -21.284    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.700ns  (logic 0.157ns (9.235%)  route 1.543ns (90.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.908ns = ( 23.092 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 19.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.981ns (routing 0.966ns, distribution 2.015ns)
  Clock Net Delay (Destination): 2.584ns (routing 0.836ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.981    19.527    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X63Y226        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y226        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    19.641 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/Q
                         net (fo=62, routed)          0.698    20.339    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state[4]
    SLICE_X64Y226        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043    20.382 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_end_INST_0/O
                         net (fo=4, routed)           0.845    21.227    wr_sd/ila_m0/inst/ila_core_inst/probe9[0]
    SLICE_X61Y227        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.584    23.092    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X61Y227        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism             -0.029    23.064    
                         clock uncertainty           -0.194    22.870    
    SLICE_X61Y227        SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.002    22.868    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                         22.868    
                         arrival time                         -21.227    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.667ns  (logic 0.290ns (17.397%)  route 1.377ns (82.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 23.118 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.487ns = ( 19.513 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.967ns (routing 0.966ns, distribution 2.001ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.836ns, distribution 1.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.967    19.513    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X63Y225        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y225        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    19.627 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[2]/Q
                         net (fo=66, routed)          0.511    20.138    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state[2]
    SLICE_X64Y226        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176    20.314 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_read_data_valid_INST_0/O
                         net (fo=2, routed)           0.866    21.180    wr_sd/ila_m0/inst/ila_core_inst/probe0[0]
    SLICE_X67Y230        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.610    23.118    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X67Y230        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.029    23.090    
                         clock uncertainty           -0.194    22.896    
    SLICE_X67Y230        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.049    22.847    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         22.847    
                         arrival time                         -21.180    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.606ns  (logic 0.157ns (9.776%)  route 1.449ns (90.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.917ns = ( 23.083 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 19.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.981ns (routing 0.966ns, distribution 2.015ns)
  Clock Net Delay (Destination): 2.575ns (routing 0.836ns, distribution 1.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.981    19.527    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X63Y226        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y226        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    19.641 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/Q
                         net (fo=62, routed)          0.698    20.339    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state[4]
    SLICE_X64Y226        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.043    20.382 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_end_INST_0/O
                         net (fo=4, routed)           0.751    21.133    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X64Y229        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.575    23.083    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y229        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.029    23.055    
                         clock uncertainty           -0.194    22.861    
    SLICE_X64Y229        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    22.920    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.920    
                         arrival time                         -21.133    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.640ns  (logic 0.306ns (18.659%)  route 1.334ns (81.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 23.094 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 19.494 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.948ns (routing 0.966ns, distribution 1.982ns)
  Clock Net Delay (Destination): 2.586ns (routing 0.836ns, distribution 1.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.948    19.494    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X66Y228        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y228        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116    19.610 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/Q
                         net (fo=2, routed)           1.311    20.921    wr_sd/ila_m0/inst/ila_core_inst/probe1[6]
    SLICE_X66Y232        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190    21.111 r  wr_sd/ila_m0/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.023    21.134    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X66Y232        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.586    23.094    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X66Y232        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism             -0.029    23.066    
                         clock uncertainty           -0.194    22.872    
    SLICE_X66Y232        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    22.931    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         22.931    
                         arrival time                         -21.134    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_addr_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.562ns  (logic 0.114ns (7.298%)  route 1.448ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 23.097 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 19.503 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.957ns (routing 0.966ns, distribution 1.991ns)
  Clock Net Delay (Destination): 2.589ns (routing 0.836ns, distribution 1.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         2.957    19.503    wr_sd/sys_clk
    SLICE_X62Y235        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y235        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    19.617 r  wr_sd/sd_sec_write_addr_reg[30]/Q
                         net (fo=4, routed)           1.448    21.065    wr_sd/ila_m0/inst/ila_core_inst/probe10[30]
    SLICE_X61Y240        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.589    23.097    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X61Y240        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism             -0.029    23.069    
                         clock uncertainty           -0.194    22.875    
    SLICE_X61Y240        SRL16E (Setup_E5LUT_SLICEM_CLK_D)
                                                     -0.002    22.873    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                         22.873    
                         arrival time                         -21.065    
  -------------------------------------------------------------------
                         slack                                  1.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 wr_sd/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.049ns (8.627%)  route 0.519ns (91.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.340ns (routing 0.463ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.483ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.340    -0.484    wr_sd/sys_clk
    SLICE_X62Y226        FDCE                                         r  wr_sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y226        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.435 r  wr_sd/state_reg[0]/Q
                         net (fo=5, routed)           0.519     0.084    wr_sd/ila_m0/inst/ila_core_inst/probe4[0]
    SLICE_X61Y227        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.518    -0.631    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X61Y227        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.372    -0.260    
                         clock uncertainty            0.194    -0.066    
    SLICE_X61Y227        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.120     0.054    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 wr_sd/cnt_sd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.048ns (9.057%)  route 0.482ns (90.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.336ns (routing 0.463ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.483ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.336    -0.488    wr_sd/sys_clk
    SLICE_X64Y237        FDCE                                         r  wr_sd/cnt_sd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y237        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.440 r  wr_sd/cnt_sd_reg[0]/Q
                         net (fo=9, routed)           0.482     0.042    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe11[0]
    SLICE_X64Y240        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.538    -0.611    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y240        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.372    -0.240    
                         clock uncertainty            0.194    -0.046    
    SLICE_X64Y240        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.010    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.049ns (9.879%)  route 0.447ns (90.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.335ns (routing 0.463ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.483ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.335    -0.489    wr_sd/sys_clk
    SLICE_X62Y235        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y235        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.440 r  wr_sd/sd_sec_write_addr_reg[25]/Q
                         net (fo=4, routed)           0.447     0.007    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[25]
    SLICE_X63Y237        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.501    -0.648    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X63Y237        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
                         clock pessimism              0.372    -0.277    
                         clock uncertainty            0.194    -0.083    
    SLICE_X63Y237        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.027    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.049ns (9.627%)  route 0.460ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.335ns (routing 0.463ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.483ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.335    -0.489    wr_sd/sys_clk
    SLICE_X62Y233        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y233        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.440 r  wr_sd/sd_sec_write_addr_reg[8]/Q
                         net (fo=4, routed)           0.460     0.020    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[8]
    SLICE_X63Y233        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.511    -0.638    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X63Y233        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.372    -0.267    
                         clock uncertainty            0.194    -0.073    
    SLICE_X63Y233        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.017    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.048ns (7.805%)  route 0.567ns (92.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.333ns (routing 0.463ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.483ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.333    -0.491    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X66Y228        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y228        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.443 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[2]/Q
                         net (fo=2, routed)           0.567     0.124    wr_sd/ila_m0/inst/ila_core_inst/probe1[2]
    SLICE_X67Y230        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.551    -0.598    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X67Y230        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.372    -0.227    
                         clock uncertainty            0.194    -0.033    
    SLICE_X67Y230        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     0.087    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.049ns (9.125%)  route 0.488ns (90.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.334ns (routing 0.463ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.483ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.334    -0.490    wr_sd/sys_clk
    SLICE_X62Y235        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y235        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.441 r  wr_sd/sd_sec_write_addr_reg[29]/Q
                         net (fo=4, routed)           0.488     0.047    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[29]
    SLICE_X64Y236        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.537    -0.612    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y236        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/C
                         clock pessimism              0.372    -0.241    
                         clock uncertainty            0.194    -0.047    
    SLICE_X64Y236        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     0.009    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.049ns (8.140%)  route 0.553ns (91.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.335ns (routing 0.463ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.483ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.335    -0.489    wr_sd/sys_clk
    SLICE_X62Y235        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.440 r  wr_sd/sd_sec_write_addr_reg[24]/Q
                         net (fo=4, routed)           0.553     0.113    wr_sd/ila_m0/inst/ila_core_inst/probe10[24]
    SLICE_X61Y240        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.539    -0.610    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X61Y240        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
                         clock pessimism              0.372    -0.239    
                         clock uncertainty            0.194    -0.045    
    SLICE_X61Y240        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.120     0.075    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.049ns (9.742%)  route 0.454ns (90.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.342ns (routing 0.463ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.483ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.342    -0.482    wr_sd/sys_clk
    SLICE_X62Y232        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y232        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.433 r  wr_sd/sd_sec_write_addr_reg[0]/Q
                         net (fo=5, routed)           0.454     0.021    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X63Y233        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.511    -0.638    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X63Y233        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.372    -0.267    
                         clock uncertainty            0.194    -0.073    
    SLICE_X63Y233        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.017    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.049ns (8.333%)  route 0.539ns (91.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.334ns (routing 0.463ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.483ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.334    -0.490    wr_sd/sys_clk
    SLICE_X62Y233        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y233        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.441 r  wr_sd/sd_sec_write_addr_reg[13]/Q
                         net (fo=4, routed)           0.539     0.098    wr_sd/ila_m0/inst/ila_core_inst/probe10[13]
    SLICE_X61Y231        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.519    -0.630    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X61Y231        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.372    -0.259    
                         clock uncertainty            0.194    -0.065    
    SLICE_X61Y231        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.123     0.058    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.080ns (15.094%)  route 0.450ns (84.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.337ns (routing 0.463ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.483ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=790, routed)         1.337    -0.487    wr_sd/sys_clk
    SLICE_X63Y226        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y226        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.438 r  wr_sd/sd_sec_write_data_reg[4]/Q
                         net (fo=3, routed)           0.435    -0.003    wr_sd/ila_m0/inst/ila_core_inst/probe3[4]
    SLICE_X67Y228        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.031     0.028 r  wr_sd/ila_m0/inst/ila_core_inst/probeDelay1[4]_i_1__0/O
                         net (fo=1, routed)           0.015     0.043    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[4]
    SLICE_X67Y228        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.530    -0.619    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X67Y228        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.372    -0.248    
                         clock uncertainty            0.194    -0.054    
    SLICE_X67Y228        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.002    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.114ns (6.257%)  route 1.708ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 7.147 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.639ns (routing 0.836ns, distribution 1.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.708     1.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.639     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[14]/C
                         clock pessimism              0.227     7.375    
                         clock uncertainty           -0.064     7.311    
    SLICE_X80Y138        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[14]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.114ns (6.257%)  route 1.708ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 7.147 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.639ns (routing 0.836ns, distribution 1.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.708     1.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.639     7.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[15]/C
                         clock pessimism              0.227     7.375    
                         clock uncertainty           -0.064     7.311    
    SLICE_X80Y138        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     7.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[15]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.114ns (6.281%)  route 1.701ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 7.145 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.637ns (routing 0.836ns, distribution 1.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.701     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.637     7.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[12]/C
                         clock pessimism              0.227     7.373    
                         clock uncertainty           -0.064     7.309    
    SLICE_X79Y138        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     7.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[12]
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.114ns (6.281%)  route 1.701ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 7.145 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.637ns (routing 0.836ns, distribution 1.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.701     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y138        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.637     7.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[13]/C
                         clock pessimism              0.227     7.373    
                         clock uncertainty           -0.064     7.309    
    SLICE_X79Y138        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     7.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[13]
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.114ns (6.574%)  route 1.620ns (93.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 7.139 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.631ns (routing 0.836ns, distribution 1.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.620     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.631     7.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[12]/C
                         clock pessimism              0.228     7.367    
                         clock uncertainty           -0.064     7.303    
    SLICE_X79Y137        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     7.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[12]
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.114ns (6.574%)  route 1.620ns (93.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 7.139 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.631ns (routing 0.836ns, distribution 1.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.620     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y137        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.631     7.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[13]/C
                         clock pessimism              0.228     7.367    
                         clock uncertainty           -0.064     7.303    
    SLICE_X79Y137        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     7.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[13]
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.114ns (7.692%)  route 1.368ns (92.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 7.145 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.637ns (routing 0.836ns, distribution 1.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.368     0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.637     7.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[14]/C
                         clock pessimism              0.227     7.373    
                         clock uncertainty           -0.064     7.309    
    SLICE_X79Y144        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     7.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[14]
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.114ns (8.255%)  route 1.267ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 7.065 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.557ns (routing 0.836ns, distribution 1.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.267     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.557     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.210     7.275    
                         clock uncertainty           -0.064     7.211    
    SLICE_X75Y165        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     7.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.114ns (8.255%)  route 1.267ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 7.065 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.557ns (routing 0.836ns, distribution 1.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.267     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.557     7.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.210     7.275    
                         clock uncertainty           -0.064     7.211    
    SLICE_X75Y165        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     7.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.114ns (8.321%)  route 1.256ns (91.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 7.071 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.944ns (routing 0.909ns, distribution 2.035ns)
  Clock Net Delay (Destination): 2.563ns (routing 0.836ns, distribution 1.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.944    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X79Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=257, routed)         1.256     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       2.563     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.210     7.281    
                         clock uncertainty           -0.064     7.217    
    SLICE_X75Y164        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     7.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  6.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.275ns (routing 0.435ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.483ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.275    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.499    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X70Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.194    -0.456    
    SLICE_X70Y161        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005    -0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.275ns (routing 0.435ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.483ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.275    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.499    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X70Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.194    -0.456    
    SLICE_X70Y161        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005    -0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.275ns (routing 0.435ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.483ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.275    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139    -0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X70Y161        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.499    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X70Y161        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.194    -0.456    
    SLICE_X70Y161        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    -0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.283ns (routing 0.435ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.483ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.283    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X72Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.152    -0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X71Y164        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.483    -0.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.194    -0.473    
    SLICE_X71Y164        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005    -0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.283ns (routing 0.435ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.483ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.283    -0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X72Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.152    -0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X71Y164        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.483    -0.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.194    -0.473    
    SLICE_X71Y164        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005    -0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.048ns (21.239%)  route 0.178ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.275ns (routing 0.435ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.483ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.275    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178    -0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X69Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.499    -0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X69Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.194    -0.456    
    SLICE_X69Y159        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    -0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.275ns (routing 0.435ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.483ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.275    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X69Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.501    -0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X69Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.194    -0.454    
    SLICE_X69Y159        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005    -0.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.275ns (routing 0.435ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.483ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.275    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X69Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.501    -0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X69Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.194    -0.454    
    SLICE_X69Y159        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005    -0.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.275ns (routing 0.435ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.483ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.275    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X69Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.501    -0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X69Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.194    -0.454    
    SLICE_X69Y159        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005    -0.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.275ns (routing 0.435ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.483ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.275    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X71Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y160        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181    -0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X69Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=46057, routed)       1.501    -0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X69Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.194    -0.454    
    SLICE_X69Y159        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005    -0.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.328ns (20.123%)  route 1.302ns (79.877%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 36.317 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.309ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.884     5.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y167        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.838    36.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y167        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.501    36.818    
                         clock uncertainty           -0.035    36.783    
    SLICE_X78Y167        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.701    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                 31.100    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.328ns (20.449%)  route 1.276ns (79.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.309ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.858     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.843    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.501    36.823    
                         clock uncertainty           -0.035    36.788    
    SLICE_X78Y164        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    36.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.328ns (20.449%)  route 1.276ns (79.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.309ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.858     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.843    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.501    36.823    
                         clock uncertainty           -0.035    36.788    
    SLICE_X78Y164        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    36.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.328ns (20.449%)  route 1.276ns (79.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.309ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.858     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.843    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.501    36.823    
                         clock uncertainty           -0.035    36.788    
    SLICE_X78Y164        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    36.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.328ns (20.449%)  route 1.276ns (79.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.309ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.858     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.843    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.501    36.823    
                         clock uncertainty           -0.035    36.788    
    SLICE_X78Y164        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    36.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.328ns (20.449%)  route 1.276ns (79.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.309ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.858     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.843    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.501    36.823    
                         clock uncertainty           -0.035    36.788    
    SLICE_X78Y164        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    36.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.328ns (20.449%)  route 1.276ns (79.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.309ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.858     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.843    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.501    36.823    
                         clock uncertainty           -0.035    36.788    
    SLICE_X78Y164        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    36.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.131ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.328ns (20.449%)  route 1.276ns (79.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.322 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.309ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.858     5.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.843    36.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.501    36.823    
                         clock uncertainty           -0.035    36.788    
    SLICE_X78Y164        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    36.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 31.131    

Slack (MET) :             31.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.328ns (21.354%)  route 1.208ns (78.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 36.321 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.309ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.790     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.842    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.501    36.822    
                         clock uncertainty           -0.035    36.787    
    SLICE_X78Y162        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                 31.198    

Slack (MET) :             31.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.328ns (21.354%)  route 1.208ns (78.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 36.321 - 33.000 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.103ns (routing 0.335ns, distribution 1.768ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.309ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.785     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         2.103     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.204     4.291    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X85Y147        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.214     4.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X85Y149        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.790     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X78Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.404    34.404    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.842    36.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X78Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.501    36.822    
                         clock uncertainty           -0.035    36.787    
    SLICE_X78Y162        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    36.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.705    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                 31.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.142ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X69Y163        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.016     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X69Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.436     1.744    
    SLICE_X69Y163        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.142ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X69Y163        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.016     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X69Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.436     1.744    
    SLICE_X69Y163        FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.005     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.142ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X69Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.016     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X69Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.436     1.744    
    SLICE_X69Y163        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.142ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X69Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.016     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X69Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.436     1.744    
    SLICE_X69Y163        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.142ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X69Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.016     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X69Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.436     1.744    
    SLICE_X69Y163        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.142ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.138     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X69Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.016     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X69Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.436     1.744    
    SLICE_X69Y163        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.142ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X69Y163        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.018     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X69Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.436     1.746    
    SLICE_X69Y163        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.142ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X69Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.018     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X69Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.436     1.746    
    SLICE_X69Y163        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.142ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X69Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.018     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X69Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.436     1.746    
    SLICE_X69Y163        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      0.849ns (routing 0.127ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.142ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.827     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         0.849     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X70Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X69Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.133     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=559, routed)         1.018     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X69Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.436     1.746    
    SLICE_X69Y163        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.142    





