{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"\u4e3b\u9875","text":""},{"location":"#_1","title":"\u6b22\u8fce\u6765\u5230\u6211\u7684\u535a\u5ba2\u7f51","text":"<p>\u8fd9\u91cc\u662f\u6211\u7684\u4e2a\u4eba\u535a\u5ba2\u7f51\uff0cPisceshub\u662f\u6211\u5e38\u7528\u7684\u8d26\u53f7\u540d(\u6e90\u4e8e\u53cc\u9c7c\u5ea7)\uff0c\u5728\u8fd9\u91cc,\u6211\u5c06\u4e0d\u5b9a\u671f\u7684\u5206\u4eab\u6211\u7684obsidian\u7684\u7b14\u8bb0\u3002</p> <p>\u4e3b\u8981\u5305\u542b\u6211\u7684\u4ecb\u7ecd\u3001\u6280\u672f\u7b14\u8bb0\u3001\u641c\u96c6\u7684\u7535\u8111\u4f7f\u7528\u5de5\u5177\u7684\u201c\u6280\u5de7\u201d\u3001\u5206\u4eab\u9605\u8bfb\u7684\u6587\u7ae0\u3001\u4ee5\u53ca\u611f\u609f\u7b49\u5185\u5bb9\u3002</p> <p>\u7531\u4e8e\u5f88\u591a\u8f6f\u4ef6\u5bf9\u4e2d\u6587\u7684\u652f\u6301\u4e0d\u592a\u597d\uff0c\u90e8\u5206\u6807\u9898\u5185\u5bb9\u53ef\u80fd\u4f1a\u91c7\u7528\u82f1\u6587\uff0c\u800c\u5185\u5bb9\u4e0a\u5c3d\u53ef\u80fd\u5730\u91c7\u7528\u4e2d\u6587\u6765\u9648\u8ff0\uff0c\u5e0c\u671b\u5927\u5bb6\u66f4\u591a\u7684\u5173\u6ce8\u5185\u5bb9\u672c\u8eab\u800c\u4e0d\u53d7\u8bed\u8a00\u7684\u56f0\u6270\u3002\u5f53\u7136\u5efa\u8bae\u67e5\u770b\u539f\u8457\u83b7\u53d6\u4fe1\u606f(\u7279\u522b\u662f\u9488\u5bf9\u5b66\u672f\u6027\u5185\u5bb9)\uff0c\u672c\u7ad9\u6587\u7ae0\u4e2d\u6211\u4e5f\u4f1a\u5c3d\u53ef\u80fd\u5730\u52a0\u5165\u539f\u8457\u94fe\u63a5\u3002</p>"},{"location":"#0","title":"0. \u672c\u7f51\u7ad9","text":"<p>\u672c\u9875\u5185\u5bb9\uff0c\u53ef\u4ee5\u5ffd\u7565\u3002</p>"},{"location":"#1","title":"1. \u535a\u5ba2","text":"<p>\u8be5\u6587\u7ae0\u4e3b\u8981\u7528\u4e8e\u5199\u4e00\u4e9b\u6280\u672f\u7c7b\u535a\u5ba2\u6587\u7ae0\uff0c\u63a8\u8350\u67e5\u770b\u3002</p>"},{"location":"#2","title":"2. \u6700\u8fd1\u66f4\u65b0","text":"<p>\u8be5\u6587\u7ae0\u4e3b\u8981\u7528\u4e8e\u603b\u7ed3\u8bb0\u5f55\u6700\u8fd1\u66f4\u65b0\u7684\u6587\u7ae0\uff0c\u63a8\u8350\u67e5\u770b\u3002</p>"},{"location":"#3","title":"3. \u5173\u4e8e\u6211","text":"<p>\u8be5\u6587\u7ae0\u4e3b\u8981\u4ecb\u7ecd\u6211\u4e2a\u4eba\u7684\u4e00\u4e9b\u60c5\u51b5\uff0c\u53ef\u4ee5\u5ffd\u7565\u3002</p>"},{"location":"#4","title":"4. \u6d4b\u8bd5\u6587\u4ef6","text":"<p>\u8be5\u6587\u7ae0\u4e3b\u8981\u7528\u4e8e\u4e00\u4e9b\u4ee3\u7801\u7684\u6d4b\u8bd5\u8fd0\u884c\u548c\u6587\u6863\u7684\u6392\u7248\uff0c\u53ef\u4ee5\u5ffd\u7565\u3002</p> <p>\u5f53\u7136\uff0c\u6b64\u7f51\u7ad9\u535a\u5ba2\u5185\u5bb9\u662f\u6211\u81ea\u5df1\u7f16\u5199\u603b\u7ed3\u7684\uff0c\u76ee\u7684\u662f\uff1a\u7b2c\u4e00\u662f\u65b9\u4fbf\u81ea\u5df1\u56de\u987e\u81ea\u5df1\u6240\u5b66\u7684\u5185\u5bb9\uff0c\u7b2c\u4e8c\u662f\u5e0c\u671b\u628a\u6240\u5b66\u7684\u4e1c\u897f\uff0c\u6211\u89c9\u5f97\u6bd4\u8f83\u597d\u7684\u90e8\u5206\u5206\u4eab\u7ed9\u5927\u5bb6\u3002\u7b2c\u4e09\u662f\u5e0c\u671b\u628a\u6211\u7684\u4e00\u4e9b\u4e0d\u6210\u719f\u7684\u60f3\u6cd5\u5206\u4eab\u51fa\u6765\uff0c\u5e0c\u671b\u9ad8\u4eba\u6307\u70b9\u4e00\u756a\u3002</p> <p>\u4ee5\u4e0a\u6280\u672f\u90e8\u5206\u5185\u5bb9\u53ef\u80fd\u5b58\u5728\u6f0f\u6d1e\u6216\u8005\u4e0d\u6b63\u786e\u7684\u5730\u65b9\uff0c\u671b\u5927\u5bb6\u4e0d\u541d\u8d50\u6559\u3002\u8fd8\u6709\u90e8\u5206\u9057\u5931\u4e86\u5f53\u65f6\u5b66\u4e60\u7684\u94fe\u63a5\u4e86\u3002\u5982\u6709\u4fb5\u6743\u8bf7\u90ae\u4ef6\u8054\u7cfb\u6211\u4f1a\u5220\u9664\u3002</p> <p>\u60a8\u53ef\u4ee5\u5728\u8fd9\u4e9b\u5730\u65b9\u627e\u5230\u6211\u7684\u8e2a\u8ff9\uff1a </p> <ul> <li>\u4e2a\u4eba\u7f51\u7ad9\uff1aPisceshub</li> <li>\u6211\u7684github\uff0c\u8fd9\u91cc\u662f\u6211\u7684gihub\uff0c\u6b22\u8fce\u5173\u6ce8\u3002  </li> </ul> <p>\u60a8\u4e5f\u53ef\u4ee5\u8fd9\u6837\u8054\u7cfb\u6211\uff1a</p> <ul> <li>email: xugx00@stu.xjtu.edu.cn </li> </ul> <p>\u8be5\u7f51\u7ad9\u57fa\u4e8egithub pages\u548cmkdocs\u5b8c\u6210\u642d\u5efa   </p> <p> </p>"},{"location":"Update/","title":"\u6700\u8fd1\u66f4\u65b0","text":"<p>\u6700\u8fd1\u66f4\u65b0:</p> <ul> <li>\u4ecb\u7ecd\u5982\u4f55\u4f7f\u7528Vscode\u6765\u5feb\u901f\u7f16\u8f91verilog\u4ee3\u7801</li> <li>\u5176\u4ed6\u8f6f\u4ef6</li> </ul> <p>\u4ee5\u524d\u7684\u5185\u5bb9\uff1a</p> <ul> <li>\u5173\u4e8e\u6211</li> <li>\u57fa\u4e8emkdocs\u642d\u5efa\u4e2a\u4eba\u7f51\u7ad9</li> <li>python\u73af\u5883\u8bbe\u7f6e</li> <li>\u6587\u5b57\u7f16\u8f91\u7c7b</li> <li>\u6709\u8da3\u7684\u8f6f\u4ef6</li> <li>\u6211\u7684\u535a\u5ba2</li> </ul> <p>\u4e3b\u9875</p>"},{"location":"manuscript/00_test/test/","title":"\u6d4b\u8bd5\u6587\u4ef61","text":""},{"location":"manuscript/00_test/test/#_1","title":"\u6d4b\u8bd5\u4e00\u4e0b\u529f\u80fd\u548c\u4f7f\u7528","text":""},{"location":"manuscript/00_test/test/#_2","title":"\u6307\u5bfc\uff1a","text":"<p>Changing the colors - Material for MkDocs..</p>"},{"location":"manuscript/00_test/test/#welcome-to-mkdocs","title":"Welcome to MkDocs","text":"<p>For full documentation visit mkdocs.org.</p>"},{"location":"manuscript/00_test/test/#commands","title":"Commands","text":"<ul> <li><code>mkdocs new [dir-name]</code> - Create a new project.</li> <li><code>mkdocs serve</code> - Start the live-reloading docs server.</li> <li><code>mkdocs build</code> - Build the documentation site.</li> <li><code>mkdocs -h</code> - Print help message and exit.</li> </ul>"},{"location":"manuscript/00_test/test/#project-layout","title":"Project layout","text":"<pre><code>mkdocs.yml    # The configuration file.\ndocs/\n    index.md  # The documentation homepage.\n    ...       # Other markdown pages, images and other files.\n</code></pre>"},{"location":"manuscript/00_test/test/#latex","title":"latex\u516c\u5f0f\u6d4b\u8bd5\uff1a","text":"<p>\\(\\cot \\iint\\limits_{}^{}\\)</p>"},{"location":"manuscript/00_test/test/#_3","title":"\u4ee3\u7801\u9ad8\u4eae","text":"demo.py<pre><code>def sayhi():\nreturn \"hi,Python\u5168\u6808\u5f00\u53d1\" # (1)\n</code></pre> <ol> <li>\u81ea\u7531\u6ce8\u91ca\u5185\u5bb9</li> </ol>"},{"location":"manuscript/00_test/test/#_4","title":"\u63d0\u793a\u6846\u6d4b\u8bd5","text":"<p>\u8fd9\u662f note \u7c7b\u578b\u7684\u63d0\u793a\u6846</p> <p>\u63d0\u793a\uff1a\u66f4\u591a\u7cbe\u5f69\u5185\u5bb9\u8bb0\u5f97\u5173\u6ce8\u6211\u554a</p> <p>\u8fd9\u662f success \u7c7b\u578b\u7684\u63d0\u793a\u6846</p> <p>\u6210\u529f\uff01</p> <p>\u8fd9\u662f failure \u7c7b\u578b\u7684\u63d0\u793a\u6846</p> <p>\u5931\u8d25\uff01</p> <p>\u8fd9\u662f bug \u7c7b\u578b\u7684\u63d0\u793a\u6846</p> <p>\u53d1\u73b0\u4e00\u4e2a bug\uff0c\u8bf7\u5c3d\u5feb\u4fee\u590d\uff01</p> <p>!  obsidian\u6682\u65f6\u4e0d\u652f\u6301\u8fd9\u4e2a</p>"},{"location":"manuscript/00_test/test/#_5","title":"\u590d\u5236\u7c98\u8d34\u56fe\u7247\uff1a","text":"<p>\u672c\u6587\u603b\u9605\u8bfb\u91cf\u6b21</p>"},{"location":"manuscript/01_my_inf/about_me/","title":"About_me","text":""},{"location":"manuscript/01_my_inf/about_me/#_1","title":"\u57fa\u672c\u60c5\u51b5\uff1a","text":"<p>\u5e7f\u5143\u4eba\u3001\u5b66\u5403\u559d\u73a9\u4e50\u90fd\u6cbe\u70b9\u513f\u3002</p>"},{"location":"manuscript/01_my_inf/about_me/#_2","title":"\u6c42\u5b66\u8def\uff1a","text":"<p>\ud83d\udc47\u671d\u5929\u5c0f\u5b66 \ud83d\udc47\u671d\u5929\u4e8c\u5c0f(\u5730\u9707\u540e)  \ud83d\udc47\u4e4b\u6c5f\u4e2d\u5b66 \ud83d\udc47\u6c5f\u6cb9\u4e2d\u5b66 \ud83d\udc47\u5357\u660c\u5927\u5b66\u9ad8\u7b49\u7814\u7a76\u9662\u672c\u7855\u5b9e\u9a8c\u73ed17\u7ea7\u672c\u79d1 \ud83d\udc49\u897f\u5b89\u4ea4\u901a\u5927\u5b66\u5fae\u7535\u5b50\u5b66\u9662S1227\u73ed21\u7ea7\u5728\u8bfb\u7855\u58eb   </p> <p>\u671d\u5929-&gt;\u5e7f\u5143-&gt;\u7ef5\u9633(\u6c5f\u6cb9)-&gt;\u6c5f\u897f(\u5357\u660c)-&gt;\u9655\u897f(\u897f\u5b89)  </p>"},{"location":"manuscript/01_my_inf/about_me/#_3","title":"\u6742\u5b66\u4e0d\u7cbe\uff0c\u8015\u8018\u4e0d\u6b62\uff1a","text":"<p>\u5165\u95e8\u7ea7ICer\uff0c \u5165\u95e8\u7ea7DLer\uff0c \u5165\u95e8\u7ea7Simer\uff0c \u5165\u95e8\u7ea7...</p> <p>\u603b\u559c\u6b22\u6363\u9f13\u4e9b\u73a9\u610f\u513f\u3001\u68a6\u60f3\u662f\u50cf\u7a1a\u6656\u541b\u90a3\u6837\u5168\u624d\u3002</p> <p>\u6b22\u8fce\u67e5\u770b\u6211\u7684blog\uff01\uff01</p>"},{"location":"manuscript/01_my_inf/about_me/#_4","title":"\u5927\u6c5f\u5357\u5317\uff1a","text":"<p>\u53bb\u8fc7\u7684\u5730\u65b9\uff1a\u6c42\u5b66\u8def + \u6210\u90fd\u3001\u4e0a\u6d77\u3001\u666f\u5fb7\u9547...  </p> <p>\u4ee5\u540e\u60f3\u53bb:\u5317\u4eac\u3001\u4e0a\u6d77\u3001\u5e7f\u5dde\u3001\u6210\u90fd\u3001\u897f\u5b89\u3001\u91cd\u5e86\u3001\u6b66\u6c49\u3001\u957f\u6c99...  </p>"},{"location":"manuscript/01_my_inf/about_me/#_5","title":"\u6307\u5bfc\u6211\u4eba\u751f\u7684\u8bdd\u8bed\uff1a","text":"<p>\u6821\u8bad\uff1a</p> <ul> <li>\u4ece\u6c5f\u9ad8\u8d77\u98de\u3001\u5fc3\u7cfb\u7956\u56fd\u3001\u540c\u5b66\u5929\u4e0b\u3001\u5171\u6258\u672a\u6765\u3002\uff08\u6c5f\u6cb9\u4e2d\u5b66\u6821\u8bad\uff09  </li> <li>\u683c\u7269\u81f4\u65b0\uff0c\u539a\u5fb7\u6cfd\u4eba(\u5357\u660c\u5927\u5b66\u6821\u8bad)  </li> <li>\u7cbe\u52e4\u6c42\u5b66\uff0c\u6566\u7b03\u52b1\u5fd7\uff0c\u679c\u6bc5\u529b\u884c\uff0c\u5fe0\u6055\u4efb\u4e8b(\u897f\u5b89\u4ea4\u901a\u5927\u5b66\u6821\u8bad)</li> </ul> <p>\u8d35\u4eba\u8a00\uff1a  </p> <ul> <li>\u60f3\u8981\u6210\u4e3a\u4f18\u79c0\u7684\u4eba\u5c31\u5fc5\u987b\u5f97\u8ddf\u4f18\u79c0\u7684\u4eba\u6df7\u5728\u4e00\u8d77\u3002(\u521d\u4e2d\u6f14\u8bb2\u8005\u5f20\u98de)  </li> <li>\u6211\u8981\u5230\u54ea\u91cc\u53bb\uff1f\u6211\u600e\u6837\u5230\u8fbe\u90a3\u91cc\uff1f\u6211\u5982\u4f55\u786e\u5b9a\u5df2\u7ecf\u5230\u8fbe\u90a3\u91cc\uff1f\uff08\u521d\u4e09\u8bed\u6587\u8001\u5e08\u6768\u4ece\u519b\uff09</li> </ul>"},{"location":"manuscript/03_blog/My_blog/","title":"\u6211\u7684\u535a\u5ba2","text":""},{"location":"manuscript/03_blog/My_blog/#1vscodeverilog","title":"1.\u4ecb\u7ecd\u5982\u4f55\u4f7f\u7528Vscode\u6765\u5feb\u901f\u7f16\u8f91verilog\u4ee3\u7801","text":"<p>\u8be5\u6587\u7ae0\u8bb2\u8ff0\u5982\u4f55\u7528vscode\u7f16\u8f91\u5668\u6765\u5feb\u901f\u5b9e\u73b0\u81ea\u5b9a\u4e49verilog\u4ee3\u7801\u7f16\u5199\uff0c\u53ef\u4ee5\u6839\u636e\u81ea\u5df1\u9700\u8981\u6765\u7ee7\u7eed\u81ea\u5b9a\u4e49\u4ee3\u7801\u8865\u5168\u5185\u5bb9\u3002\u9488\u5bf9verilog\u8fd9\u79cd\u642d\u79ef\u6728\u5f0f\u4ee3\u7801\u6784\u5efa\u826f\u597d\u5730\u7f16\u7a0b\u98ce\u683c\u548c\u4e60\u60ef\u3002</p>"},{"location":"manuscript/03_blog/My_blog/#2-my_website","title":"2. My_Website\u7f51\u7ad9\u642d\u5efa","text":"<p>\u8be5\u6587\u7ae0\u8bb2\u8ff0\u5982\u4f55\u7528github\u5e73\u53f0\u7684pages\u4ee5\u53camkdocs\u6765\u6784\u5efa\u4e2a\u4eba\u9759\u6001\u535a\u5ba2\u7f51\uff0c\u6784\u5efa\u8fd9\u6837\u7684\u7f51\u7ad9\u597d\u5904\u662f\uff0c\u53ef\u4ee5\u5feb\u901f\u7684\u5206\u4eab\u4e00\u4e9b\u4e2a\u4eba\u6784\u5efa\u7684\u6587\u5b57\u4ee3\u7801\u5185\u5bb9\uff0c\u5f53\u7136\u5176\u4ed6\u5982CSDN\u3001github\u3001\u8fd8\u6709bilibili\u7b49\u7b49\u90fd\u53ef\u4ee5\u5b9e\u73b0\uff0c\u4f46\u501f\u52a9\u4e2a\u4eba\u7f51\u7ad9\u4e0eobsidian\u7b14\u8bb0\u8f6f\u4ef6\u80fd\u591f\u5feb\u901f\u4e0a\u4f20\u5185\u5bb9\u4e14\u4e0e\u672c\u5730\u4e00\u81f4\u3002\u5728\u6b64\u4e5f\u5f3a\u70c8\u63a8\u8350\u4e00\u4e0bobsidian\u7b14\u8bb0\u672c\uff0c\u53ef\u73a9\u6027\u6bd4\u8f83\u9ad8\u3002</p>"},{"location":"manuscript/03_blog/My_blog/#3-python","title":"3. python\u73af\u5883\u8bbe\u7f6e","text":"<p>\u8be5\u6587\u7ae0\u8bb2\u8bc9python\u5173\u4e8e\u73af\u5883\u8bbe\u7f6e\u7684\u5e38\u89c1\u547d\u4ee4\u3002\uff08\u4e3b\u8981\u662f\u6784\u5efa\u865a\u62df\u73af\u5883\uff0c\u4ee5\u89e3\u51b3\u73af\u5883\u5185\u5b89\u88c5\u5e93\u76f8\u4e92\u95f4\u4e0d\u517c\u5bb9\u7684\u95ee\u9898\u3002\u8bb0\u4f4f\uff01\u4e0d\u786e\u5b9a\u7684pip\u5b89\u88c5\u5e93\u5c3d\u91cf\u5148\u65b0\u5efa\u73af\u5883\u8bd5\u5b89\u88c5\uff09</p>"},{"location":"manuscript/03_blog/My_blog/#4","title":"4. \u90a3\u4e9b\u6709\u8da3\u7684\u8f6f\u4ef6","text":"<p>\u8be5\u6587\u7ae0\u7f57\u5217\u4e00\u4e9b\u7535\u8111\u4e0a\u5e38\u7528\u7684\u6bd4\u8f83\u597d\u7528\u7684\u8f6f\u4ef6\u3002</p> <p>\u5176\u4ed6\u6316\u7684\u5751\u6211\u540e\u9762\u6709\u65f6\u95f4\u518d\u6162\u6162\u586b\u5427\u3002</p>"},{"location":"manuscript/03_blog/001_IC_csdn/HDLbit%E5%88%B7%E9%A2%98%E4%BB%A3%E7%A0%81/","title":"Verilog\u7ec3\u4e60\u7684HDLBits\u7f51\u7ad9\u4ee3\u7801","text":"<p>\u8be5\u4ee3\u7801\u5927\u591a\u6570\u4e3a\u6211\u521d\u5b66\u7ec3\u4e60\u65f6\u7684\u8bb0\u5f55\uff0c\u90e8\u5206\u53c2\u8003\u4e86\u5176\u4ed6\u7f51\u7ad9\u7684\u4ee3\u7801\u3002\u9650\u4e8e\u5f53\u65f6\u672c\u4eba\u6c34\u5e73\u6709\u9650\uff0c\u540e\u9762\u6709\u65f6\u95f4\u6211\u4f1a\u7ed9\u8be5\u4ee3\u7801\u6dfb\u52a0\u66f4\u591a\u6ce8\u91ca\u5185\u5bb9\u3002\u53e6\u5916\uff0c\u5efa\u8bae\u5927\u5bb6\u8fd8\u662f\u4f7f\u7528\u82f1\u8bed\u5907\u6ce8(\u4e2d\u6587\u5f88\u591a\u5730\u65b9\u5b58\u5728\u7f16\u7801\u95ee\u9898)\u3002</p> <p>\u8fd8\u5269\u6700\u540e\u51e0\u9053\u9898\u6211\u6ca1\u6709\u505a\uff0c\u5927\u5bb6\u53ef\u4ee5\u4e0d\u7528\u5237\u5b8c\uff0c\u4e3b\u8981\u662f\u7ec3\u4e60\u7f16\u5199\u7684\u98ce\u683c\u548c\u7406\u89e3\u89e3\u9898\u601d\u8def\u3002\u5efa\u8bae\u521d\u5b66\u8005\u53ef\u4ee5\u5148\u770b\u6211\u7684\u4ecb\u7ecd\u5982\u4f55\u4f7f\u7528Vscode\u6765\u5feb\u901f\u7f16\u8f91verilog\u4ee3\u7801\uff0c\u6765\u5feb\u901f\u5b8c\u6210\u4e00\u4e9b\u975e\u5fc5\u8981\u7684\u4ee3\u7801\u7f16\u5199\u3002</p> <p>\u8fd9\u91cc\u662fHDLBits\u7684verilog\u6587\u4ef6</p> <p>\u6e90\u4ee3\u7801\u5982\u4e0b\uff1a</p> <pre><code>//7458\nmodule top_module ( input p1a, p1b, p1c, p1d, p1e, p1f,\noutput p1y,\ninput p2a, p2b, p2c, p2d,\noutput p2y );\nwire p2a_and_p2b;\nwire p2c_and_p2d;\nwire p1a_and_p1c_and_p1b;\nwire p1f_and_p1e_and_p1d;\nassign p2a_and_p2b = p2a &amp; p2b;\nassign p2c_and_p2d = p2c &amp; p2d;\nassign p1a_and_p1c_and_p1b = p1a &amp; p1c &amp; p1b;\nassign p1f_and_p1e_and_p1d = p1f &amp; p1e &amp; p1d;\nassign p2y = p2a_and_p2b | p2c_and_p2d;\nassign p1y = p1a_and_p1c_and_p1b |p1f_and_p1e_and_p1d;\nendmodule\n//vector0\nmodule top_module ( input wire [2:0] vec,\noutput wire [2:0] outv,\noutput wire o2,\noutput wire o1,\noutput wire o0  ); // Module body starts after module declaration\nassign outv = vec;\nassign o0 = vec[0];\nassign o1 = vec[1];\nassign o2 = vec[2];\nendmodule\n//vector1\n`default_nettype none     // Disable implicit nets. Reduces some types of bugs.\nmodule top_module( input wire [15:0] in,\noutput wire [7:0] out_hi,\noutput wire [7:0] out_lo );\nassign out_hi = in[15:8];\nassign out_lo = in[7:0];\nendmodule\n//vector2\nmodule top_module( input [31:0] in,\noutput [31:0] out );//\n// assign out[31:24] = ...;\nassign out = {in[7:0],in[15:8],in[23:16],in[31:24]};\nendmodule\n//vectorgates\nmodule top_module( input [2:0] a,\ninput [2:0] b,\noutput [2:0] out_or_bitwise,\noutput out_or_logical,\noutput [5:0] out_not\n);\nassign out_or_bitwise = a|b;\nassign out_or_logical = a||b;\nassign out_not = ~{b,a};\nendmodule\n//gates4\nmodule top_module( input [3:0] in,\noutput out_and,\noutput out_or,\noutput out_xor\n);\nassign out_and = &amp;in;\nassign out_or = |in;\nassign out_xor = ^in;\nendmodule\n//vector3\nmodule top_module (\ninput [4:0] a, b, c, d, e, f,\noutput [7:0] w, x, y, z );//\n// assign { ... } = { ... };\nassign w = {a,b[4:2]};//5+3\nassign x = {b[1:0],c,d[4]};//2+5+1\nassign y = {d[3:0],e[4:1]};//4+4\nassign z = {e[0],f[4:0],2'b11};//1+5+2\nendmodule\n//vectorr\nmodule top_module( input [7:0] in,\noutput [7:0] out\n);\nassign out = {in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7]};\nendmodule\n//vector4\nmodule top_module (\ninput [7:0] in,\noutput [31:0] out );//\n// assign out = { replicate-sign-bit , the-input };\nassign out = {{24{in[7]}},in[7:0]};\nendmodule\n//vector5\nmodule top_module (\ninput a, b, c, d, e,\noutput [24:0] out );//\n// The output is XNOR of two vectors created by \n// concatenating and replicating the five inputs.\n// assign out = ~{ ... } ^ { ... };\nassign out = ~{{5{a}},{5{b}},{5{c}},{5{d}},{5{e}}}^{5{a,b,c,d,e}};\nendmodule\n//module\nmodule top_module ( input a, input b, output out );\nmod_a mod_a_u(a,b,out);\nendmodule\n//module_pos\nmodule top_module ( input a, input b, input c,\ninput d,\noutput out1,\noutput out2\n);\nmod_a mod_a_u(out1,out2,a,b,c,d);\nendmodule\n//module_name\nmodule top_module ( input a, input b, input c,\ninput d,\noutput out1,\noutput out2\n);\nmod_a mod_a_u(\n.in1(a),\n.in2(b),\n.in3(c),\n.in4(d),\n.out1(out1),\n.out2(out2)\n);\nendmodule\n//module_shift\nmodule top_module ( input clk, input d, output q );\nwire q1;\nwire q2;\nmy_dff my_dff_u1(clk,d,q1);\nmy_dff my_dff_u2(clk,q1,q2);\nmy_dff my_dff_u3(clk,q2,q);\nendmodule\n//module_shift8\nmodule top_module ( input clk, input [7:0] d, input [1:0] sel, output [7:0] q );\nwire [7:0] q1;\nwire [7:0] q2;\nwire [7:0] q3;\nmy_dff8 my_dff_u1(clk,d,q1);\nmy_dff8 my_dff_u2(clk,q1,q2);\nmy_dff8 my_dff_u3(clk,q2,q3);\nalways@(*)begin\ncase (sel)\n2'b11:q = q3;\n2'b10:q = q2;\n2'b01:q = q1;\n2'b00:q = d;\nendcase\nend\nendmodule\n//module_add\nmodule top_module(\ninput [31:0] a,\ninput [31:0] b,\noutput [31:0] sum\n);\nwire cout1;\nwire cout2;\nadd16 add16_u1(a[15:0],b[15:0],0,sum[15:0],cout1);\nadd16 add16_u2(a[31:16],b[31:16],cout1,sum[31:16],cout2);\nendmodule\n//module_fadd\nmodule top_module (\ninput [31:0] a,\ninput [31:0] b,\noutput [31:0] sum\n);//\nendmodule\nmodule add1 ( input a, input b, input cin,   output sum, output cout );\n// Full adder module here\nassign sum = a^b^cin;\nassign cout = (a&amp;b)|(a^b)&amp;cin);\nendmodule\n//module_cseladd\nmodule top_module(\ninput [31:0] a,\ninput [31:0] b,\noutput [31:0] sum\n);\nwire cout1;\nwire cout2;\nwire [31:0] sum1;\nadd16 add16_u1(a[15:0],b[15:0],0,sum[15:0],cout1);\nadd16 add16_u2(a[31:16],b[31:16],0,sum1[31:16],cout2);\nadd16 add16_u3(a[31:16],b[31:16],1,sum1[15:0],cout2);\nassign sum = cout1? {sum1[15:0],sum[15:0]}:{sum1[31:16],sum[15:0]};\nendmodule\n//module_addsub\nmodule top_module(\ninput [31:0] a,\ninput [31:0] b,\ninput sub,\noutput [31:0] sum\n);\nwire [31:0] b_sub;\nassign b_sub = {32{sub}}^b;\nwire cout1;\nwire cout2;\nadd16 add16_u1(a[15:0],b_sub[15:0],sub,sum[15:0],cout1);\nadd16 add16_u2(a[31:16],b_sub[31:16],cout1,sum[31:16],cout2);\nendmodule\n// Alwaysblock1\nmodule top_module(\ninput a, input b,\noutput wire out_assign,\noutput reg out_alwaysblock\n);\nassign out_assign = a&amp;b;\nalways@(*)begin\nout_alwaysblock = a&amp;b;\nend\nendmodule\n// Alwaysblock2\nmodule top_module(\ninput clk,\ninput a,\ninput b,\noutput wire out_assign,\noutput reg out_always_comb,\noutput reg out_always_ff   );\nassign out_assign = a^b;\nalways@(*)begin\nout_always_comb =a^b;\nend\nalways@(posedge clk)begin\nout_always_ff &lt;= a^b;\nend\nendmodule\n//Always if\nmodule top_module(\ninput a,\ninput b,\ninput sel_b1,\ninput sel_b2,\noutput wire out_assign,\noutput reg out_always   ); assign out_assign = ({sel_b1,sel_b2}==2'b11)?b:a;\nalways@(*)\nbegin\nif({sel_b1,sel_b2}==2'b11)\nout_always&lt;=b;\nelse\nout_always&lt;=a;\nend\nendmodule\n//Always if2\nmodule top_module (\ninput      cpu_overheated,\noutput reg shut_off_computer,\ninput      arrived,\ninput      gas_tank_empty,\noutput reg keep_driving  ); //\nalways @(*) begin\nif (cpu_overheated)\nshut_off_computer = 1;\nelse\nshut_off_computer = 0;\nend\nalways @(*) begin\nif (~arrived)\nkeep_driving = ~gas_tank_empty;\nelse\nkeep_driving = 0;\nend\nendmodule\n// //always_case\nmodule top_module ( input [2:0] sel, input [3:0] data0,\ninput [3:0] data1,\ninput [3:0] data2,\ninput [3:0] data3,\ninput [3:0] data4,\ninput [3:0] data5,\noutput reg [3:0] out   );//\nalways@(*) begin  // This is a combinational circuit\ncase(sel)\n3'd0: out = data0;\n3'd1: out = data1;\n3'd2: out = data2;\n3'd3: out = data3;\n3'd4: out = data4;\n3'd5: out = data5;\ndefault:out = data0;\nendcase\nend\nendmodule\n//Always case2\nmodule top_module (\ninput [3:0] in,\noutput reg [1:0] pos  );\nalways@(*)\ncase(in)\n4'b0000:    pos = 2'd0;      //0        0 \n4'b0001:    pos = 2'd0;      //1        0\n4'b0010:    pos = 2'd1;      //2        1\n4'b0011:    pos = 2'd0;      //3        0\n4'b0100:    pos = 2'd2;      //4        2\n4'b0101:    pos = 2'd0;      //5        0\n4'b0110:    pos = 2'd1;      //6        1\n4'b0111:    pos = 2'd0;      //7        0\n4'b1000:    pos = 2'd3;      //8        3\n4'b1001:    pos = 2'd0;      //9        0\n4'b1010:    pos = 2'd1;      //10       1\n4'b1011:    pos = 2'd0;      //11       0\n4'b1100:    pos = 2'd2;      //12       2\n4'b1101:    pos = 2'd0;      //13       0\n4'b1110:    pos = 2'd1;      //14       1\n4'b1111:    pos = 2'd0;      //15       0\ndefault:    pos = 2'd0;      //         \nendcase\nendmodule\nmodule top_module (\ninput [3:0] in,\noutput reg [1:0] pos  );\nalways@(*)\ncase(in[0])\n1'b1:   pos = 2'd0;      //0        0 \n1'b0:   case(in[1])\n1'b1:   pos = 2'd1;      //0        0 \n1'b0:   case(in[2])\n1'b1:   pos = 2'd2;      //0        0 \n1'b0:   case(in[3])\n1'b1:   pos = 2'd3;      //0        0 \ndefault:    pos = 2'd0;\nendcase\nendcase\nendcase\nendcase\nendmodule\n// Always casez\nmodule top_module (\ninput [7:0] in,\noutput reg [2:0] pos );\nalways@(*)\ncasez(in)                     8'bzzzz_zzz1:   pos = 3'd0;\n8'bzzzz_zz10:   pos = 3'd1;\n8'bzzzz_z100:   pos = 3'd2;\n8'bzzzz_1000:   pos = 3'd3;\n8'bzzz1_0000:   pos = 3'd4;\n8'bzz10_0000:   pos = 3'd5;\n8'bz100_0000:   pos = 3'd6;\n8'b1000_0000:   pos = 3'd7;\ndefault:        pos = 3'd0;\nendcase                      endmodule\n/*\n!!!!!!!!!!!!!!!!!!\u5148\u8d4b\u503c\u9ed8\u8ba4\u3002\u518d\u8d4b\u503c\u53d8\u91cf*******************/\n//always_0olatches\nmodule top_module (\ninput [15:0] scancode,\noutput reg left,\noutput reg down,\noutput reg right,\noutput reg up  ); always @(*) begin\nleft = 1'b0; down = 1'b0; right = 1'b0; up = 1'b0;\ncase(scancode)\n16'he06b:   left = 1;\n16'he072:   down = 1;\n16'he074:   right= 1;\n16'he075:   up   = 1;\nendcase\nend\nendmodule\n//Conditional\nmodule top_module (\ninput [7:0] a, b, c, d,\noutput [7:0] min);//\nwire [7:0] net1;\nwire [7:0] net2;\n// assign intermediate_result1 = compare? true: false;\nassign net1 =(a&lt;b)?a:b;\nassign net2 =(c&lt;d)?c:d;\nassign min =(net1&lt;net2)?net1:net2;\nendmodule\n//Reduction\nmodule top_module (\ninput [7:0] in,\noutput parity); assign parity =^in;\nendmodule\n//Gates100\nmodule top_module( input [99:0] in,\noutput out_and,\noutput out_or,\noutput out_xor );\nassign  out_and =   &amp;in;\nassign  out_or  =   |in;\nassign  out_xor =   ^in;\nendmodule\n//Vector100r\nmodule top_module( input [99:0] in,\noutput [99:0] out\n);\nalways@(*)begin\ninteger i;\nfor(i=0;i&lt;100;i=i+1)begin\nout[i] = in[99-i];\nend\nend\nendmodule\n/*!!!!!!!!!!!!!!!!!i&lt;100    ====&gt; i&lt;$bits(out)*******/\n//\u95ee\u9898\uff1a\n//      $bits \u53ef\u4ee5\u7efc\u5408\u4e48\uff1f\uff1f\n//\n//Popcount255\nmodule top_module( input [254:0] in,\noutput [7:0] out );\nalways@(*)begin\ninteger i;\nout = 8'd0;\nfor(i=0;i&lt;$bits(in);i=i+1)begin\nif(in[i]==1'b1)\nout = out+1'b1;\nelse\nout = out;\nend end\nendmodule\n//show solution\n//\u6ca1\u6709if-else,\u5c11\u5f88\u591amux\nmodule top_module( input [254:0] in,\noutput [7:0] out );\nalways@(*)begin\nout = 8'd0;\nfor(i=0;i&lt;255;i=i+1)begin\nout = out+in[i];\nend end\nendmodule\n//Adder100i\nmodule top_module( input [99:0] a, b,\ninput cin,\noutput [99:0] cout,\noutput [99:0] sum );\nalways@(*)begin\nsum[0]  = a[0]^b[0]^cin;\ncout[0] = (a[0]&amp;b[0])|(a[0]&amp;cin)|(cin&amp;b[0]);\nfor(int i = 1; i &lt; 100; i = i + 1)begin\nsum[i]  =   a[i]^b[i]^cout[i-1];\ncout[i] =   (a[i]&amp;b[i])|(a[i]&amp;cout[i-1])|(cout[i-1]&amp;b[i]);\nend endmodule\nmodule top_module( input [399:0] a, b,\ninput cin,\noutput cout,\noutput [399:0] sum );\nwire [399:0]cout_net;\nbcd_fadd bcd_fadd_u(.a(a[3:0]);.b(b[3:0]);.cin(cin);.cout(cout_net[0]);.sum(sum[3:0]));\nalways@(*)begin\nfor(int i = 4; i &lt; 400; i = i + 4)begin\nbcd_fadd bcd_fadd_u(.a(a[i+3:i]),.b(b[i+3:i]),.cin(cout_net[i-4]),.cout(cout_net[i]),.sum(sum[i+3:i]));\nend\nend\nassign cout = cout_net[396];\nendmodule\nmodule top_module( input [399:0] a, b,\ninput cin,\noutput cout,\noutput [399:0] sum );\nwire [399:0]cout_net;\nbcd_fadd bcd_fadd_u(a[3:0],b[3:0],cin,cout_net[0],sum[3:0]);\ngenerate genvar i;\nfor(int i=4;i&lt;400;i=i+4) begin :bcdadd100\nbcd_fadd bcd_fadd_u1(a[i+3:i+0],b[i+3:i+0],cout_net[i-4],cout_net[i],sum[i+3:i+0]);\nend\nendgenerate\nassign cout = cout_net[396];\nendmodule\n//\u7528always@(*)\u6ca1\u6709\u901a\u8fc7\n//\u300aCircuits\u300b\n//&gt;&gt;Conditional Logic\n//&gt;&gt;//&gt;&gt;Basic Gates\n//wire Exams/m2014 q4h\nmodule top_module (\ninput in,\noutput out);\nassign out =in;\nendmodule\n//Exams/m2014 q4i\nmodule top_module (\noutput out\n);\nassign out = 1'b0;\nendmodule\n//Exams/m2014 q4e\nmodule top_module (\ninput in1,\ninput in2,\noutput out\n);\nassign out = ~(in1|in2);\nendmodule\n//Exams/m2014 q4f\nmodule top_module (\ninput in1,\ninput in2,\noutput out\n);\nassign out = in1&amp;~in2;\nendmodule\n//Exams/m2014 q4g\nmodule top_module (\ninput in1,\ninput in2,\ninput in3,\noutput out\n);\nwire net;\nassign  net = in1^in2;\nassign  out = (~net)^in3;\nendmodule\n//Gates\nmodule top_module( input  a, b,\noutput out_and,\noutput out_or,\noutput out_xor,\noutput out_nand,\noutput out_nor,\noutput out_xnor,\noutput out_anotb\n);\nassign  out_and    = a&amp;b;\nassign  out_or     = a|b;\nassign  out_xor    = a^b;\nassign  out_nand   = ~(a&amp;b);\nassign  out_nor    = ~(a|b);\nassign  out_xnor   = ~(a^b);\nassign  out_anotb  = a&amp;(~b);\nendmodule\n//7420\nmodule top_module ( input p1a, p1b, p1c, p1d,\noutput p1y,\ninput p2a, p2b, p2c, p2d,\noutput p2y );\nnand(p1y, p1a, p1b, p1c, p1d);\nnand(p2y, p2a, p2b, p2c, p2d);\nendmodule\n//Truthtable1\nmodule top_module( input x3,\ninput x2,\ninput x1,  // three inputs\noutput f   // one output\n);\nassign f = x3&amp;x1|((~x3)&amp;x2);\nendmodule\n//Mt2015 eq2\nmodule top_module ( input [1:0] A, input [1:0] B, output z ); assign z = A==B?1:0;\nendmodule\n//Mt2015 q4a\nmodule top_module (input x, input y, output z);\nassign z = (x^y)&amp;x;\nendmodule\n//Mt2015 q4b\nmodule top_module ( input x, input y, output z );\nassign z =  ~(x^y);\nendmodule\n//Mt2015 q4\nmodule top_module (input x, input y, output z);\nwire A1,A2,B1,B2;\nA A_u1(x,y,A1);\nA A_u2(x,y,A2);\nB B_u1(x,y,B1);\nB B_u2(x,y,B2);\nassign z = (A1|B1)^(A2&amp;B2);\nendmodule\nmodule B ( input x, input y, output z );\nassign z =  ~(x^y);\nendmodule\nmodule A (input x, input y, output z);\nassign z = (x^y)&amp;x;\nendmodule\n//Ringer\nmodule top_module (\ninput ring,\ninput vibrate_mode,\noutput ringer,       // Make sound\noutput motor         // Vibrate\n);\nassign {motor,ringer} = ring?(vibrate_mode?2'b10:2'b01):2'b00;\nendmodule\n////////////////////////////////////////\n//Thermostat\nmodule top_module (\ninput too_cold,\ninput too_hot,\ninput mode,\ninput fan_on,\noutput heater,\noutput aircon,\noutput fan\n); assign {aircon,heater} = mode?(too_cold?2'b01:2'b00):(too_hot?2'b10:2'b00);\nassign fan = (aircon|heater|fan_on)? 1'b1:1'b0;\nendmodule\n//Popcount3\nmodule top_module( input [2:0] in,\noutput [1:0] out );\nalways@(*)begin\nout = 'b0;\nfor(int i = 0;i&lt;3;i=i+1)\nout = out + in[i];\nend\nendmodule\n//Gatesv\nmodule top_module( input [3:0] in,\noutput [2:0] out_both,\noutput [3:1] out_any,\noutput [3:0] out_different );\nalways@(*)begin\nout_both = 'b0;\nfor(int i = 0;i&lt;3;i=i+1)begin\nout_both[i] = in[i]&amp;in[i+1];\nend\nend\nalways@(*)begin\nout_any = 'b0;\nfor(int i = 1;i&lt;4;i=i+1)begin\nout_any[i] = in[i]|in[i-1];\nend\nend\nalways@(*)begin\nout_different[3] = in[0]^in[3];\nfor(int i = 0;i&lt;3;i=i+1)begin\nout_different[i] = in[i]^in[i+1];\nend\nend\nendmodule\n////////////////////////////////////////////////////// \n//Gatesv100\nmodule top_module( input [99:0] in,\noutput [98:0] out_both,\noutput [99:1] out_any,\noutput [99:0] out_different );\nalways@(*)begin\nout_both = 'b0;\nfor(int i = 0;i&lt;99;i=i+1)begin\nout_both[i] = in[i]&amp;in[i+1];\nend\nend\nalways@(*)begin\nout_any = 'b0;\nfor(int i = 1;i&lt;100;i=i+1)begin\nout_any[i] = in[i]|in[i-1];\nend\nend\nalways@(*)begin\nout_different[99] = in[0]^in[99];\nfor(int i = 0;i&lt;99;i=i+1)begin\nout_different[i] = in[i]^in[i+1];\nend\nend\nendmodule\n//Mux2to1\nmodule top_module( input a, b, sel,\noutput out ); assign out = sel?b:a;\nendmodule\n//Mux2to1v\nmodule top_module( input [99:0] a, b,\ninput sel,\noutput [99:0] out );\nassign out = sel?b:a;\nendmodule\n//Mux9to1v\nmodule top_module( input [15:0] a, b, c, d, e, f, g, h, i,\ninput [3:0] sel,\noutput [15:0] out );\nalways@(*)begin\ncase(sel)\n4'd0:   out     =   a;\n4'd1:   out     =   b;\n4'd2:   out     =   c;\n4'd3:   out     =   d;\n4'd4:   out     =   e;\n4'd5:   out     =   f;\n4'd6:   out     =   g;\n4'd7:   out     =   h;\n4'd8:   out     =   i;\ndefault:    out = 16'd1;\nendcase\nend\nendmodule\n//Mux256to1\nmodule top_module( input [255:0] in,\ninput [7:0] sel,\noutput out );\nassign out = in[sel];\nendmodule\n//Mux256to1v\nmodule top_module( input [1023:0] in,\ninput [7:0] sel,\noutput [3:0] out );\nassign out = in[4*sel+:4];\nendmodule\n//Hadd\nmodule top_module( input a, b,\noutput cout, sum );\nassign sum = a^b;\nassign cout= a&amp;b;   endmodule\n//Fadd\nmodule top_module( input a, b, cin,\noutput cout, sum );\nassign sum = a^b^cin;\nassign cout= a&amp;b|a&amp;cin|b&amp;cin;\nendmodule\n//Adder3\nmodule top_module( input [2:0] a, b,\ninput cin,\noutput [2:0] cout,\noutput [2:0] sum );\nfadd fadd_u(a[0],b[0],cin,cout[0],sum[0]);\ngenerate genvar i;\nfor(i = 1;i&lt;3;i=i+1)begin:fadd_part\nfadd fadd_u(a[i],b[i],cout[i-1],cout[i],sum[i]);    end\nendgenerate\nendmodule\nmodule fadd( input a, b, cin,\noutput cout, sum );\nassign sum = a^b^cin;\nassign cout= a&amp;b|a&amp;cin|b&amp;cin;\nendmodule\n//Exams/m2014 q4j\nmodule top_module (\ninput [3:0] x,\ninput [3:0] y, output [4:0] sum);\nwire [3:0] cout_w;\nFA FA_u(x[0],y[0],0,cout_w[0],sum[0]);\nassign sum[4] = cout_w[3];\ngenerate genvar i;\nfor(i = 1;i&lt;4;i=i+1)begin:fadd_part\nFA FA_u(x[i],y[i],cout_w[i-1],cout_w[i],sum[i]);    end\nendgenerate\nendmodule\nmodule FA( input a, b, cin,\noutput cout, sum );\nassign sum = a^b^cin;\nassign cout= a&amp;b|a&amp;cin|b&amp;cin;\nendmodule\n//Exams/ece241 2014 q1c\nmodule top_module (\ninput [7:0] a,\ninput [7:0] b,\noutput [7:0] s,\noutput overflow\n); //\nassign s = a+b;\nassign overflow = (a[7]&amp;b[7]&amp;(~s[7]))|((~a[7])&amp;(~b[7])&amp;s[7]);\nendmodule\n//Adder100\nmodule top_module( input [99:0] a, b,\ninput cin,\noutput cout,\noutput [99:0] sum );\nassign {cout,sum} = a+b+cin;\nendmodule\n//Bcdadd4\nmodule top_module ( input [15:0] a, b,\ninput cin,\noutput cout,\noutput [15:0] sum );\nwire [15:0]cout_net;\nbcd_fadd bcd_fadd_u(a[3:0],b[3:0],cin,cout_net[0],sum[3:0]);\ngenerate genvar i;\nfor(i = 4; i &lt; 16; i = i + 4)begin:bcd\nbcd_fadd bcd_fadd_u(a[i+3:i],b[i+3:i],cout_net[i-4],cout_net[i],sum[i+3:i]);\nend\nendgenerate\nassign cout = cout_net[16-4];\nendmodule\n//Kmap1\nmodule top_module(\ninput a,\ninput b,\ninput c,\noutput out  ); assign out = ~(a&amp;b);\nendmodule\n//Kmap2\nmodule top_module(\ninput a,\ninput b,\ninput c,\ninput d,\noutput out  ); assign out = (~b)&amp;(~c)|(~a)&amp;(~d)|(b&amp;c&amp;d)|(a&amp;c&amp;d);\nendmodule\n//Kmap3\nmodule top_module(\ninput a,\ninput b,\ninput c,\ninput d,\noutput out  ); assign out = a|((~b)&amp;c);\nendmodule\n//Kmap4\nmodule top_module(\ninput a,\ninput b,\ninput c,\ninput d,\noutput out  ); assign out = (  ((~a)&amp;(b)&amp;(~c)&amp;(~d))|\n((a)&amp;(~b)&amp;(~c)&amp;(~d))|\n((~a)&amp;(~b)&amp;(~c)&amp;(d))|\n((a)&amp;(b)&amp;(~c)&amp;(d))|\n((~a)&amp;(b)&amp;(c)&amp;(d))|\n((a)&amp;(~b)&amp;(c)&amp;(d))|\n((~a)&amp;(~b)&amp;(c)&amp;(~d))|\n((a)&amp;(b)&amp;(c)&amp;(~d)));\nendmodule\n//\u901a\u8fc7\u516c\u5f0f\u5316\u7b80\uff1a  out = (a^b)^(c^d);\n//Exams/ece241 2013 q2\nmodule top_module (\ninput a,\ninput b,\ninput c,\ninput d,\noutput out_sop,\noutput out_pos\n); always@(*)begin\ncase({a,b,c,d})\n4'd2,4'd3,4'd7,4'd15,4'd11: out_pos = 1;\n4'd0,4'd1,4'd4,4'd5,4'd6,4'd9,4'd10,4'd13,4'd14: out_pos = 0;\ndefault:    out_pos = 0;\nendcase\nend\nassign out_sop = out_pos;\nendmodule\n//Exams/m2014 q3\nmodule top_module (\ninput [4:1] x, output f );\nassign f = (x[2]&amp;x[4])|((~x[1])&amp;(x[3]));\nendmodule\n//Exams/2012 q1g\nmodule top_module (\ninput [4:1] x,\noutput f\n); assign f = ((~x[2])&amp;(~x[4]))|((~x[1])&amp;(x[3]))|(x[2]&amp;x[3]&amp;x[4]);\nendmodule\n//Exams/ece241 2014 q3\nmodule top_module (\ninput c,\ninput d,\noutput [3:0] mux_in\n); assign mux_in[0] = ({c,d}==2'b00)? 0:1;\nassign mux_in[1] = 0;\nassign mux_in[3] = ({c,d}==2'b11)? 1:0;\nassign mux_in[2] = (d==1'b0)? 1:0;\nendmodule\n//Dff\nmodule top_module (\ninput clk,    // Clocks are used in sequential circuits\ninput d,\noutput reg q );//\n// Use a clocked always block\n//   copy d to q at every positive edge of clk\n//   Clocked always blocks should use non-blocking assignments\nalways@(posedge clk)begin\nq&lt;=d;\nend endmodule\n//Dff8\nmodule top_module (\ninput clk,\ninput [7:0] d,\noutput [7:0] q\n);\nalways@(posedge clk)begin\nq&lt;=d;\nend endmodule\n//Dff8r\nmodule top_module (\ninput clk,\ninput reset,            // Synchronous reset\ninput [7:0] d,\noutput [7:0] q\n);\nalways@(posedge clk)begin\nif(reset)\nq &lt;= 0;\nelse\nq&lt;=d;\nend endmodule\n//Dff8p\nmodule top_module (\ninput clk,\ninput reset,\ninput [7:0] d,\noutput [7:0] q\n);\nalways@(negedge clk)begin\nif(reset)\nq &lt;= 8'h34;\nelse\nq&lt;=d;\nend endmodule\n//Dff8ar\nmodule top_module (\ninput clk,\ninput areset,   // active high asynchronous reset\ninput [7:0] d,\noutput [7:0] q\n);\nalways@(posedge clk or posedge areset)begin\nif(areset)\nq &lt;= 'b0;\nelse\nq&lt;=d;\nend endmodule\n//Dff16e\nmodule top_module (\ninput clk,\ninput resetn,\ninput [1:0] byteena,\ninput [15:0] d,\noutput [15:0] q\n);\nalways@(posedge clk)begin\nif(!resetn)\nq[15:8] &lt;= 'b0;\nelse if (byteena[1])\nq[15:8]&lt;=d[15:8];\nelse\nq[15:8] &lt;= q[15:8];\nend always@(posedge clk)begin\nif(!resetn)\nq[7:0] &lt;= 'b0;\nelse if (byteena[0])\nq[7:0]&lt;=d[7:0];\nelse\nq[7:0] &lt;= q[7:0];\nend endmodule\n//Exams/m2014 q4a\nmodule top_module (\ninput d, input ena,\noutput q);\nalways@(*)begin\nif(ena)\nq &lt;= d;\nend endmodule\n//Exams/m2014 q4b\nmodule top_module (\ninput clk,\ninput d, input ar,   // asynchronous reset\noutput q);\nalways@(posedge clk or posedge ar)begin\nif(ar)\nq &lt;=0;\nelse\nq &lt;= d;\nend endmodule\n//Exams/m2014 q4c\nmodule top_module (\ninput clk,\ninput d, input r,   // synchronous reset\noutput q);\nalways@(posedge clk)begin\nif(r)\nq &lt;=0;\nelse\nq &lt;= d;\nend endmodule\n//Exams/m2014 q4d\nmodule top_module (\ninput clk,\ninput in, output out);\nwire d_w;\nassign d_w = out^in;\nalways@(posedge clk)begin\nout &lt;= d_w;\nend endmodule\n//Mt2015 muxdff\nmodule top_module (\ninput clk,\ninput L,\ninput r_in,\ninput q_in,\noutput reg Q);\nwire mux_w1;\nMux2to1 Mux2to1_u(r_in,q_in,L,mux_w1);\nflip_flop ff1(clk,mux_w1,Q);\nendmodule\nmodule flip_flop (\ninput clk,\ninput d, output q);\nalways@(posedge clk)\nq &lt;= d;\nendmodule\nmodule Mux2to1 (\ninput in1,in0,sel,\noutput q);\nassign q = sel?in1:in0;\nendmodule\n//Exams/2014 q4a\nmodule top_module (\ninput clk,\ninput w, R, E, L,\noutput Q\n);\nwire mux_w1,mux_w2;\nMux2to1 Mux2to1_u0(w,Q,E,mux_w1);\nMux2to1 Mux2to1_u1(R,mux_w1,L,mux_w2);\nflip_flop ff1(clk,mux_w2,Q);\nendmodule\nmodule flip_flop (\ninput clk,d, output q);\nalways@(posedge clk)\nq &lt;= d;\nendmodule\nmodule Mux2to1 (\ninput in1,in0,sel,\noutput q);\nassign q = sel?in1:in0;\nendmodule\n//Exams/ece241 2014 q4\nmodule top_module (\ninput clk,\ninput x,\noutput z\n); wire ffw1,ffw2,ffw3;\nflip_flop ff1(\n.clk(clk    ),\n.d  (x^ffw1 ),\n.q  (ffw1   )\n);\nflip_flop ff2(\n.clk(clk    ),\n.d  (x&amp;(~ffw2)),\n.q  (ffw2   )\n);\nflip_flop ff3(\n.clk(clk    ),\n.d  (x|(~ffw3)),\n.q  (ffw3   )\n);\nassign z = ~(ffw1|ffw2|ffw3);\nendmodule\nmodule flip_flop (\ninput clk,d, output q);\nalways@(posedge clk)begin\nq   &lt;= d;\nend\nendmodule\n//Exams/ece241 2013 q7\nmodule top_module (\ninput clk,\ninput j,\ninput k,\noutput Q); always@(posedge clk)begin\ncase({j,k})\n2'b00:Q &lt;= Q;\n2'b01:Q &lt;= 0;\n2'b10:Q &lt;= 1;\n2'b11:Q &lt;= ~Q;\ndefault:Q &lt;= Q;\nendcase\nend\nendmodule\n//Edgedetect\nmodule top_module (\ninput clk,\ninput [7:0] in,\noutput [7:0] pedge\n);\nreg [7:0] p1;\nalways@(posedge clk)\nbegin\np1&lt;=in;\npedge&lt;=in&amp;(~p1);\nend\nendmodule\n//Edgedetect2\nmodule top_module (\ninput clk,\ninput [7:0] in,\noutput [7:0] anyedge\n);\nreg [7:0] p1;\nalways@(posedge clk)\nbegin\np1&lt;=in;\nanyedge&lt;=in^p1;\nend\nendmodule\n//Edgecapture\nmodule top_module (\ninput clk,\ninput reset,\ninput [31:0] in,\noutput [31:0] out\n);\nreg [31:0] out_r1;\nalways@(posedge clk)\nout_r1  &lt;= in;\nalways@(posedge clk)\nbegin\nif(reset)begin\nout &lt;=  'b0;\nend\nelse  begin\nfor(int i=0;i&lt;32;i=i+1)\nif(in[i]==1'b0&amp;&amp;out_r1[i]==1'b1)\nout[i]=1'b1;\nend\nend\nendmodule\n//Dualedge\nmodule top_module (\ninput clk,\ninput d,\noutput q\n);  reg q1,q2;\nalways@(posedge clk)begin\nq1&lt;=d;\nend\nwire clk1;\nassign clk1 = ~clk;\nalways@(posedge clk1)begin\nq2&lt;=d;\nend\nassign q =clk?q1:q2;\nendmodule\n//Count15\nmodule top_module (\ninput clk,\ninput reset,      // Synchronous active-high reset\noutput [3:0] q);\nreg [3:0]count;\nalways@(posedge clk)\nbegin\nif(reset)begin\ncount&lt;='b0;\nend\nelse if(count==4'd15)begin\ncount&lt;='b0;\nend\nelse begin\ncount&lt;=count+1'b1;\nend\nend\nassign q=count;\nendmodule\n//Count10\nmodule top_module (\ninput clk,\ninput reset,        // Synchronous active-high reset\noutput [3:0] q);\nreg [3:0]count;\nalways@(posedge clk)\nbegin\nif(reset)begin\ncount&lt;='b0;\nend\nelse if(count==4'd9)begin\ncount&lt;='b0;\nend\nelse begin\ncount&lt;=count+1'b1;\nend\nend\nassign q=count;\nendmodule\n//Count1to10\nmodule top_module (\ninput clk,\ninput reset,\noutput [3:0] q);\nreg [3:0]count;\nalways@(posedge clk)\nbegin\nif(reset)begin\ncount&lt;=4'b1;\nend\nelse if(count==4'd10)begin\ncount&lt;=4'b1;\nend\nelse begin\ncount&lt;=count+1'b1;\nend\nend\nassign q=count;\nendmodule\n// Countslow\nmodule top_module (\ninput clk,\ninput slowena,\ninput reset,\noutput [3:0] q);\nreg [3:0]count;\nalways@(posedge clk)\nbegin\nif(reset)begin\ncount&lt;=4'b0;\nend\nelse if(slowena&amp;(count&lt;4'd9)) begin\ncount&lt;=count+1'b1;\nend\nelse if(!slowena)begin\ncount&lt;=count;\nend\nelse begin\ncount&lt;=4'b0;\nend\nend\nassign q=count;\nendmodule\n//Exams/ece241 2014 q7a\nmodule top_module (\ninput clk,\ninput reset,\ninput enable,\noutput [3:0] Q,\noutput c_enable,\noutput c_load,\noutput [3:0] c_d\n); //\nassign c_enable =  enable;\nassign c_load =  (reset|(Q==4'd12&amp;enable))?1'b1:1'b0;\nassign c_d=c_load?4'b1:Q;\ncount4 the_counter (clk, c_enable, c_load, c_d ,Q );\nendmodule\n// Exams/ece241 2014 q7b\nmodule top_module (\ninput clk,\ninput reset,\noutput OneHertz,\noutput [2:0] c_enable\n); //\nreg [3:0] countera,counterb,counterc;\nbcdcount counter0 (clk, reset, c_enable[0],countera);\nbcdcount counter1 (clk, reset, c_enable[1],counterb);\nbcdcount counter2 (clk, reset, c_enable[2],counterc);\nassign c_enable[0] = reset?1'b0:1'b1;\nassign c_enable[1] = (countera==4'd9)?1'b1:1'b0;\nassign c_enable[2] = (counterb==4'd9&amp;&amp;countera==4'd9)?1'b1:1'b0;\nassign OneHertz    = (countera==4'd9)&amp;&amp;(counterb==4'd9)&amp;&amp;(counterc==4'd9);\nendmodule\n// Countbcd\nmodule top_module (\ninput clk,\ninput reset,   // Synchronous active-high reset\noutput [3:1] ena,\noutput [15:0] q);\nreg [3:0] c_enable;\nreg [3:0] countera,counterb,counterc,counterd;\nbcdcount counter0 (clk, reset, c_enable[0],countera);\nbcdcount counter1 (clk, reset, c_enable[1],counterb);\nbcdcount counter2 (clk, reset, c_enable[2],counterc);\nbcdcount counter3 (clk, reset, c_enable[3],counterd);\nassign c_enable[0] = reset?1'b0:1'b1;\nassign c_enable[1] = (countera==4'd9)?1'b1:1'b0;\nassign c_enable[2] = (counterb==4'd9&amp;&amp;countera==4'd9)?1'b1:1'b0;\nassign c_enable[3] = (countera==4'd9)&amp;&amp;(counterb==4'd9)&amp;&amp;(counterc==4'd9);\nassign q   ={counterd,counterc,counterb,countera};\nassign ena   =c_enable[3:1];\nendmodule\nmodule bcdcount(\ninput clk,rst,en,\noutput [3:0]    q);\nalways @(posedge clk) begin\nif(rst)begin\nq &lt;=    'b0;\nend\nelse if (en) begin\nif(q==4'd9)begin\nq &lt;=1'b0;\nend\nelse begin\nq &lt;=q+1'b1;\nend\nend\nelse begin q &lt;=q;\nend\nend\nendmodule\n// Count clock\nmodule top_module(\ninput clk,\ninput reset,\ninput ena,\noutput pm,\noutput [7:0] hh,\noutput [7:0] mm,\noutput [7:0] ss); reg pm_r;\nreg  [7:0] hh_r;\nwire [7:0] mm_r;\nwire [7:0] ss_r;\naddcount  #(0,9) counter1(clk, reset, ena, 1'b1,ss_r[3:0]);\nwire ens1=(ss_r[3:0]==4'd9&amp;&amp;ena)?1'b1:1'b0;\naddcount  #(0,5) counter2(clk, reset, ens1,1'b1,ss_r[7:4]);\nwire enm0=(ss_r[7:4]==4'd5&amp;&amp;ens1)?1'b1:1'b0;\naddcount  #(0,9) counter3(clk, reset, enm0,1'b1,mm_r[3:0]);\nwire enm1=(mm_r[3:0]==4'd9&amp;&amp;enm0)?1'b1:1'b0;\naddcount  #(0,5) counter4(clk, reset, enm1,1'b1,mm_r[7:4]);\nwire enh0=(mm_r[7:4]==4'd5&amp;&amp;enm1)?1'b1:1'b0;\nalways @(posedge clk) begin\nif(reset) begin\nhh_r[3:0]&lt;=4'd2;\nhh_r[7:4]&lt;=4'd1;\nend\nelse if(enh0) begin               //\u5206\u949f\u6709\u8fdb\u4f4d\nif(hh_r[7:4]==4'd1) begin     //\u65f6\u949f\u4e3a\u300b10\nif(hh_r[3:0]==4'd2)begin             //\u65f6\u949f\u4e2a\u4f4d==2\nhh_r[3:0]&lt;=4'd1;                 //\u56de\u523001:00:00    \nhh_r[7:4]&lt;=4'd0;\nend\nelse begin\nhh_r[3:0]&lt;=hh_r[3:0]+1'b1;\nhh_r[7:4]&lt;=4'd1;\nend\nend\nelse begin\nif(hh_r[3:0]==4'd9)begin             //\u65f6\u949f\u4e2a\u4f4d==9\nhh_r[3:0]&lt;=4'd0;                 //\u52a0\u523010:00:00 \nhh_r[7:4]&lt;=4'd1;\nend\nelse begin\nhh_r[3:0]&lt;=hh_r[3:0]+1'b1;\nhh_r[7:4]&lt;=4'd0;\nend\nend\nend\nelse begin\nhh_r[3:0]&lt;=hh_r[3:0];\nhh_r[7:4]&lt;=hh_r[7:4];\nend\nend\nalways @(posedge clk) begin\nif(reset) begin\npm_r  &lt;=  1'b0;\nend\nelse if((hh_r[7:4]==4'd1&amp;&amp;hh_r[3:0]==4'd1)&amp;&amp;enh0)begin\npm_r  &lt;=  ~pm_r;\nend\nelse begin\npm_r  &lt;=  pm_r;\nend\nend\n//\u590d\u4f4d\u4e3a0\uff1b\u523012:59:59\u662f\u5c31\u7ffb\u8f6c\uff0c\u4e0d\u662f\u5c31\u4fdd\u6301\n//assign pm_w = reset?1'b0:(((hh_r[7:4]==4'd1&amp;&amp;hh_r[3:0]==4'd1)&amp;&amp;enh0)?1'b1:1'b0);\nassign pm = pm_r; assign hh = hh_r;  assign mm = mm_r;  assign ss = ss_r;   endmodule\n//  Shift4\nmodule top_module(\ninput clk,\ninput areset,  // async active-high reset to zero\ninput load,\ninput ena,\ninput [3:0] data,\noutput reg [3:0] q); always @(posedge clk or posedge areset) begin\nif(areset)begin\nq&lt;=4'b0;\nend\nelse if(load)begin\nq&lt;=data;\nend\nelse if(ena)begin\nq&lt;=q&gt;&gt;1;\nend\nelse begin\nq&lt;=q;\nend\nend\nendmodule\n// Rotate100\nmodule top_module(\ninput clk,\ninput load,\ninput [1:0] ena,\ninput [99:0] data,\noutput reg [99:0] q); always @(posedge clk) begin\nif(load)begin\nq&lt;=data;\nend\nelse if(ena==2'b01)begin\nq&lt;={q[0],q[99:1]};\nend\nelse if(ena==2'b10)begin\nq&lt;={q[98:0],q[99]};\nend\nelse begin\nq&lt;=q;\nend\nend\nendmodule\n//Shift18\nmodule top_module(\ninput clk,\ninput load,\ninput ena,\ninput [1:0] amount,\ninput [63:0] data,\noutput reg [63:0] q); always @(posedge clk) begin\nif(load)begin\nq&lt;=data;\nend\nelse if(ena)begin\ncase(amount)                            //\u7b97\u672f\u5de6\u79fb\u51b2\u5237\u9ad8\u4f4d\uff0c\u53f3\u79fb\u4fdd\u6301\u9ad8\u4f4d\n2'b00:q&lt;={q[63],q[62:0],1'b0};      //\u5de6\u79fb\n2'b01:q&lt;={q[55:0],{8{1'b0}}};       //\u5de6\u79fb8\n2'b10:q&lt;={q[63],q[63],q[62:1]};\n2'b11:q&lt;={{9{q[63]}},q[62:8]};      //\u53f3\u79fb8\nendcase end else begin\nq&lt;=q;\nend\nend\nendmodule\n//Lfsr5\nmodule top_module(\ninput clk,\ninput reset,    // Active-high synchronous reset to 5'h1\noutput [4:0] q\n); always @(posedge clk) begin\nif(reset)begin\nq&lt;=5'h1;\nend\nelse begin\nq[4]&lt;=1'b0^q[0];\nq[3]&lt;=q[4];\nq[2]&lt;=q[3]^q[0];\nq[1]&lt;=q[2];\nq[0]&lt;=q[1];    end\nend\nendmodule\n// Mt2015 lfsr\nmodule top_module (\ninput [2:0] SW,      // R\ninput [1:0] KEY,     // L and clk\noutput [2:0] LEDR);  // Q\nalways @(posedge KEY[0]) begin\nif(KEY[1])begin\nLEDR &lt;= SW;\nend\nelse begin\nLEDR[0]    &lt;=  LEDR[2];\nLEDR[1]    &lt;=  LEDR[0];\nLEDR[2]    &lt;=  LEDR[2]^LEDR[1];           end\nend\nendmodule\n// Lfsr32\nmodule top_module(\ninput clk,\ninput reset,    // Active-high synchronous reset to 32'h1\noutput [31:0] q\n); reg [31:0] q_w;\nalways @(posedge clk) begin\nif(reset)begin\nq_w &lt;= 32'h1;\nend\nelse begin\n//\u62bd\u5934\u4f4d\u8f93\u51fa\u662f0\u4f4d\u5f02\u6216\u524d\u4e00\u4f4d(\u6ce8\u610f\u4ece0\u5f00\u59cb\u7b97)\nq_w[31] &lt;= q_w[0]^1'b0;\nq_w[21] &lt;= q_w[22]^q_w[0];\nq_w[1] &lt;= q_w[2]^q_w[0];\nq_w[0] &lt;= q_w[1]^q_w[0];\n//\u5176\u4ed6\u7eed\u6cbf\u4e0a\u4e00\u4f4d\nq_w[30:22] &lt;= q_w[31:23];\nq_w[20:2] &lt;= q_w[21:3];\nend\nend  assign q=q_w;\nendmodule\n// Exams/m2014 q4k\nmodule top_module (\ninput clk,\ninput resetn,   // synchronous reset\ninput in,\noutput out);\nreg [3:0]out_r;\nalways @(posedge clk) begin\nif(!resetn)begin\nout_r&lt;=4'd0;\nend\nelse begin\nout_r[3] &lt;= in;\nout_r[2:0]&lt;= out_r[3:1];\nend\nend\nassign out=out_r[0];\nendmodule\n// Exams/2014 q4b\nmodule top_module (\ninput [3:0] SW,\ninput [3:0] KEY,\noutput [3:0] LEDR\n); //\nMUXDFF MUXDFF_u3(\n.clk(KEY[0]),   //g\n.w(KEY[3]),     //g+b\n.q(LEDR[3]),    //b\n.e(KEY[1]),     //g\n.r(SW[3]),      //b\n.l(KEY[2]),     //g\n.out(LEDR[3])); //b\ngenerate\ngenvar i;\nfor(i=0;i&lt;3;i=i+1)begin:muxdff\nMUXDFF MUXDFF_u2(\n.clk(KEY[0]),   //g\n.w(LEDR[i+1]),  //g+b\n.q(LEDR[i]),    //b\n.e(KEY[1]),     //g\n.r(SW[i]),      //b\n.l(KEY[2]),     //g\n.out(LEDR[i])); //b\nend\nendgenerate\nendmodule\nmodule MUXDFF (clk,w,q,e,r,l,out);\ninput clk,w,q,e,r,l;\noutput out;\nwire din;\nassign din=l?r:e?w:q;\nreg out_r;\nalways @(posedge clk) begin\nout_r&lt;=din;\nend\nassign out=out_r;\nendmodule\n// Exams/ece241 2013 q12\nmodule top_module (\ninput clk,\ninput enable,\ninput S,\ninput A, B, C,\noutput Z ); reg [7:0]   Q;\nalways @(posedge clk) begin\nif(!enable) begin\nQ&lt;=Q;\nend\nelse begin\nQ &lt;= {S,Q[7:1]};\nend\nend\nalways @( *) begin\ncase({A,B,C})\n3'd0:   Z&lt;=Q[7];\n3'd1:   Z&lt;=Q[6];\n3'd2:   Z&lt;=Q[5];\n3'd3:   Z&lt;=Q[4];\n3'd4:   Z&lt;=Q[3];\n3'd5:   Z&lt;=Q[2];\n3'd6:   Z&lt;=Q[1];\n3'd7:   Z&lt;=Q[0];\ndefault : Z&lt;=Q[7];   endcase\nend\nendmodule\n//Rule90\nmodule top_module(\ninput clk,\ninput load,\ninput [511:0] data,\noutput [511:0] q ); endmodule\n//////***********Bulid lager Circuits******************//\n// Exams/review2015 count1k\nmodule top_module (\ninput clk,\ninput reset,\noutput [9:0] q);\nreg [9:0] counter;\nalways @(posedge clk) begin\nif(reset)begin\ncounter &lt;= 'b0;\nend\nelse if(counter&lt;10'd999) begin\ncounter &lt;= counter +1'b1;\nend\nelse begin\ncounter &lt;= 'b0;\nend\nend\nassign q = counter;\nendmodule\n// Exams/review2015 shiftcount\nmodule top_module (\ninput clk,\ninput shift_ena,\ninput count_ena,\ninput data,\noutput [3:0] q);\nreg [3:0] q_r;\nalways @(posedge clk) begin\nif(shift_ena)begin\nq_r &lt;= {q_r[2:0],data};\nend\nelse if(count_ena)begin\nq_r &lt;= q_r-1'b1;\nend\nelse begin\nq_r&lt;=q_r;\nend\nend\nassign q = q_r;   endmodule\n// Exams/review2015 fsmseq\nmodule top_module (\ninput clk,\ninput reset,      // Synchronous reset\ninput data,\noutput start_shifting);\nreg [2:0] data_r;\nreg     start_shifting_r;\nalways @(posedge clk) begin\nif(reset)begin\ndata_r&lt;='b0;\nend\nelse begin\ndata_r&lt;={data_r[1:0],data};\nend\nend\nalways @(posedge clk) begin\nif(reset)begin\nstart_shifting_r=1'b0;\nend\nelse begin\ncase({data_r,data})\n4'b1101: start_shifting_r=1'b1;\ndefault: start_shifting_r=start_shifting_r;      endcase\nend\nend\nassign start_shifting = start_shifting_r;\nendmodule\n//****************Verification*******/\n//Bugs mux2\nmodule top_module (\ninput sel,\ninput [7:0] a,\ninput [7:0] b,\noutput [7:0]    out  );\nassign out = sel?a:b;\nendmodule\n//Bugs nand3\nmodule top_module (input a, input b, input c, output out);//\nwire out1;\nandgate inst1 (  out1,a, b, c,1,1 );\nassign out =out1;\nendmodule\n//Bugs mux4\nmodule top_module (\ninput [1:0] sel,\ninput [7:0] a,\ninput [7:0] b,\ninput [7:0] c,\ninput [7:0] d,\noutput [7:0] out  ); //\nwire [7:0] mux0, mux1;\nmux2 muxa ( sel[0],    a,    b, mux0 );\nmux2 muxb ( sel[0],    c,    d, mux1 );\nmux2 muxc ( sel[1], mux0, mux1,  out );\nendmodule\n// Bugs addsubz\n// synthesis verilog_input_version verilog_2001\nmodule top_module ( input do_sub,\ninput [7:0] a,\ninput [7:0] b,\noutput reg [7:0] out,\noutput reg result_is_zero\n);//\nalways @(*) begin\ncase (do_sub)\n1'b0: out = a+b;\n1'b1: out = a-b;\nendcase\nend\nassign result_is_zero=(|out)?1'b0:1'b1;\nendmodule\n// Bugs case\nmodule top_module (\ninput [7:0] code,\noutput reg [3:0] out,\noutput reg valid=1 );//\nalways @(*)\ncase (code)\n8'h45: begin out = 0;   valid=1;    end\n8'h16: begin out = 1;   valid=1;    end\n8'h1e: begin out = 2;   valid=1;    end\n8'h26: begin out = 3;   valid=1;    end\n8'h25: begin out = 4;   valid=1;    end\n8'h2e: begin out = 5;   valid=1;    end\n8'h36: begin out = 6;   valid=1;    end\n8'h3d: begin out = 7;   valid=1;    end\n8'h3e: begin out = 8;   valid=1;    end\n8'h46: begin out = 9;   valid=1;    end\ndefault: begin out = 0; valid=0;    end\nendcase\nendmodule\n// Sim/circuit1\nmodule top_module (\ninput a,\ninput b,\noutput q );//\nassign q = b&amp;a; // Fix me\nendmodule\n// Sim/circuit2\nmodule top_module (\ninput a,\ninput b,\ninput c,\ninput d, output q );//\nassign q = ~(a^b)^(c^d); // Fix me\nendmodule\n// Sim/circuit3\nmodule top_module (\ninput a,\ninput b,\ninput c,\ninput d, output q );//\nassign q = (a|b)&amp;(c|d); // Fix me\nendmodule\n// Sim/circuit4\nmodule top_module (\ninput a,\ninput b,\ninput c,\ninput d, output q );//\nassign q = b|c; // Fix me\nendmodule\n// Sim/circuit5\nmodule top_module (\ninput [3:0] a,\ninput [3:0] b,\ninput [3:0] c,\ninput [3:0] d,\ninput [3:0] e,\noutput [3:0] q );\nalways @( *) begin\ncase(c)\n4'd0:q=b;\n4'd1:q=e;\n4'd2:q=a;\n4'd3:q=d; default :q=4'hf;\nendcase\nend\nendmodule\n// Sim/circuit6\nmodule top_module (\ninput [2:0] a,\noutput [15:0] q ); always @( *) begin\ncase(a)\n3'd0:q=16'h1232;\n3'd1:q=16'haee0;\n3'd2:q=16'h27d4;\n3'd3:q=16'h5a0e;\n3'd4:q=16'h2066;\n3'd5:q=16'h64ce;\n3'd6:q=16'hc526;\n3'd7:q=16'h2f19;\ndefault :q=16'h0;\nendcase\nend\nendmodule\n// Sim/circuit7\nmodule top_module (\ninput clk,\ninput a,\noutput q );\nalways @(posedge clk) begin\nif(a) begin\nq&lt;=1'b0;\nend\nelse begin\nq&lt;=1'b1;        end\nend\nendmodule\n// Sim/circuit8\nmodule top_module (\ninput clock,\ninput a,\noutput p,\noutput q );\nreg q_r;\nalways @(negedge clock) begin\nq&lt;=a;\nend\nalways @(negedge clock) begin\nq_r&lt;=a;\nend\nassign p=clock?a:q_r;\nendmodule\n// Sim/circuit9\nmodule top_module (\ninput clk,\ninput a,\noutput [3:0] q );\nreg [3:0] counter;\nalways @(posedge clk ) begin\nif(a)begin\ncounter&lt;=4'd4;\nend\nelse if (counter&lt;4'd6)begin\ncounter&lt;=counter+1'b1;\nend\nelse begin\ncounter&lt;=4'd0;\nend\nend\nassign q=counter;\nendmodule\n// Sim/circuit10\nmodule top_module (\ninput clk,\ninput a,\ninput b,\noutput q,\noutput state  );\nalways @(posedge clk ) begin\nif(a&amp;&amp;b)begin\nstate&lt;=1'b1;\nend else if(!(a||b))begin\nstate&lt;=1'b0;\nend\nelse\nend\nassign q=a^b;\nendmodule\n// Tb/clock\n`timescale 1ps/1ps\nmodule top_module ( );\nreg clk;\ninitial begin\nclk=1'b0;\nend\nalways #5 clk=~clk;\ndut dut_t(clk);\nendmodule\n//Tb/tb1\n`timescale 1ps/1ps\nmodule top_module ( output reg A, output reg B );//\n// generate input patterns here\ninitial begin\nA = 1'b0;\nB = 1'b0;\n#10 A=1'b1;\n#5  B=1'b1;\n#5  A=1'b0;\n#20 B=1'b0;   end\nendmodule\n// Tb/and\n`timescale 1ps/1ps\nmodule top_module();\nreg [1:0]   in;\nwire out;\ninitial begin\nin = 2'b00;\n#10 in=2'b01;\n#10 in=2'b10;\n#10 in=2'b11;\nend\nandgate andgate_u(in,out);\nendmodule\n// Tb/tb2\n`timescale 1ps/1ps\nmodule top_module();\nreg         clk,in;\nreg [2:0]   s;\nwire out;\ninitial begin\nclk=1'b0;\nin = 1'b0;\ns  = 3'd2;\n#10 s=3'd6;\n#10 s=3'd2; in = 1'b1;\n#10 s=3'd7; in = 1'b0;\n#10 s=3'd0; in = 1'b1;\n#30 in = 1'b0;\n#100 $finish;\nend\nalways #5 clk=~clk;\nq7 q7_u(.clk(clk),.in(in),.s(s),.out(out)); endmodule\n// Tb/tff\n`timescale 1ps/1ps\nmodule top_module ();\ntff tff_u(clk,reset,t,q);\nreg         clk,reset,t;\nwire q;\ninitial begin\nclk = 1'b1;\nreset = 1'b1;\nt = 1'b1;\n#50 reset = 1'b0;\n#50 t = 1'b0;\n#50 reset = 1'b1;\n#1000 $finish;\nend\nalways #10 clk=~clk;\nendmodule\n// Cs450/timer\nmodule top_module(\ninput clk, input load, input [9:0] data, output tc\n);\nreg [9:0]counter;\nalways @(posedge clk) begin\nif(load)begin\ncounter &lt;= data;\nend\nelse begin\nif(counter&gt;0)begin\ncounter&lt;=counter-1'b1;\nend\nelse begin\ncounter&lt;=counter;\nend\nend\nend\nassign tc = (|counter)?1'b0:1'b1;\nendmodule\n//Cs450/counter 2bc\nmodule top_module(\ninput clk,\ninput areset,\ninput train_valid,\ninput train_taken,\noutput [1:0] state\n);\nparameter SNT = 2'b00;  //\u5f3a\u4e0d\u8df3\u8f6c      |\nparameter WNT = 2'b01;  //\u5f31\u4e0d\u8df3\u8f6c      v\nparameter WT  = 2'b10;  //\u5f31\u8df3\u8f6c        |\nparameter ST  = 2'b11;  //\u5f3a\u8df3\u8f6c        V\nreg [1:0] state_r;\nalways @(posedge clk or posedge areset) begin\nif(areset)begin\nstate_r   &lt;= WNT;\nend\nelse if(train_valid)begin                       //\u4e3a1\u65f6\u8df3\u8f6c\nif(train_taken&amp;&amp;(state_r&lt;2'b11))begin       //\u8df3\u8f6c\u5f97\u65b9\u5411,\u4fdd\u8bc1\u4e0d\u6ea2\u51fa\nstate_r  &lt;=  state_r+1'b1;\nend\nelse if(~train_taken&amp;&amp;(state_r&gt;2'b00))begin //\u8df3\u8f6c\u5f97\u65b9\u5411,\u4fdd\u8bc1\u4e0d\u6ea2\u51fa\nstate_r  &lt;=  state_r-1'b1;\nend\nelse begin\nstate_r  &lt;=  state_r;                   //\u6ea2\u51fa\u5c31\u4e3a\u672c\u8eab\nend\nend\nelse begin                                      //\u4e3a0\u65f6\u4e0d\u8df3\u8f6c\nstate_r&lt;=state_r;\nend\nend\nassign state=state_r;\nendmodule\n// Cs450/history shift\nmodule top_module(\ninput clk,\ninput areset,\ninput predict_valid,\ninput predict_taken,\noutput [31:0] predict_history,\ninput train_mispredicted,\ninput train_taken,\ninput [31:0] train_history\n);\nreg [31:0] shift_r;\nalways @(posedge clk or posedge areset) begin\nif(areset) begin\nshift_r&lt;=32'd0;\nend\nelse if(train_mispredicted) begin                    //\u4f18\u5148\nshift_r&lt;={train_history[30:0],train_taken};     //\u8bb0\u5f55\u8bad\u7ec3\u5f97\u65b0\u7684\u8df3\u8f6c\nend\nelse if(predict_valid) begin                         //\u9884\u6d4b\nshift_r&lt;={predict_history[30:0],predict_taken}; //\u8bb0\u5f55\u9884\u6d4b\u7684\u8df3\u8f6c\nend\nelse begin\nshift_r&lt;=shift_r;\nend\nend\nassign predict_history=shift_r;\nendmodule\n// Cs450/gshare\nmodule top_module(\ninput clk,\ninput areset,\ninput  predict_valid,\ninput  [6:0] predict_pc,\noutput predict_taken,\noutput [6:0] predict_history,\ninput train_valid,\ninput train_taken,\ninput train_mispredicted,\ninput [6:0] train_history,\ninput [6:0] train_pc\n);\nreg [1:0]    PHT[127:0]; integer i;\nalways @(posedge clk or posedge areset) begin\nif(areset) begin\npredict_history&lt;= 0;\nfor(i=0;i&lt;128;i=i+1)begin\nPHT[i]&lt;= 2'b01;\nend\nend\nelse begin\nif(train_valid &amp;&amp; train_mispredicted) begin                    //\u4f18\u5148\npredict_history&lt;={train_history[6:0],train_taken};     //\u8bb0\u5f55\u8bad\u7ec3\u5f97\u65b0\u7684\u8df3\u8f6c\nend\nelse if(predict_valid) begin                         //\u9884\u6d4b\npredict_history&lt;={predict_history[6:0],predict_taken}; //\u8bb0\u5f55\u9884\u6d4b\u7684\u8df3\u8f6c\nend\nif(train_valid) begin\nif(train_taken)begin\nPHT[train_history^train_pc]&lt;=(PHT[train_history^train_pc]==2'b11)?2'b11:(PHT[train_history^train_pc]+1'b1);\nend\nelse begin\nPHT[train_history^train_pc]&lt;=(PHT[train_history^train_pc]==2'b00)?2'b00:(PHT[train_history^train_pc]-1'b1);\nend\nend\nend\nend\nassign predict_taken =PHT[predict_history^predict_pc][1];\nendmodule\nmodule top_module (\ninput clk,\ninput resetn,    // active-low synchronous reset\ninput x,\ninput y,\noutput f,\noutput g\n); parameter A = 8'd1;\nparameter B = 8'd2;\nparameter C = 8'd4;\nparameter D = 8'd8;\nparameter E = 8'd16;\nparameter F = 8'd32;\nparameter G = 8'd64;\nparameter H = 8'd128;\n//internal veriable\nreg [7:0]   current_state;\nreg [7:0]   next_state;\nalways @(posedge clk ) begin\nif(!resetn)begin\ncurrent_state &lt;= A;\nend\nelse begin\ncurrent_state &lt;= next_state;\nend\nend\nalways @(current_state or x or y) begin\ncase(current_state)\nA:begin\nif(!resetn) begin\nnext_state&lt;=A; end\nelse begin\nif(f_d)begin\nnext_state&lt;=B;\nend\nnext_state&lt;=A;\nend\nend\nB:begin\nif(x) begin\nnext_state&lt;=C; end\nelse begin\nnext_state&lt;=B;\nend\nend\nC:begin\nif(!x) begin\nnext_state&lt;=D; end\nelse begin\nnext_state&lt;=C;\nend\nend\nD:begin\nif(x) begin\nnext_state&lt;=E; end\nelse begin\nnext_state&lt;=B;\nend\nend\nE:begin\nif(y) begin\nnext_state&lt;=F; end\nelse begin\nnext_state&lt;=H;\nend\nend\nF:begin\nif(y) begin\nnext_state&lt;=G; end\nelse begin\nnext_state&lt;=H;\nend\nend\nendcase\nend\nreg [1:0] f_r;\nalways @(posedge clk) begin\nif(!resetn)begin\nf_r&lt;=2'b0;\nend\nelse begin\nf_r[0]&lt;=1'b1;\nf_r[1]&lt;=f_r[0];\nend\nend\nassign f_d = f_r[1]&amp;(~f_r[0]);\nassign f=~f_r[1]&amp;f_r[0];\n// reg g_r;\n// always @(posedge clk) begin\n//     if(!resetn)begin\n//         g_r&lt;=1'b0;\n//     end\n//     else if(next_state == D&amp;&amp;(x==1'b1)|next_state == E&amp;&amp;(y==1'b1)) begin\n//         g_r&lt;=1'b1;\n//     end\n//     else if(next_state == G)begin\n//         g_r&lt;=1'b1;\n//     end\n//     else begin\n//         g_r&lt;=1'b0;\n//     end\n// end\n// assign g =g_r;\nassign g =!resetn?1'b0:(next_state == E|next_state == E|next_state == G)?1'b1:1'b0;\nendmodule\n</code></pre>"},{"location":"manuscript/03_blog/001_IC_csdn/%E4%BB%8B%E7%BB%8D%E5%A6%82%E4%BD%95%E4%BD%BF%E7%94%A8Vscode%E6%9D%A5%E5%BF%AB%E9%80%9F%E7%BC%96%E8%BE%91verilog%E4%BB%A3%E7%A0%81/","title":"Vscode-Verilog","text":"<p>\u4ecb\u7ecd\u5982\u4f55\u4f7f\u7528Vscode\u6765\u5feb\u901f\u7f16\u8f91verilog\u4ee3\u7801</p> <p>\u8be5\u6587CSDN\u94fe\u63a5 </p> <p>\u80cc\u666f\uff1averilog\u4e2d\u5f88\u591a\u91cd\u590d\u7684\u7ed3\u6784\u548c\u8bed\u53e5\uff0c\u9488\u5bf9\u6b64\u60c5\u51b5\u73b0\u6709\u7684\u63d2\u4ef6\u4ee3\u7801\u8865\u5168\u592a\u5c11\u4e86\uff0c\u6240\u4ee5\u51fa\u6b64\u6587\u7f16\u5199\u81ea\u5b9a\u4e49\u4ee3\u7801\u5757\uff0c\u62d2\u7edd\u91cd\u590d\u7f16\u5199\u540c\u7ed3\u6784\u7684\u4ee3\u7801\uff0c\u540c\u7ed3\u6784\u4ee3\u7801\u81ea\u5b9a\u4e49\u4ee3\u7801\u6a21\u677f\u3002</p>"},{"location":"manuscript/03_blog/001_IC_csdn/%E4%BB%8B%E7%BB%8D%E5%A6%82%E4%BD%95%E4%BD%BF%E7%94%A8Vscode%E6%9D%A5%E5%BF%AB%E9%80%9F%E7%BC%96%E8%BE%91verilog%E4%BB%A3%E7%A0%81/#1vscode","title":"1.Vscode\u5b89\u88c5","text":"<ul> <li>Vscode\u5b98\u7f51</li> <li>\u5176\u4ed6Vscode\u5b89\u88c5\u6559\u7a0b</li> </ul>"},{"location":"manuscript/03_blog/001_IC_csdn/%E4%BB%8B%E7%BB%8D%E5%A6%82%E4%BD%95%E4%BD%BF%E7%94%A8Vscode%E6%9D%A5%E5%BF%AB%E9%80%9F%E7%BC%96%E8%BE%91verilog%E4%BB%A3%E7%A0%81/#2-ic","title":"2. IC\u4ee3\u7801\u63d2\u4ef6\u63a8\u8350\uff1a","text":"<ul> <li>Verilog</li> <li>Verilog Format</li> <li>Verilog HDL</li> <li>Verilog_Testbench</li> <li>Verilog-HDL/SystemVerilog/Bluespec SystemVerilog</li> <li>TCL Language Support</li> <li>Verilog Snippet</li> <li>Makefile Tools</li> <li>Error Lens\uff08\u5176\u4ed6\u4ee3\u7801\u68c0\u67e5\u62a5\u9519\u53ef\u4ee5\u88c5\u8fd9\u4e2a\uff01\u4f46\u8fd8\u6ca1\u6709\u63a2\u7d22\u5230\u68c0\u67e5verilog\u7684\uff09</li> </ul> <p>\u5c3d\u91cf\u7684\u90fd\u5b89\u88c5\u5427\uff0c\u53cd\u6b63\u6ca1\u591a\u5927\u7684\u574f\u5904\u3002</p>"},{"location":"manuscript/03_blog/001_IC_csdn/%E4%BB%8B%E7%BB%8D%E5%A6%82%E4%BD%95%E4%BD%BF%E7%94%A8Vscode%E6%9D%A5%E5%BF%AB%E9%80%9F%E7%BC%96%E8%BE%91verilog%E4%BB%A3%E7%A0%81/#3icmodule","title":"3.IC\u7684module\u6a21\u677f\uff1a","text":"<p>\u4e3b\u8981\u5305\u542b\u65e5\u5e38\u65b0\u5efamodule\u3001\u65b0\u5efaif\u3001\u65b0\u5efaalways\u3001\u65b0\u5efaifelse\u7b49\u8bed\u53e5\u7684\u81ea\u52a8\u8865\u5168</p> <p> \u7136\u540e\u9009\u62e9\u6240\u9700\u8981\u8bbe\u7f6e\u7684\u4ee3\u7801\u7c7b\u578b\uff1a\u6211\u7528\u7684\u662fverilog.json\uff08\u5e94\u8be5\u662f\u67d0\u4e2a\u63d2\u4ef6\u7684\u914d\u7f6e\u4ee3\u7801\uff09  verilog.json\u6587\u4ef6\u5185\u5bb9\uff1a <pre><code>{\n// Place your snippets for verilog here. Each snippet is defined under a snippet name and has a prefix, body and \n// description. The prefix is what is used to trigger the snippet and the body will be expanded and inserted. Possible variables are:\n// $1, $2 for tab stops, $0 for the final cursor position, and ${1:label}, ${2:another} for placeholders. Placeholders with the \n// same ids are connected.\n// Example:\n// always\n\"Print to always\": {\n\"prefix\": \"always\",\n\"body\": [\n\"always@(posedge sys_clk or negedge sys_rst_n) begin\",\n\"\",\n\"end\",\n],\n\"description\": \"always\"\n},\n// if_rstn\n\"Print to if_rstn\": {\n\"prefix\": \"if\",\n\"body\": [\n\"if(!sys_rst_n) begin\",\n\"\",\n\"end\",\n\"else begin\",\n\"\",\n\"end\",\n],\n\"description\": \"if_rstn\"\n},\n// if_rstn_elseif_\n\"Print to if_else\": {\n\"prefix\": \"if\",\n\"body\": [\n\"if(!sys_rst_n) begin\",\n\"\",\n\"end\",\n\"else if() begin\",\n\"\",\n\"end\",\n\"else begin\",\n\"\",\n\"end\",\n],\n\"description\": \"if_rstn\"\n},\n// else\n\"Print to else\": {\n\"prefix\": \"else\",\n\"body\": [\n\"else begin\",\n\"\",\n\"end\",\n],\n\"description\": \"if_rstn\"\n},\n// repeat\n\"Print to repeat\": {\n\"prefix\": \"repeat\",\n\"body\": [\n\"repeat (n) begin\",\n\"\",\n\"end\",\n],\n\"description\": \"repeat\"\n},\n// module\n\"Print to module\": {\n\"prefix\": \"module\",\n\"body\": [\n\"/*----------------------------------------------------------------\",\n\"****designer: \",\n\"****email: \",\n\"****date: \",\n\"****funtions: \",\n\"----------------------------------------------------------------*/\",\n\" \",\n\"`timescale 1ns/1ps\",\n\"module A  #(\",\n\"    //parameter\",\n\"    parameter CLOCK_FREQ  = 50_000_000, //clock frequency\",\n\"    parameter DATA_WIDTH  = 8,          //width of data_width\",\n\")\",\n\"(\",\n\"    //sys signals\",\n\"    input      sys_clk      ,          //sys clock\",\n\"    input      sys_rst_n    ,          //sys rst\",\n\" \",\n\"    //ctrl signals\",\n\"    input      _en          ,          //enable signals \",\n\"    output     _done        ,          //finish signals \",\n\" \",\n\"    //data \",\n\"    input      _data_in     ,          //data in\",\n\"    output     _data_out    ,          //data out\",\n\");\",\n\"    localparam  ;\",\n\" \",\n\"    reg         ;\",\n\" \",\n\"    wire        ;\",\n\" \",\n\"    //funtion description\",\n\"    always@(posedge sys_clk or negedge sys_rst_n) begin\",\n\"        if(!sys_rst_n) begin\",\n\"            A &lt;= 'd0 ;\",\n\"        end\",\n\"        else begin\",\n\"            A &lt;= B ;\",\n\"        end\",\n\"    end\",\n\"    assign A &lt;= B? 1'b1:1'b0;\",\n\" \",\n\"    al\",\n\" \",\n\"endmodule\",\n],\n\"description\": \"module\"\n},\n// module\n\"Print to module_tb\": {\n\"prefix\": \"module\",\n\"body\": [\n\"/*----------------------------------------------------------------\",\n\"****designer: \",\n\"****email: \",\n\"****date: \",\n\"****funtions: \",\n\"----------------------------------------------------------------*/\",\n\" \",\n\"`timescale 1ns/1ps\",\n\"module A_tb ();\",\n\"    //parameter\",\n\"    parameter CLOCK_FREQ  = 50_000_000;  //clock frequency\",\n\"    parameter DATA_WIDTH  = 8;           //width of data_width\",\n\"    //sys signals\",\n\"    reg      sys_clk_reg      ;          //sys clock\",\n\"    reg      sys_rst_n_reg    ;          //sys rst\",\n\" \",\n\"    //ctrl signals\",\n\"    reg      _en_reg          ;          //enable signals \",\n\"    wire     _done        ;              //finish signals \",\n\" \",\n\"    //data \",\n\"    reg      _data_in_reg     ;          //data in\",\n\"    wire     _data_out    ;              //data out\",\n\" \",\n\" \",\n\"    // reg =&gt; inst\",\n\"    wire sys_clk       = sys_clk_reg;\",\n\"    wire sys_rst_n     = sys_rst_n_reg;\",\n\" \",\n\"    wire _en           = _en_reg;\",\n\"    wire _data_in_reg    = enspi_n_reg;\",\n\" \",\n\"    localparam  CLOCK_TIME = 10;\",\n\" \",\n\"    //generate clock and rst\",\n\"    always #(CLOCK_TIME) sys_clk_reg=~sys_clk_reg;\",\n\"    initial begin\",\n\"        sys_clk_reg   = 0;\",\n\"        sys_rst_n_reg = 0;\",\n\"        #(4*CLOCK_TIME)\",\n\"        sys_rst_n_reg = 1;\",\n\"    end\",\n\" \",\n\"    //generate reg change,\",\n\"    always #(10*CLOCK_TIME) _en_reg ={$random} % 2;\",\n\"    initial begin\",\n\"        _data_in_reg = 'd0;\",\n\"        #(CLOCK_TIME)\",\n\"        repeat (20)  begin\",\n\"            _data_in_reg = 'd0;\",\n\"            #(CLOCK_TIME)\",\n\"            _data_in_reg = _data_in_reg + 1'b1; \",\n\"        end\",\n\"    end\",\n\" \",\n\"    // instantiate module\",\n\"    A *(\",\n\"        .CLOCK_FREQ(CLOCK_FREQ),\",\n\"        .DATA_WIDTH(DATA_WIDTH),\",\n\"    )\",\n\"    A_inst\",\n\"    (\",\n\"        .sys_clk     (sys_clk           ),\",\n\"        .sys_rst_n   (sys_rst_n_reg     ),\",\n\"        ._en         (en                ),\",\n\"        ._done       (done              ),\",\n\"        ._data_in_reg(_data_in_reg      ),\",\n\"        ._data_out   (_data_out         ),\",\n\"     );\",\n\" \",\n\"endmodule\",\n],\n\"description\": \"module\"\n}\n}\n</code></pre> \u6ce8\u610f\uff1a\u8bf7\u5c3d\u91cf\u4ee3\u7801\u5907\u6ce8\u7528\u82f1\u6587\uff0cPoor English \u90fd\u884c\uff0c\u56e0\u4e3averilog\u8fd9\u79cd\u4ee3\u7801\u8fd8\u662f\u91c7\u7528vcs+verdi\u6765\u4eff\u771f\u6bd4\u8f83\u597d\uff0c\u901f\u5ea6\u5feb\uff0c\u800c\u4e14\u5bf9\u4efb\u610f\u4fe1\u53f7\u90fd\u53ef\u4ee5\u8c03\u7528\u4fe1\u53f7\uff0cvcs+verdi\u5bf9\u4e2d\u6587\u4e0d\u592a\u53cb\u597d\u3002\u53e6\u5916\uff0c\u5bf9\u4e8emodule\u6a21\u5757\u5b9a\u4e49\u7684\u65f6\u5019\uff0c\u4ee3\u7801\u884c\u540e\u5199\u8be5\u4fe1\u53f7\u4f5c\u7528\uff0c\u5e76\u5206\u63a5\u53e3\u7c7b\u578b\u524d\u4e00\u884c\u6765\u5199\u8be5\u7ec4\u4fe1\u53f7\u4f5c\u7528\u3002module\u6a21\u5757\u4fe1\u53f7\u5c3d\u53ef\u80fd\u5730\u5bf9\u9f50\u3002\u54ea\u6015\u662f\u6807\u70b9\u7b26\u53f7\uff0c\u8fd9\u6837\u53ef\u4ee5\u5217\u9009\u62e9\uff0c\u4f8b\u5316\u5730\u65f6\u5019\u975e\u5e38\u65b9\u4fbf\uff01\uff01\uff01\uff01\u3002</p> <p>\u53e6\u5916\u5bf9\u4e8e\u7ecf\u5e38\u5199\u7684\u4ee3\u7801\uff0c\u4e5f\u53ef\u4ee5\u901a\u8fc7\u8fd9\u79cd\u65b9\u5f0f\u6765\u81ea\u52a8\u8865\u5168\u3002</p> <p>\u5728\u865a\u62df\u673a\u4e2d\u7528VCS+Verdi\u7684makefile\u6587\u4ef6\u8bf7\u53c2\u8003VCS\u4eff\u771f\u6559\u7a0b(\u4e00)\uff1aVerilog+\u6ce2\u5f62+Makefile</p> <p>\u53e6\u5916\u8fd8\u5e0c\u671b\u6bcf\u4e2a\u6a21\u5757\u5c3d\u53ef\u80fd\u5730\u5728\u5f00\u59cb\u5199\u4e0a\u7b14\u540d+\u8054\u7cfb\u65b9\u5f0f+\u65e5\u671f+\u529f\u80fd\u63cf\u8ff0\uff08\u4f1a\u501f\u52a9\u63d2\u4ef6\u751f\u6210\u65f6\u5e8f\u56fe\u5730\u5c3d\u91cf\u63d2\u4e0a\u65f6\u5e8f\u56fe\u65b9\u4fbf\u56de\u987e\uff09\u3002</p> <p>\u6279\u6ce8\uff1a\u5199\u6b64\u535a\u5ba2\u4e3b\u8981\u662f\u4e2a\u4eba\u8bb0\u5f55\u5b66\u4e60\u5185\u5bb9\uff0c</p>"},{"location":"manuscript/03_blog/002_Use_computer/Listary%E4%BB%8B%E7%BB%8D/","title":"Listary\u4ecb\u7ecd","text":"<p>\u7535\u8111\u6587\u4ef6\u4e00\u65e6\u591a\u4e86\uff0cwindows\u81ea\u5e26\u7684\u67e5\u627e\u5c31\u975e\u5e38\u6162</p> <p></p> <p>\u8fd9\u91cc\u4ecb\u7ecdListary\u8f6f\u4ef6\u53ef\u4ee5\u5feb\u901f\u7684\u67e5\u627e\u7535\u8111\u4e2d\u7684\u6587\u4ef6</p>"},{"location":"manuscript/03_blog/002_Use_computer/Listary%E4%BB%8B%E7%BB%8D/#1","title":"1\u3001\u4e0b\u8f7d\u5b89\u88c5","text":"<p>\u8bf7\u79fb\u6b65\u5b98\u7f51\u4e0b\u8f7dlistary\uff0c\u5927\u5c0f~=6M\u3002</p> <p></p> <p>\u5b89\u88c5\u81f3\uff1aD://Program//Tool_Software//listary\u4e2d\u3002</p> <p></p> <p>\u7136\u540e\u76f4\u63a5\u8fd0\u884c\u5373\u53ef\uff0c\u8f6f\u4ef6\u9ed8\u8ba4\u5f00\u673a\u81ea\u52a8\u542f\u52a8\u3002</p> <p></p>"},{"location":"manuscript/03_blog/002_Use_computer/Listary%E4%BB%8B%E7%BB%8D/#2","title":"2\u3001\u4f7f\u7528\uff1a","text":"<p>\u53cc\u51fbCtrl\u4fbf\u53ef\u641c\u7d22\u3002</p> <p></p> <p>\u53f3\u952e\u53ef\u4ee5\u9009\u62e9\u4e00\u4e9b\u52a8\u4f5c\u3002</p> <p></p> <p>\u5728\u4e00\u4e9b\u6587\u4ef6\u5939\u4e0b\u53ef\u4ee5\u5de6\u952e\u53cc\u51fb\u8c03\u7528\u4e00\u4e9b\u547d\u4ee4\u6216\u8df3\u8f6c\u4f4d\u7f6e\u3002</p> <p></p>"},{"location":"manuscript/03_blog/002_Use_computer/skill/","title":"\u7535\u8111\u4f7f\u7528\u6280\u5de7","text":""},{"location":"manuscript/03_blog/002_Use_computer/skill/#c","title":"\u4e00\u3001C\u76d8\u6587\u4ef6\u8fc1\u79fb","text":"<p>windows\u4e0b\u7684C\u76d8\u7684\u56fe\u7247\u3001\u89c6\u9891\u6587\u6863\u3001\u97f3\u4e50\u3001\u684c\u9762\u8fc1\u79fb\u5230D\u76d8system\u6587\u4ef6\u5939\u4e0b\uff1a  </p> <p>\u76ee\u7684\u5728\u4e8e\uff0c\u4e0b\u8f7d\u7684\u6587\u4ef6\u653eC\u76d8\u4e45\u4e86\u7206\u76d8\uff0c\u6587\u6863\u4f1a\u81ea\u52a8\u5b58\u653e\u4e00\u4e9b\u8f6f\u4ef6\u7684\u4e1c\u897f\uff0c\u5e73\u5e38\u559c\u6b22\u653e\u684c\u9762\u7684\uff0c\u5176\u5b9e\u672c\u8d28\u4e5f\u662f\u653e\u5728C\u76d8\u4e2d\uff0c\u6240\u4ee5\u5efa\u8bae\u66f4\u6539\u3002</p> <ul> <li> <p>\u9009\u4e2d\u56fe\u7247\u6587\u4ef6\u5939\uff0c\u53f3\u51fb=&gt;\u5c5e\u6027 </p> </li> <li> <p>\u4f4d\u7f6e=&gt;\u79fb\u52a8\u5230\u5176\u4ed6\u76d8 </p> </li> <li> <p>\u79fb\u52a8\u4e0b\u8f7d\uff0c\u89c6\u9891\u3001\u6587\u6863\u3001\u97f3\u4e50\u3001\u684c\u9762\u3001\u56fe\u7247\u5230\u975eD\u76d8 </p> </li> </ul>"},{"location":"manuscript/03_blog/002_Use_computer/skill/#_2","title":"\u4e8c\u3001\u786c\u76d8\u7ba1\u7406","text":""},{"location":"manuscript/03_blog/002_Use_computer/skill/#_3","title":"\u539f\u7531:","text":"<p>\u5982\u679c\u5bf9\u4e2a\u4eba\u6587\u4ef6\u7ba1\u7406\u6bd4\u8f83\u5230\u4f4d\u53ef\u4ee5\u5ffd\u7565\u6b64\u6761\u3002  </p> <p>\u6c42\u5b66\u671f\u95f4\uff0c\u975e\u81ea\u5df1\u7684\u7535\u8111\uff0c\u5982\u679c\u4e4b\u540e\u4e0d\u4e45\u4fbf\u4f1a\u79bb\u5f00\uff0c\u5c3d\u53ef\u80fd\u5730\u51c6\u59071~2T\u7684\u56fa\u6001\u786c\u76d8\uff0c\u7528\u4e8e\u88c5\u7cfb\u7edf\u548c\u8f6f\u4ef6\u3002\u957f\u671f\u4f7f\u7528\u5b89\u88c5\u4e86\u5f88\u591a\u8f6f\u4ef6\u548c\u73af\u5883\uff0c\u4e34\u8d70\u65f6\u6570\u636e\u4fdd\u5b58\u81f3\u8bfe\u9898\u7ec4\u786c\u76d8\u4e2d\uff0c\u5e76\u5c06\u6d89\u5bc6\u6587\u4ef6\u5220\u9664\u3002\u8fd9\u6837\u5728\u6761\u4ef6\u5141\u8bb8\u65f6\u4fbf\u53ef\u76f4\u63a5\u53d6\u786c\u76d8\u79bb\u5f00\uff0c\u4e4b\u540e\u4fbf\u4e0d\u7528\u518d\u88c5\u7cfb\u7edf\u88c5\u8f6f\u4ef6\u914d\u7f6e\u73af\u5883\u4e86\u3002  </p> <p>\u56fa\u60011~2T\u786c\u76d8\u5206\u533a\uff1a\u5efa\u8bae\u5206256G\u7ed9C\u76d8\uff0c\u5176\u4ed6\u53ea\u5206D\u76d8\u3002 \u5982\u6709\u673a\u68b0\u76d8\u8bf7\u5c06\u6570\u636e\u653e\u7f6e\u673a\u68b0\u76d8\u3002\u6ca1\u6709\u5c31\u65b0\u5efaMy_file\u6587\u4ef6\u5939\u3002</p>"},{"location":"manuscript/03_blog/002_Use_computer/skill/#d","title":"D\u76d8\u5206\u533a\u63a8\u8350\uff1a","text":"<p>Program\uff1a  </p> <ul> <li>Drive\uff1a\u653e\u4e00\u4e9b\u9a71\u52a8\u8f6f\u4ef6</li> <li>Communication\uff1a\u5b89\u88c5\u4ea4\u6d41\u76f8\u5173\u8f6f\u4ef6<ul> <li>QQ</li> <li>Wechat</li> <li>Dingding</li> <li>....</li> </ul> </li> <li>Entertainment\uff1a\u5b89\u88c5\u5a31\u4e50\u76f8\u5173\u8f6f\u4ef6   <ul> <li>kuwo</li> <li>....</li> </ul> </li> <li>Linux\uff1a\u5b89\u88c5linux\u865a\u62df\u673a\uff08\u6709\u4eba\u5efa\u8bae\u56fa\u6001\u4e0d\u8981\u653e\u865a\u62df\u673a\uff09</li> <li>Programming\uff1a\u7f16\u7a0b\u7c7b\u8f6f\u4ef6<ul> <li>Vscode</li> </ul> </li> <li>Tool_Software\uff1a\u4e00\u4e9b\u5de5\u5177\u8f6f\u4ef6</li> <li>SCI_Software\uff1a\u79d1\u7814\u7c7b\u8f6f\u4ef6<ul> <li>Origin_Pro</li> <li>....</li> </ul> </li> </ul> <p>My_File\uff1a\u653e\u4e2a\u4eba\u6587\u4ef6  </p> <ul> <li>Program<ul> <li>Communication\uff1a\u6ce8\u610f\uff0cQQ\u3001\u5fae\u4fe1\u7b49\u9700\u8981\u5728\u8f6f\u4ef6\u4e2d\u66f4\u6539\uff01\uff01\u5efa\u8bae\u66f4\u6539<ul> <li>qq_file\uff1a</li> <li>wechat_file\uff1a</li> </ul> </li> <li>Computer_file\uff1a\u5b58\u653e\u7cfb\u7edf\u7684\u4e0b\u8f7d\u3001\u56fe\u7247\u3001\u6587\u6863\u3001\u97f3\u4e50\u3001\u89c6\u9891\u3001\u684c\u9762\u3002   \u6700\u597d\u662f\u7cfb\u7edf\u4e0b\u8f7d\u4e5f\u653e\u8fd9\u91cc\u9762\uff01\uff01\uff01</li> <li>...</li> </ul> </li> <li>Project\uff1a<ul> <li>Origin_Pro\uff1a\u7528\u5b83\u753b\u56fe\u540eCtrl+J\u653eword\u540e\uff0c\u4ee5\u540e\u53ef\u4ee5\u53cc\u51fb\u56fe\u7247\u6253\u5f00\uff0c\u76ee\u524d\u6211\u89c1\u8fc7\u552f\u4e00\u8ddfword\u548cPPT\u7b49\u4ea4\u4e92\u826f\u597d\u7684\u8f6f\u4ef6\u3002</li> <li>...</li> </ul> </li> <li>Word\uff1a\u8868\u793a\u6587\u5b57\u7c7b\u6587\u6863<ul> <li>Obsidian_Pro</li> <li>Vscode_Pro</li> <li>Word_file</li> <li>Zotero_Pro</li> <li>...</li> </ul> </li> <li>Temp\uff1a\u4e00\u4e9b\u7f13\u5b58\u6587\u4ef6\uff0c\u4f8b\u5982\u4e00\u4e9b\u6682\u65f6\u6ca1\u6709\u5f52\u7c7b\u7684\u6587\u6863</li> <li>Img\uff1a\u4e00\u4e9b\u8f6f\u4ef6\u5b89\u88c5\u5305</li> <li>Backups\uff1a\u4e00\u4e9b\u4e2a\u4eba\u7684\u6587\u4ef6\u5907\u4efd\uff0c\u6216\u8005\u624b\u673a\u7684\u76f8\u518c\u5907\u4efd</li> <li>Others\uff1a\u975e\u81ea\u5df1\u4e00\u4e9b\u6587\u4ef6</li> </ul>"},{"location":"manuscript/03_blog/002_Use_computer/skill/#_4","title":"\u6ce8\u610f\uff1a","text":"<ul> <li>\u5c3d\u53ef\u80fd\u5730\u7528\u82f1\u8bed\u52a0\u4e0b\u5212\u7ebf\u5730\u5f62\u5f0f\u547d\u540d\u6587\u4ef6\u5939\uff0c\u8fd9\u6837\u6bd4\u8f83\u517c\u5bb9\u4e00\u4e9b\u8f6f\u4ef6</li> <li>\u81ea\u5df1\u521b\u4f5c\u6587\u6863\u548c\u7cfb\u7edf\u957f\u671f\u79ef\u7d2f\u5730\u6587\u6863\u5c3d\u91cf\u5206\u5f00\u3002\u6709\u5e8f\u7ba1\u7406</li> </ul> <p>\u53e6\u5916\u5206\u7c7b\u8fd9\u4e48\u591a\uff0c\u600e\u4e48\u67e5\uff1f</p> <p>\u4ecb\u7ecd\u4e00\u4e2a\u597d\u8f6f\u4ef6\uff1alistary\u3002</p> <p>\u8bf7\u67e5\u770bListary\u4ecb\u7ecd\u3002</p>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/","title":"\u57fa\u4e8emkdocs\u642d\u5efa\u4e2a\u4eba\u7f51\u7ad9","text":""},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#1","title":"1. \u5173\u4e8e\u73af\u5883","text":"<p>\u57fa\u4e8epython3.9\u521b\u5efa\u865a\u62df\u73af\u5883\uff0cpython\u73af\u5883\u914d\u7f6e\u6307\u4ee4\u53c2\u8003python\u73af\u5883\u8bbe\u7f6e </p> <p>\u5982\u679c\u5b89\u88c5\u6709anaconda\uff0c\u5219\u7528anaconda\u521b\u5efa\u73af\u5883</p> <pre><code># \u521b\u5efa\u865a\u62df\u73af\u5883\nconda create -n mkdocs_env python=3.9\n# \u6fc0\u6d3b\u865a\u62df\u73af\u5883\uff1a\nconda activate mkdocs_env\n# \u68c0\u67e5pip list\u662f\u4e0d\u662f\u7a7a\u7684\npip list\n</code></pre>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#2-mkdocs","title":"2. \u5173\u4e8emkdocs","text":"<p>\u7528mkdocs\u5728github\u4e0a\u90e8\u7f72\u4f7f\u7528\u975e\u5e38\u65b9\u4fbf\uff1a\u53ef\u4ee5\u5c06markdown\u5168\u90e8\u8f6c\u4e3aHTML\uff0c\u53ef\u4ee5\u90e8\u7f72\u5230\u670d\u52a1\u5668\u6216\u8005github\u3002</p>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#3-mkdocs","title":"3. \u5b89\u88c5mkdocs","text":"<pre><code>pip install Mkdocs\n</code></pre> <p>\u5b89\u88c5 &amp; \u914d\u7f6e\u4e3b\u9898</p> <pre><code>pip install mkdocs-material\n</code></pre> <pre><code>theme:\n    name:material\n</code></pre> <p>\u6587\u672b\u6211\u4f1a\u9644\u4e0a\u6211\u81ea\u5df1\u7f51\u9875\u7684mkdocs.yml\u6587\u4ef6</p> <p>mkdocs.yml\u9700\u8981\u4fee\u6539\u7684\u5730\u65b9\uff1a <pre><code>site_name: # \u7f51\u9875\u540d\u5b57\ntheme:\n    favicon: assets/images/favicon.png # \u7f51\u9875\u7684\u6807\u7b7e\u56fe\n    logo: assets/images/logo.png   # \u4e3b\u9875\u7684\u4e2a\u4ebalog\n    name:material # \u60f3\u4f7f\u7528\u7684\u4e3b\u9898\n</code></pre></p>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#4","title":"4. \u521b\u5efa\u9879\u76ee","text":"<pre><code>mkdocs new my_website\ncd my_website\n</code></pre> <p>\u521b\u5efa\u540e\u6587\u4ef6\u5939\u662f\u8fd9\u6837\u7684\uff1a</p> <p></p> <p>\u9884\u89c8\u9879\u76ee\uff1a\u5148\u8fdb\u5165my_website\u6587\u4ef6\u5939\uff0c\u518d\u8fd0\u884c<code>mkdocs serve</code></p> <p><pre><code>cd my_website\nmkdocs serve\n</code></pre> \u672c\u5730\u94fe\u63a5  </p> <p></p>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#5","title":"5. \u9875\u9762\u5e03\u5c40","text":"<p>\u5bfc\u822a\u680f\u652f\u6301\u591a\u7ea7\u5e03\u5c40\uff1a</p>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#6-github","title":"6. github\u4e0a\u4f20\uff1a","text":"<p>\u521b\u5efa\u65b0\u7684\u4ed3\u5e93 </p> <p> \u5c06\u672c\u5730\u63a8\u9001\u5230\u4ed3\u5e93\uff1a</p> <p> git\u4ee5\u53ca\u4e0a\u4f20github\u547d\u4ee4\uff1a <pre><code>git init\ngit add README.md\ngit commit -m \"first commit\"\ngit branch -M main\ngit remote add origin yourgithub.git\ngit push -u origin main\n</code></pre></p>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#7-github","title":"7. \u90e8\u7f72\u5230github","text":"<ul> <li>\u5b8c\u6210github\u4ed3\u5e93\u521b\u5efa</li> <li>\u672c\u5730\u505a\u5b8c\u540egit\u4e4b\u540epush\u5230github\u8fdc\u7a0b\u4ed3\u5e93 <pre><code>git push origin main\n</code></pre></li> <li>\u8fdb\u5165my_website\u6587\u4ef6\u5939\uff0c\u8fdb\u884c\u90e8\u7f72\uff1a <pre><code>mkdocs gh-deploy\n</code></pre> \u90e8\u7f72\u540e\u9700\u8981\u7b49\u5f85&gt;30s\u5de6\u53f3\u624d\u4f1a\u5b8c\u6210\u6e32\u67d3\uff0c\u7a0d\u5b89\u52ff\u8e81\u3002 <pre><code>https://yourhub.github.io/yourrepositories/\n</code></pre></li> </ul>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#8","title":"8. \u540e\u7eed\u4e0a\u4f20\uff1a","text":"<p>\u5728\u76f8\u5e94\u7684\u6587\u4ef6\u5939\u4e0b\uff1a</p> <pre><code>git add .\ngit commit -m \"update\"\ngit push -u origin main\nmkdocs gh-deploy\n</code></pre> <p>\u975e\u5e38\u611f\u8c228047-up\u4e3b\u7684\u89c6\u9891\u5e2e\u52a9\uff0c\u8ba9\u6211\u5feb\u901f\u638c\u63e1\u4e2a\u4eba\u7f51\u7ad9\u642d\u5efa\u3002\u4e5f\u975e\u5e38\u611f\u8c22MkDocs \u4f5c\u8005\u7684\u8d21\u732e\uff0c\u611f\u8c22github pages\u5e73\u53f0</p> <p>\u8fd9\u91cc\u662f\u6211\u7684\u4e2a\u4eba\u535a\u5ba2\u7f51\u7ad9Pisceshub</p>"},{"location":"manuscript/03_blog/002_Use_computer/%E5%9F%BA%E4%BA%8Emkdocs%E6%90%AD%E5%BB%BA%E4%B8%AA%E4%BA%BA%E7%BD%91%E7%AB%99/#9","title":"9. \u9644\u4ef6\uff1a","text":"<p>mkdocs.yml\u6587\u4ef6\u5185\u5bb9\uff1a</p> <pre><code>site_name: Pisceshub\ntheme:\n  favicon: assets/images/favicon.png\n  logo: assets/images/logo.png\n  name: material\n  language: en\n  features:\n    - navigation.path\n    - navigation.instant\n    - navigation.tracking\n    - navigation.prune\n    # - toc.integrate\n    - navigation.top\n    - search.share\n    - header.autohide\n    - announce.dismiss\n    - navigation.footer\n\n  palette:\n    # Palette toggle for light mode\n    - media: \"(prefers-color-scheme: light)\"\n      scheme: default\n      ## \u8bbe\u7f6e\u989c\u8272\n      # red\uff0c pink\uff0c purple\uff0c deep purple\uff0c indigo\uff0c blue\uff0c \n      # light blue\uff0ccyan\uff0cteal\uff0cgreen\uff0clight green\uff0clime\uff0c\n      # yellow\uff0camber\uff0corange\uff0cdeep orange\n      primary: black  \n      accent: indigo\n      toggle:\n        icon: material/weather-sunny\n        name: Switch to dark mode\n\n    # Palette toggle for dark mode\n    - media: \"(prefers-color-scheme: dark)\"\n      scheme: slate\n      primary: black\n      accent: blue grey\n      toggle:\n        icon: material/weather-night\n        name: Switch to light mode\n  font:\n    text: Roboto\n    code: Roboto Mono\nextra_css:\n  - stylesheets/extra.css\n\n# extra:\n#   homepage: https://example.com\n\nextra:\n  version:\n    provider: mike\n  consent:\n    title: Cookie consent\n    description: &gt;- \n      We use cookies to recognize your repeated visits and preferences, as well\n      as to measure the effectiveness of our documentation and whether users\n      find what they're searching for. With your consent, you're helping us to\n      make our documentation better.\n\ncopyright: &gt;\n  Copyright &amp;copy; 2016 - 2023 Martin Donath \u2013\n  &lt;a href=\"#__consent\"&gt;Change cookie settings&lt;/a&gt;\n\nextra_javascript:\n  - javascripts/consent.js\n  - '//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js'\n  - javascripts/config.js\n  - https://polyfill.io/v3/polyfill.min.js?features=es6\n  - https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js\n\nplugins:\n  - search\n  - tags\n\nmarkdown_extensions:\n  - pymdownx.arithmatex:\n      generic: true\n</code></pre> <ul> <li>\u52a0\u5165\u672c\u7ad9\u8fd0\u884c\u65f6\u95f4\u65b9\u6cd5\uff1a</li> </ul> <p>\u793a\u4f8b\uff1a </p> <p></p> <p>\u4ee3\u7801\uff1a</p> <pre><code>&lt;hr&gt;  \n\n&lt;span id=\"runtime_span\"&gt;&lt;/span&gt;  \n\n&lt;script type=\"text/javascript\"&gt;\nfunction show_runtime()\n{\n    window.setTimeout(\"show_runtime()\",1000);\n    X=new Date(\"6/30/2023 17:20:00\");\n    Y=new Date();\n    T=(Y.getTime()-X.getTime());\n    M=24*60*60*1000;\n    a=T/M;A=Math.floor(a);\n    b=(a-A)*24;\n    B=Math.floor(b);\n    c=(b-B)*60;\n    C=Math.floor((b-B)*60);\n    D=Math.floor((c-C)*60);\n    runtime_span.innerHTML=\"\u672c\u7ad9\u5df2\u8fd0\u884c: \"+A+\"\u5929\"+B+\"\u5c0f\u65f6\"+C+\"\u5206\"+D+\"\u79d2\"\n}\nshow_runtime();\n\n&lt;/script&gt;\n</code></pre> <ul> <li>\u5feb\u901f\u66f4\u65b0\u7f51\u7ad9\u6307\u4ee4\uff1a</li> </ul> <p>\u53ef\u4ee5\u5c06\u8be5\u7ec4\u547d\u4ee4\u8bbe\u5b9a\u4e3aUpdate_website.cmd\u6587\u4ef6\uff0c\u4ee5\u540e\u5728obsidian\u4e2d\u70b9\u51fb\u8fd0\u884c\u5373\u53ef\u3002</p> <pre><code>cd F:\\My_work_file\\Program_file\\Obsidian_file\\My_World\\04_My_website\ngit add .\ngit commit -m \"update\"\ngit push -u origin main\nmkdocs gh-deploy\n</code></pre> <ul> <li>\u672c\u5730\u5feb\u901f\u9884\u89c8\u7f51\u7ad9\u6307\u4ee4\uff1a \u53ef\u4ee5\u5c06\u8be5\u7ec4\u547d\u4ee4\u8bbe\u5b9a\u4e3aPreview_website.cmd\u6587\u4ef6\uff0c\u4ee5\u540e\u5728obsidian\u4e2d\u70b9\u51fb\u8fd0\u884c\u5373\u53ef\u3002</li> </ul> <pre><code>cd F:\\My_work_file\\Program_file\\Obsidian_file\\My_World\\04_My_website\nmkdocs serve\n</code></pre> <p>\u6ce8\uff1a\u76ee\u524d\u7f51\u7ad9\u7684\u8bc4\u8bba\u529f\u80fd\u6682\u65f6\u8fd8\u6ca1\u6709\u53c2\u8003\u6587\u7ae0\u8c03\u901a\uff0c\u540e\u7eed\u6709\u65f6\u95f4\u6211\u4f1a\u7ee7\u7eed\u8865\u4e0a\u3002</p>"},{"location":"manuscript/03_blog/003_Python/python%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE/","title":"python\u73af\u5883\u8bbe\u7f6e","text":""},{"location":"manuscript/03_blog/003_Python/python%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE/#anaconda","title":"\u6c47\u603banaconda\u547d\u4ee4\uff1a","text":"<p>anaconda\u73af\u5883\u6fc0\u6d3b\u5378\u8f7d\u5b89\u88c5\u521b\u5efa \u00a0</p> <ul> <li>\u521b\u5efa\u865a\u62df\u73af\u5883\uff1a</li> </ul> <pre><code>conda create -n env_name python=3.9\n</code></pre> <ul> <li>\u6fc0\u6d3b\u865a\u62df\u73af\u5883\uff1a</li> </ul> <pre><code>conda activate env_name\n</code></pre> <ul> <li>\u9000\u51fa\u5f53\u524d\u73af\u5883\uff1a</li> </ul> <pre><code>conda deactivate env_name\n</code></pre> <ul> <li>\u5220\u9664\u73af\u5883\uff1a</li> </ul> <pre><code>conda remove -n your_env_name --all\n</code></pre> <ul> <li>\u67e5\u770b\u5b89\u88c5\u7684\u5305\uff1a\u67e5\u770b\u5b89\u88c5\u4e86\u54ea\u4e9b\u5305\u3002 \u00a0</li> </ul> <pre><code>conda list\n</code></pre> <ul> <li>\u5b89\u88c5\u5305\uff1a\u00a0</li> </ul> <pre><code>conda install package_name(\u5305\u540d) \n</code></pre> <ul> <li>\u67e5\u770b\u5f53\u524d\u5b58\u5728\u54ea\u4e9b\u865a\u62df\u73af\u5883\uff1a \u00a0</li> </ul> <pre><code>conda env list\nor: conda info -e\n</code></pre> <ul> <li>\u68c0\u67e5\u66f4\u65b0\u5f53\u524d</li> </ul> <pre><code>conda\uff1aconda update conda\n</code></pre>"},{"location":"manuscript/03_blog/003_Python/python%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE/#-i","title":"\u955c\u50cf\u6e90\u7f51\u5740\uff1a-i","text":"<ul> <li>\u6e05\u534e\uff1a</li> </ul> <pre><code>https://pypi.tuna.tsinghua.edu.cn/simple\n</code></pre> <ul> <li>\u963f\u91cc\u4e91\uff1a</li> </ul> <pre><code>http://mirrors.aliyun.com/pypi/simple/\n</code></pre> <ul> <li>\u4e2d\u56fd\u79d1\u6280\u5927\u5b66 </li> </ul> <pre><code>https://pypi.mirrors.ustc.edu.cn/simple/\n</code></pre> <ul> <li>\u534e\u4e2d\u7406\u5de5\u5927\u5b66\uff1a</li> </ul> <pre><code>http://pypi.hustunique.com/\n</code></pre> <ul> <li>\u5c71\u4e1c\u7406\u5de5\u5927\u5b66\uff1a</li> </ul> <pre><code>http://pypi.sdutlinux.org/\n</code></pre> <ul> <li>\u8c46\u74e3\uff1a</li> </ul> <pre><code>http://pypi.douban.com/simple/\n</code></pre>"},{"location":"manuscript/03_blog/003_Python/python%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE/#whl","title":"whl\u7684\u79bb\u7ebf\u5e93\u5b89\u88c5\uff1a","text":"<ul> <li>pytorch\u7684\u5b89\u88c5\uff1a \u00a0</li> </ul> <p><pre><code>torch-1.11.0+cu113-cp39-cp39-win_amd64.whl + torchaudio-0.11.0+cu113-cp39-cp39-win_amd64.whl torchvision -i https://mirror.sjtu.edu.cn/pytorch-wheels/cu113/?mirror_intel_list\n</code></pre> \u00a0- \u67e5\u770b\u6a21\u578b\u7684\u5e93</p> <pre><code>torchsummary\nor: prettytable\n</code></pre>"},{"location":"manuscript/03_blog/003_Python/python%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE/#_1","title":"\u5b89\u88c5\u6307\u5b9a\u7248\u672c\uff1a","text":"<p>pip \u5b89\u88c5</p> <p><pre><code>pip install pytorch==0.1.10\n</code></pre> conda \u5b89\u88c5 <pre><code>conda install pytorch=0.1.10 -c soumith\n</code></pre></p>"},{"location":"manuscript/03_blog/003_Python/python%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE/#_2","title":"\u5f53\u524d\u6587\u4ef6\u5939\u4e0b\u521b\u5efa\u865a\u62df\u73af\u5883","text":"<p>\u865a\u62df\u73af\u5883\u521b\u5efa <pre><code>python -m venv env_name\n</code></pre></p> <p>\u6fc0\u6d3b\u8be5\u73af\u5883\uff1a \u00a0</p> <pre><code>env_name\\Script\\activate\n</code></pre> <p>\u5347\u7ea7\u8be5\u73af\u5883pip\uff1a \u00a0</p> <pre><code>pip install --upgrade pip\n</code></pre>"},{"location":"manuscript/03_blog/003_Python/python%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE/#_3","title":"\u6307\u5b9a\u67d0\u865a\u62df\u73af\u5883\u5b89\u88c5\u5378\u8f7d\u5e93","text":"<p>\u793a\u4f8b\uff1a\u5b89\u88c5python\u7684\u4e32\u53e3\u7684\u5e93 \u00a0</p> <pre><code>pip install pyserial\nF:\\Program\\Programming\\Python\\Anaconda3\\Scripts\\pip3 install pyserial -i https://pypi.tuna.tsinghua.edu.cn/simple/\n</code></pre> <p>\u5378\u8f7dpython\u7684\u4e32\u53e3\u7684\u5e93 \u00a0</p> <pre><code>D:\\Anaconda3_2022.10\\Scripts\\pip3 uninstall serial\n</code></pre> <p>\u91cd\u88c5\u5e93\u6587\u4ef6</p> <pre><code>pip install --force-reinstall -t D:\\Anaconda3_2022.10\\Lib\\site-packages tokenizers==0.13 -i https://pypi.tuna.tsinghua.edu.cn/simple/\n</code></pre>"},{"location":"manuscript/03_blog/003_Python/python%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE/#pip","title":"\u6c38\u4e45\u8bbe\u7f6e\u81ea\u5df1\u7684pip\u6e90\u4e3a\u6e05\u534e\u6e90\uff1a","text":"<pre><code>python -m pip install --upgrade pip\npip config set global.index-url https://pypi.tuna.tsinghua.edu.cn/simple\n</code></pre> <p>\u4e34\u65f6\u4f7f\u7528\u5347\u7ea7pip <pre><code>python -m pip install -i https://pypi.tuna.tsinghua.edu.cn/simple --upgrade pip\n</code></pre></p> <p>\u914d\u7f6e\u591a\u4e2a\u955c\u50cf\u6e90 <pre><code>pip config set global.extra-index-url \"&lt;url1&gt; &lt;url2&gt;...\"\n</code></pre></p>"},{"location":"manuscript/03_blog/004_software/%E5%85%B6%E4%BB%96%E8%BD%AF%E4%BB%B6/","title":"Others","text":"<p>\u63a8\u8350\u4e00\u4e9b\u5e38\u7528\u7684\u5c0f\u5de5\u5177\u8f6f\u4ef6  </p> <ul> <li>listary\uff1a ctrl\u53cc\u51fb\u67e5\u627e\u7535\u8111\u6587\u4ef6</li> <li>quicklook\uff1awindows\u4e0b\u7684\u7a7a\u683c\u9884\u89c8\u6587\u4ef6</li> <li>7zip\uff1a\u8f7b\u91cf\u7ea7\u89e3\u538b\u8f6f\u4ef6</li> <li>\u8fdc\u7a0b\u684c\u9762\u8fde\u63a5\uff1awindows\u4e0b\u5c40\u57df\u7f51\u8fde\u63a5\u5176\u4ed6windows\u6700\u539f\u751f\u7684\u4e86\u3002</li> <li>OneDrive\uff1a\u5b66\u751f\u90ae\u7bb1\u67091T\u4e91\u7a7a\u95f4</li> <li>\u798f\u6615\u7f16\u8f91\u5668\uff1aPDF\u7f16\u8f91\u5668\uff08\u4ea4\u5927\u6709\u7248\u6743\uff09</li> <li>Internet Download Manager: \u6587\u4ef6\u4e0b\u8f7d\u8f6f\u4ef6\uff08\u642d\u914d\u6d4f\u89c8\u5668\u63d2\u4ef6\u53ef\u4ee5\u6ee1\u901f\u4e0b\u8f7d\u67d0\u7f51\u76d8\uff09</li> <li>XCOM\uff1a\u4e32\u53e3\u5de5\u5177</li> <li>Xmanager\uff1a\u8fdc\u7a0b\u4f20\u8f93\u5de5\u5177</li> </ul>"},{"location":"manuscript/03_blog/004_software/%E6%88%91%E4%BC%9A%E7%9A%84%E4%B8%93%E4%B8%9A%E8%BD%AF%E4%BB%B6/","title":"Major","text":"<ul> <li>IC\u8bbe\u8ba1\uff1aVCS+Verdi\u3001Candence\u3001DC</li> <li>FPGA\u8bbe\u8ba1\uff1aVivado\u3001Quartus\u3001modelsim</li> <li>\u786c\u4ef6\u8bbe\u8ba1\uff1aAD\u3001\u7acb\u521beda\u3001SOLIDWORKS </li> <li>\u7f16\u7a0b\u7c7b\uff1aKeil\u3001STM32Cube\u3001Labview</li> <li>\u4eff\u771f\u7c7b\uff1aCOMSOL\u3001Simulink</li> <li>\u865a\u62df\u673a\uff1alinux\uff08centos\uff0cubuntu\uff09</li> <li>\u7f16\u7a0b\u8bed\u8a00\uff1averilog\u3001python\u3001c/c++\u3001matlab\u3001bash</li> <li>\u7f16\u8f91\u7c7b\uff1aVscode\u3001obsidian\u3001Zotero\u3001latex\uff08markdown\uff09</li> <li>\u7f8e\u5316\u7c7b\uff1aPS\uff0cPR</li> </ul> <p>\u5176\u4ed6\u7684\u4e13\u4e1a\u8f6f\u4ef6\u6216\u591a\u6216\u5c11\u90fd\u63a5\u89e6\u8fc7\uff0c\u4f46\u6ca1\u6709\u600e\u5e38\u7528\u3002</p>"},{"location":"manuscript/03_blog/004_software/%E6%96%87%E5%AD%97%E7%BC%96%E8%BE%91%E7%B1%BB/","title":"Writing","text":""},{"location":"manuscript/03_blog/004_software/%E6%96%87%E5%AD%97%E7%BC%96%E8%BE%91%E7%B1%BB/#vscode","title":"\u9996\u63a8VScode\uff1a","text":"<p>\u4f18\u70b9\uff1a</p> <ul> <li>\u8be5\u8f6f\u4ef6\u672c\u8eab\u652f\u6301markdown\u8bed\u6cd5\uff0c\u672c\u7f51\u7ad9\u5185\u5bb9\u5927\u90fd\u662f\u57fa\u4e8e\u8be5\u8f6f\u4ef6\u7f16\u5199\u3002</li> <li>\u901a\u8fc7\u5b89\u88c5\u4ee3\u7801\u8fd0\u884c\u7684\u63d2\u4ef6\u652f\u6301\u4ee3\u7801\u8fd0\u884c\uff1a\u4f8b\u5982python\u3001java\u3001C/C++\u3001verilog\u7b49\u7b49   \u642d\u914d\u4ecb\u7ecd\u5982\u4f55\u4f7f\u7528Vscode\u6765\u5feb\u901f\u7f16\u8f91\u4ee3\u7801\u80fd\u591f\u5feb\u901f\u7684\u5b8c\u6210\u4ee3\u7801\u7f16\u5199\uff0c\u5e76\u4e14\u63d0\u4f9b\u7684\u65f6\u95f4\u7ebf\u80fd\u591f\u975e\u5e38\u65b9\u4fbf\u67e5\u627e\u4e4b\u524d\u7684\u4ee3\u7801\u6587\u5b57\u5185\u5bb9\u3002</li> <li>\u901a\u8fc7\u63d2\u4ef6git\u548cgithub\u7248\u672c\u63a7\u5236\u3002</li> <li>\u591a\u5e73\u53f0\u652f\u6301\uff01 </li> </ul> <p>Vscode\u65f6\u95f4\u7ebf\u5c55\u793a\uff1a  </p> <p> </p>"},{"location":"manuscript/03_blog/004_software/%E6%96%87%E5%AD%97%E7%BC%96%E8%BE%91%E7%B1%BB/#obsidian","title":"\u5176\u6b21\uff1aobsidian","text":"<p>\u4f18\u70b9\uff1a  </p> <ul> <li>\u8be5\u8f6f\u4ef6\u672c\u8eab\u652f\u6301markdown\u8bed\u6cd5\uff0c\u6211\u7684\u5927\u591a\u6570\u7b14\u8bb0\u5185\u5bb9\u91c7\u7528\u8be5\u8f6f\u4ef6\u7f16\u8f91\u3002</li> <li>\u652f\u6301\u975e\u5e38\u591a\u7684\u63d2\u4ef6\u6765\u6ee1\u8db3\u4e2a\u4eba\u9700\u6c42\uff0c\u652f\u6301\u63d2\u4ef6\u5f62\u5f0f\u7684\u591a\u7aef\u540c\u6b65</li> <li>\u53ef\u4ee5\u4e0ezotero\u8054\u52a8\uff01\uff0c\u5199\u5b8c\u53ef\u4ee5\u8f6clatex\u6216\u8005word\uff01\u8fd9\u662f\u6700\u5173\u952e\u7684\uff0c\u5199\u8bba\u6587\u5fc5\u5907\uff01</li> <li>\u652f\u6301latex\u516c\u5f0f\uff0c\u5728\u7ebfLaTeX\u516c\u5f0f\u7f16\u8f91\u5668-\u7f16\u8f91\u5668 (latexlive.com)</li> <li>\u591a\u5e73\u53f0\u591a\u7aef\u652f\u6301</li> </ul> <p>\u5b66\u4e60\u94fe\u63a5\uff1a  </p> <ul> <li>\u4e00\u5c0f\u65f6\u4e0a\u624bobsidian</li> <li>Obsidian-\u63d2\u4ef6\u63a8\u8350</li> <li>\u79d1\u7814\u751f\u4ea7\u529b\uff1aObsidian\u5165\u95e8\u6559\u7a0b_\u54d4\u54e9\u54d4\u54e9_bilibili\uff01\uff01\uff01\uff01\u8bba\u6587\u53c2\u8003\u8fd9\u4e2a\uff01\uff01\uff01\uff01</li> <li>\u5185\u5bb9\u7d22\u5f15\u4e0e\u7b54\u7591\u6574\u7406 - \u98de\u4e66\u4e91\u6587\u6863\uff0c\uff01\uff01\uff01\uff01\u91cd\u70b9\u53c2\u8003\u8fd9\u4e2a\uff01\uff01\uff01\uff01</li> </ul>"},{"location":"manuscript/03_blog/004_software/%E6%96%87%E5%AD%97%E7%BC%96%E8%BE%91%E7%B1%BB/#zotero","title":"zotero","text":"<p>\u4f18\u70b9\uff1a  </p> <ul> <li>\u7ba1\u7406\u6587\u732e\u7684\u795e\u5668\uff01\u53ef\u4ee5\u50cfendnote\u4e00\u6837\u76f4\u63a5\u5728word\u91cc\u63d2\u5165\u6587\u732e\uff0c</li> <li>\u652f\u6301markdown\u8bed\u6cd5\u505a\u7b14\u8bb0\uff0c\u5f15\u7528\uff0c\u622a\u56fe\u3002</li> <li>\u652f\u6301\u63d2\u4ef6\uff01\uff01</li> <li>\u7ffb\u8bd1\uff01</li> <li>\u81ea\u52a8\u5bfc\u5165\u6587\u732e</li> <li>chatgpt</li> <li>\u8bba\u6587\u56fe\u7247\u5bfc\u51fa</li> <li>\u652f\u6301\u8ba2\u9605\u671f\u520a</li> <li>\u591a\u7aef\u652f\u6301</li> </ul> <p>\u5176\u4ed6\uff1anotion</p> <ul> <li>\u4e3b\u8981\u662f\u8be5\u8f6f\u4ef6\u7684\u6570\u636e\u5e93\u7c7b\u578b\u7684\u8868\u683c\u592a\u5f3a\u5927\u4e86\u3002</li> </ul> <p>\u4ee5\u4e0a\u8f6f\u4ef6\u81ea\u884c\u63a2\u7d22\u54c8\uff0c\u6211\u540e\u9762\u6709\u65f6\u95f4\u518d\u8865\u5145\uff01</p> <p>\u6211\u4e3a\u4ec0\u4e48\u4e0d\u7528word\u5199\u4e1c\u897f\uff1f \u7b54\uff1a\u4e3b\u8981\u662f\u5199\u4e86\uff0c\u653e\u6587\u4ef6\u5939\u4e0b\uff0c\u7136\u540e\u5199\u591a\u4e86\u5c31\u5fd8\u4e86\u653e\u54ea\u91cc\u4e86\uff0c\u8fd8\u6709\u5c31\u662f\u6ca1\u6709\u7248\u672c\u63a7\u5236\u3002</p> <p>\u53e6\u5916\u67e5\u6587\u732e:   </p> <ul> <li>research-rabbit</li> <li>web of science</li> <li>\u8c37\u6b4c\u5b66\u672f</li> <li>xmol</li> <li>sci-hub</li> </ul> <p>\u67e5\u4e13\u5229</p> <p>zlibrary\u67e5\u4e66\u7c4d\u7684PDF</p> <p>\u79d1\u5b66\u4e0a\u7f51\u7684\u673a\u573a\uff1a(\u8bf7\u52ff\u975e\u6cd5\u4f7f\u7528!!)</p> <p>\u673a\u573a\u6c47\u603b</p> <p>\u63a8\u8350\uff1a</p> <ul> <li>gogocloud</li> <li>\u767d\u5ad6\u673a\u573a</li> </ul>"},{"location":"manuscript/03_blog/004_software/%E6%9C%89%E8%B6%A3%E7%9A%84%E8%BD%AF%E4%BB%B6/","title":"Summary","text":""},{"location":"manuscript/03_blog/004_software/%E6%9C%89%E8%B6%A3%E7%9A%84%E8%BD%AF%E4%BB%B6/#_1","title":"\u6211\u4f1a\u7684\u4e13\u4e1a\u8f6f\u4ef6","text":"<p>\u8be5\u6587\u7ae0\u4e3b\u8981\u8bb2\u6211\u76ee\u524d\u4f1a\u7684\u4e13\u4e1a\u8f6f\u4ef6\u3002\u5f53\u7136\uff0c\u7cbe\u901a\u662f\u9700\u8981\u957f\u671f\u7684\u4f7f\u7528\uff0c\u76ee\u524d\u53ea\u662f\u4f1a\u7528\u3002</p>"},{"location":"manuscript/03_blog/004_software/%E6%9C%89%E8%B6%A3%E7%9A%84%E8%BD%AF%E4%BB%B6/#_2","title":"\u6587\u672c\u7f16\u8f91\u7c7b\u8f6f\u4ef6","text":"<p>\u8be5\u6587\u7ae0\u4e3b\u8981\u662f\u63a8\u8350vscode\u3001obsidian\u3001zotero\u4e09\u6b3e\u6587\u5b57\u7f16\u8f91\u8f6f\u4ef6\uff0c\u8be5\u7c7b\u8f6f\u4ef6\u65b9\u4fbf\u6587\u4ef6\u76f8\u4e92\u94fe\u63a5\uff0c\u65b9\u4fbf\u8df3\u8f6c\u56de\u987e\uff0c\u4e5f\u53ef\u4ee5\u501f\u6b64\u6784\u5efa\u4e2a\u4eba\u7684\u77e5\u8bc6\u7f51\u7edc\u3002\u6bd4\u5982\u73b0\u5728\u53ef\u4ee5\u8df3\u8f6c\u5230My_blog\u3002</p>"},{"location":"manuscript/03_blog/004_software/%E6%9C%89%E8%B6%A3%E7%9A%84%E8%BD%AF%E4%BB%B6/#_3","title":"\u5176\u4ed6\u8f6f\u4ef6","text":"<p>\u8be5\u6587\u7ae0\u4e3b\u8981\u662f\u63a8\u8350\u4e00\u4e9b\u7535\u8111\u4e0a\u6bd4\u8f83\u5c0f\u5de7\u4f46\u6bd4\u8f83\u6709\u7528\u7684\u8f6f\u4ef6\u3002</p> <p>\u4ee5\u4e0a\u7684\u8f6f\u4ef6\u5927\u90fd\u662f\u4ece\u4e00\u4e9b\u8d44\u6e90\u7f51\u627e\u5230\u7684\uff0c\u540e\u7eed\u6211\u5c3d\u91cf\u8865\u4e0a\u76f8\u5e94\u7684\u94fe\u63a5\u6765\u6e90\u3002 </p>"}]}