#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13d607310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13d609720 .scope module, "condition_test" "condition_test" 3 1;
 .timescale 0 0;
v0x13d61af10_0 .var "a", 3 0;
v0x13d61afc0_0 .var "b", 3 0;
v0x13d61b070_0 .net "out", 3 0, v0x13d61ad50_0;  1 drivers
v0x13d61b140_0 .var "sel", 0 0;
S_0x13d609890 .scope module, "u_condition" "condition" 3 7, 4 1 0, S_0x13d609720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x13d607480_0 .net "a", 3 0, v0x13d61af10_0;  1 drivers
v0x13d61aca0_0 .net "b", 3 0, v0x13d61afc0_0;  1 drivers
v0x13d61ad50_0 .var "out", 3 0;
v0x13d61ae10_0 .net "sel", 0 0, v0x13d61b140_0;  1 drivers
E_0x13d60a4a0 .event anyedge, v0x13d61ae10_0, v0x13d61aca0_0, v0x13d607480_0;
    .scope S_0x13d609890;
T_0 ;
    %wait E_0x13d60a4a0;
    %load/vec4 v0x13d61ae10_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x13d607480_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x13d61aca0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x13d61ad50_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13d609720;
T_1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13d61af10_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13d61afc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d61b140_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d61b140_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13d609720;
T_2 ;
    %vpi_call/w 3 27 "$monitor", "Time = %0t | sel = %b | a = %b | b = %b | out = %b", $time, v0x13d61b140_0, v0x13d61af10_0, v0x13d61afc0_0, v0x13d61b070_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x13d609720;
T_3 ;
    %vpi_call/w 3 34 "$dumpfile", "condiiton_wave.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13d609720 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/condition_test.v";
    "/Users/wr80340/WorkSpace/verilog/condition.v";
