/* Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPM1270T144) Path("C:/Users/q1048/workplace/FPGA/FinalExpr/output_files/") File("Root.pof") MfrSpec(OpMask(3) SEC_Device(EPM1270T144) Child_OpMask(2 3 3));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
