// Seed: 2384935087
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    output uwire id_7,
    input uwire id_8,
    output supply1 id_9,
    output supply1 id_10,
    output wand id_11,
    output tri0 id_12,
    output tri1 id_13,
    output wire id_14,
    input tri1 id_15,
    output tri0 id_16,
    input supply0 id_17,
    input uwire id_18,
    output tri id_19,
    output wand id_20,
    input wire id_21
);
  logic id_23;
  wire  id_24;
  assign module_1.id_4 = 0;
  wire id_25;
endmodule
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    input tri id_5,
    output uwire id_6,
    output wand id_7,
    input wor id_8,
    input wor id_9,
    input wire id_10,
    input tri0 id_11,
    input tri id_12,
    output wand id_13,
    input wand id_14,
    input uwire id_15,
    output tri0 id_16,
    input supply1 id_17,
    output uwire id_18,
    output wand id_19,
    input tri1 id_20,
    input tri0 id_21,
    output supply1 id_22,
    input tri id_23,
    input uwire id_24,
    output tri0 id_25,
    output supply0 id_26,
    output wand id_27,
    output wire id_28,
    input supply0 id_29,
    input uwire id_30,
    output wire id_31,
    output wor id_32,
    input uwire id_33,
    input supply1 module_1,
    input wand id_35,
    output wor id_36,
    input supply0 id_37,
    output uwire id_38
);
  assign id_38 = ~id_34 & "";
  module_0 modCall_1 (
      id_35,
      id_28,
      id_17,
      id_18,
      id_7,
      id_21,
      id_23,
      id_26,
      id_15,
      id_36,
      id_16,
      id_19,
      id_2,
      id_19,
      id_38,
      id_5,
      id_26,
      id_12,
      id_11,
      id_31,
      id_28,
      id_0
  );
endmodule
