// Seed: 2421754082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1 <= id_1;
  id_9 :
  assert property (@(posedge id_6) -1)
  else $unsigned(14);
  ;
  wire id_10 = id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  inout wire id_2;
  inout wire id_1;
  parameter id_4 = 1 !== 1;
endmodule
