{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"2.0",
   "Default View_TopLeft":"3876,2293",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x -420 -y 3230 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 7 -x 5430 -y 5710 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 7 -x 5430 -y 4060 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 7 -x 5430 -y 3650 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 7 -x 5430 -y 8380 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x -420 -y 3120 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 7 -x 5430 -y 1150 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x -420 -y 7190 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 7 -x 5430 -y 5220 -defaultsOSRD
preplace port TRX_spi -pg 1 -lvl 7 -x 5430 -y 11590 -defaultsOSRD
preplace port TRX_rx_clk_64MHz -pg 1 -lvl 0 -x -420 -y 11960 -defaultsOSRD
preplace port TRX_tx_clk -pg 1 -lvl 7 -x 5430 -y 11770 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 7 -x 5430 -y 1520 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 7 -x 5430 -y 1490 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 7 -x 5430 -y 5090 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -420 -y 1680 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x -420 -y 8650 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x -420 -y 8680 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 7 -x 5430 -y 8280 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 7 -x 5430 -y 5850 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x -420 -y 3050 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz_o -pg 1 -lvl 7 -x 5430 -y 5740 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x -420 -y 2990 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x -420 -y 3020 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x -420 -y 2580 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x -420 -y 6730 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x -420 -y 6670 -defaultsOSRD
preplace port TRX_clk_26MHz -pg 1 -lvl 0 -x -420 -y 12010 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x -420 -y 2260 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x -420 -y 2290 -defaultsOSRD
preplace port TRX_rx09_fifo_valid_o -pg 1 -lvl 7 -x 5430 -y 12050 -defaultsOSRD
preplace port TRX_rx24_fifo_valid_o -pg 1 -lvl 7 -x 5430 -y 12080 -defaultsOSRD
preplace port fft09_data_tlast_in -pg 1 -lvl 0 -x -420 -y 12100 -defaultsOSRD
preplace port fft09_data_tready_out -pg 1 -lvl 7 -x 5430 -y 12110 -defaultsOSRD
preplace port fft09_data_tvalid_in -pg 1 -lvl 0 -x -420 -y 12130 -defaultsOSRD
preplace port fft09_config_tvalid_in -pg 1 -lvl 0 -x -420 -y 12190 -defaultsOSRD
preplace port fft09_aresetn_in -pg 1 -lvl 0 -x -420 -y 12220 -defaultsOSRD
preplace port fft24_data_tready_out -pg 1 -lvl 7 -x 5430 -y 12230 -defaultsOSRD
preplace port fft24_data_tlast_in -pg 1 -lvl 0 -x -420 -y 12520 -defaultsOSRD
preplace port fft24_data_tvalid_in -pg 1 -lvl 0 -x -420 -y 12550 -defaultsOSRD
preplace port fft24_config_tvalid_in -pg 1 -lvl 0 -x -420 -y 12610 -defaultsOSRD
preplace port fft24_aresetn_in -pg 1 -lvl 0 -x -420 -y 12670 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x -420 -y 1940 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_SCLR -pg 1 -lvl 0 -x -420 -y 7680 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x -420 -y 7710 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x -420 -y 7740 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x -420 -y 7770 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 7 -x 5430 -y 7670 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 7 -x 5430 -y 7700 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 7 -x 5430 -y 7730 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x -420 -y 7800 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 7 -x 5430 -y 7880 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 7 -x 5430 -y 7850 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 7 -x 5430 -y 8510 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 7 -x 5430 -y 8610 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 7 -x 5430 -y 8710 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 7 -x 5430 -y 8810 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 7 -x 5430 -y 9010 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 7 -x 5430 -y 4180 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 7 -x 5430 -y 4240 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 7 -x 5430 -y 930 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 7 -x 5430 -y 250 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 7 -x 5430 -y 120 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 7 -x 5430 -y 590 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 7 -x 5430 -y 90 -defaultsOSRD
preplace portBus rst_100M_peripheral_aresetn -pg 1 -lvl 7 -x 5430 -y 8240 -defaultsOSRD
preplace portBus TRX_reset -pg 1 -lvl 7 -x 5430 -y 11800 -defaultsOSRD
preplace portBus TRX_rfx_mode -pg 1 -lvl 7 -x 5430 -y 11830 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_P -pg 1 -lvl 7 -x 5430 -y 11860 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_N -pg 1 -lvl 7 -x 5430 -y 11890 -defaultsOSRD
preplace portBus TRX_rx_data_p -pg 1 -lvl 0 -x -420 -y 12040 -defaultsOSRD
preplace portBus TRX_rx_data_n -pg 1 -lvl 0 -x -420 -y 12070 -defaultsOSRD
preplace portBus TRX_tx_data_p -pg 1 -lvl 7 -x 5430 -y 11920 -defaultsOSRD
preplace portBus TRX_tx_data_n -pg 1 -lvl 7 -x 5430 -y 11950 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x -420 -y 2960 -defaultsOSRD
preplace portBus TRX_rx09_fifo_o -pg 1 -lvl 7 -x 5430 -y 11990 -defaultsOSRD
preplace portBus TRX_rx24_fifo_o -pg 1 -lvl 7 -x 5430 -y 12020 -defaultsOSRD
preplace portBus fft09_config_tdata_in -pg 1 -lvl 0 -x -420 -y 12160 -defaultsOSRD
preplace portBus premem_rx09_addra_in -pg 1 -lvl 0 -x -420 -y 12250 -defaultsOSRD
preplace portBus premem_rx09_dina_in -pg 1 -lvl 0 -x -420 -y 12280 -defaultsOSRD
preplace portBus premem_rx24_dina_in -pg 1 -lvl 0 -x -420 -y 12310 -defaultsOSRD
preplace portBus premem_rx09_wea_in -pg 1 -lvl 0 -x -420 -y 12340 -defaultsOSRD
preplace portBus premem_rx09_addrb_in -pg 1 -lvl 0 -x -420 -y 12370 -defaultsOSRD
preplace portBus premem_rx24_addra_in -pg 1 -lvl 0 -x -420 -y 12400 -defaultsOSRD
preplace portBus premem_rx24_wea_in -pg 1 -lvl 0 -x -420 -y 12430 -defaultsOSRD
preplace portBus premem_rx09_quarterfrm_in -pg 1 -lvl 0 -x -420 -y 12460 -defaultsOSRD
preplace portBus premem_rx24_quarterfrm_in -pg 1 -lvl 0 -x -420 -y 12490 -defaultsOSRD
preplace portBus fft24_config_tdata_in -pg 1 -lvl 0 -x -420 -y 12580 -defaultsOSRD
preplace portBus premem_rx24_addrb_in -pg 1 -lvl 0 -x -420 -y 12640 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 7 -x 5430 -y 1980 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x -420 -y 1970 -defaultsOSRD
preplace portBus EUI48_state -pg 1 -lvl 0 -x -420 -y 2770 -defaultsOSRD
preplace portBus EUI48_abort -pg 1 -lvl 0 -x -420 -y 2800 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 7 -x 5430 -y 7760 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 7 -x 5430 -y 8160 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 7 -x 5430 -y 7910 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x -420 -y 7830 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 1580 -y 2410 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 2860 -y 3350 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 4410 -y 2464 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 2 -x 450 -y 7070 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 4 -x 1580 -y 4280 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 2860 -y 1710 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 980 -y 3150 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 6 -x 4410 -y 3458 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 6 -x 4410 -y 108 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 6 -x 4410 -y 1224 -defaultsOSRD
preplace inst TRX -pg 1 -lvl 6 -x 4410 -y 4078 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 6 -x 4410 -y 1570 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 3 -x 980 -y 6498 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 6 -x 4410 -y 1924 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2860 -y 3584 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 4410 -y 2184 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 5 -x 2860 -y 3854 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 3 -x 980 -y 1370 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1580 -y 6420 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 2860 -y 2790 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 450 -y 3120 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y 3230 -defaultsOSRD
preplace inst PTT_xlconstant_1_len10 -pg 1 -lvl 5 -x 2860 -y 10794 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 450 -y 3230 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 6 -x 4410 -y 644 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 6 -x 4410 -y 944 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 6 -x 4410 -y 2874 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 6 -x 4410 -y 3224 -defaultsOSRD
preplace inst BOOT_PLL -pg 1 -lvl 5 -x 2860 -y 1020 -defaultsOSRD
preplace inst CFG -pg 1 -lvl 6 -x 4410 -y 394 -defaultsOSRD
preplace netloc ARESETN_1 1 2 3 680J 3734 NJ 3734 2090
preplace netloc SC0712_0_reset_out 1 4 3 2230 2200 3520 2044 4900
preplace netloc lt_F1_mgt_ref 1 4 1 1930 1370n
preplace netloc lt_F0_MIG_50mhz 1 4 1 1920 1350n
preplace netloc labtools_fmeter_0_update 1 4 1 1990 1430n
preplace netloc lt_F3_CLK0 1 4 1 1970 1410n
preplace netloc lt_F2_CLK1B 1 4 1 1950 1390n
preplace netloc microblaze_0_Clk_100MHz 1 1 6 280 6740 730 6298 1150 2540 2110 2320 3180 2334 5270
preplace netloc mig_7series_0_mmcm_locked 1 1 6 270 4430 NJ 4430 1180 4430 NJ 4430 3540 3648 4720
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 5 2 3550 2594 4700
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 5 840 3030 1190 2630 2080 2290 3130 2054 4710
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 6 260 4260 NJ 4260 1160 4018 2190 4018 3470 2324 4700
preplace netloc reset_1 1 0 5 -400J 1220 NJ 1220 NJ 1220 1190J 1340 1850J
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 2 3 660J 3724 NJ 3724 2080
preplace netloc rst_mig_7series_0_100M_mb_reset 1 2 2 830 6688 1190J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 2 5 710 3744 NJ 3744 2070 2330 3430 8240 NJ
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 4 2 2060 2280 3140J
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 NJ 3110
preplace netloc xlconcat_0_dout 1 3 1 1120 2420n
preplace netloc mig_7series_0_init_calib_complete 1 6 1 5250J 2534n
preplace netloc UART0_clk_wiz_0_clk_out1 1 5 2 3510 6278 5060J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 2 4 700J 3958 NJ 3958 NJ 3958 3390
preplace netloc lt_F4_TRX_LVDS_divclk 1 4 1 1980 1510n
preplace netloc FPGA_IO_1 1 0 5 -380J 1610 NJ 1610 NJ 1610 NJ 1610 1940J
preplace netloc ULI_SYSTEM_XIO_1 1 0 5 -370J 1630 NJ 1630 NJ 1630 NJ 1630 1960J
preplace netloc TRX_rx_div_clk_g_0 1 2 5 830 2280 NJ 2280 2020J 2310 3310J 2314 4770
preplace netloc TRX_rx09_32bits_CD100 1 4 3 2300 2180 3300J 2064 4850
preplace netloc TRX_rx24_32bits_CD100 1 4 3 2310 2190 3310J 2074 4840
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 4 3 2360 3934 3120J 3658 4730
preplace netloc UART0_UART0EXT_CTSn 1 6 1 5150J 3398n
preplace netloc UART0_UART0EXT_DSRn 1 6 1 5140J 3418n
preplace netloc UART0_UART0EXT_DCDn 1 6 1 5130J 3438n
preplace netloc UART0_UART0EXT_RIn 1 6 1 5120J 3458n
preplace netloc UART0EXT_RTSn_1 1 0 6 -220J 3300 NJ 3300 NJ 3300 NJ 3300 2090J 3250 3280J
preplace netloc UART0EXT_DTRn_1 1 0 6 -230J 3290 NJ 3290 NJ 3290 NJ 3290 2080J 3240 3290J
preplace netloc UART0_UART0_rst_n 1 6 1 5110J 3518n
preplace netloc PWM_lights_LCD_rstn 1 6 1 5410J 78n
preplace netloc PWM_lights_LED_RGB_blue 1 6 1 5400J 98n
preplace netloc PWM_lights_LED_RGB_green 1 6 1 5390J 118n
preplace netloc PWM_lights_LCD_BL 1 6 1 5380J 138n
preplace netloc PWM_lights_LED_RGB_red 1 6 1 5370J 158n
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 6 -330J 1400 NJ 1400 640J 1260 1150J 1390 1900J 1260 3210J
preplace netloc rotenc_dec_cnt_en_1 1 0 6 -340J 1390 NJ 1390 630J 1250 1160J 1380 1890J 1250 3220J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 6 -360J 1930 NJ 1930 NJ 1930 NJ 1930 1910 1270 3120J
preplace netloc TRX_TRX_reset 1 6 1 5080J 3858n
preplace netloc TRX_TRX_rfx_mode 1 6 1 5070J 3878n
preplace netloc TRX_clk_26MHz_1 1 0 6 -200J 3968 NJ 3968 NJ 3968 NJ 3968 NJ 3968 3520J
preplace netloc TRX_TRX_PLL_clk_25MHz_P 1 6 1 5050J 3898n
preplace netloc TRX_TRX_PLL_clk_25MHz_N 1 6 1 5040J 3918n
preplace netloc TRX_rx_data_p_1 1 0 6 -180J 3988 NJ 3988 NJ 3988 NJ 3988 NJ 3988 3530J
preplace netloc TRX_rx_data_n_1 1 0 6 -190J 3978 NJ 3978 NJ 3978 NJ 3978 NJ 3978 NJ
preplace netloc TRX_TRX_tx_data_p 1 6 1 5030J 3958n
preplace netloc TRX_TRX_tx_data_n 1 6 1 5020J 3978n
preplace netloc TRX_rd_data_count_CD100 1 4 3 2240 2300 3400J 2304 4830
preplace netloc ETH0_DA_G 1 6 1 5300J 1440n
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 5 820 3774 NJ 3774 NJ 3774 3070J 3628 5100
preplace netloc axi_timer_0_interrupt 1 2 5 830 3784 NJ 3784 NJ 3784 3090J 3638 4740
preplace netloc TRX_int_1 1 0 3 NJ 6670 NJ 6670 720J
preplace netloc PLL_int_1 1 0 3 NJ 6730 NJ 6730 740J
preplace netloc UART0_ip2intc_irpt 1 2 5 840 3998 NJ 3998 NJ 3998 3490J 3608 4710
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 2 5 790 3754 NJ 3754 2090J 3744 3100J 3618 4800
preplace netloc ROTENC_decoder_ip2intc_irpt 1 2 5 770 754 NJ 754 NJ 754 NJ 754 4860
preplace netloc UART0_interrupt 1 2 5 800 3924 NJ 3924 NJ 3924 3480J 3598 4700
preplace netloc TRX_ip2intc_irpt 1 2 5 810 6288 NJ 6288 NJ 6288 NJ 6288 4820
preplace netloc ETH0_ip2intc_irpt 1 2 5 760 804 NJ 804 NJ 804 NJ 804 4750
preplace netloc PWM_lights_ip2intc_irpt 1 2 5 750 -2 NJ -2 NJ -2 NJ -2 5410
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 6 -390J 1080 NJ 1080 NJ 1080 NJ 1080 1810J 890 3510J
preplace netloc ETH0_LINK_LED_g_0 1 0 6 -350J 1380 NJ 1380 620J 1230 1180J 1350 1880J 1200 3160J
preplace netloc TRX_rx09_fifo_o_1 1 6 1 5010J 4058n
preplace netloc TRX_rx24_fifo_o_1 1 6 1 5000J 4078n
preplace netloc TRX_rx09_fifo_valid_o_1 1 6 1 4990J 4098n
preplace netloc TRX_rx24_fifo_valid_o_1 1 6 1 4980J 4118n
preplace netloc fft09_data_tlast_in_0 1 0 6 -170J 4008 NJ 4008 NJ 4008 NJ 4008 NJ 4008 3500J
preplace netloc fft09_data_tready_out_0 1 6 1 4970J 4138n
preplace netloc fft09_data_tvalid_in_0 1 0 6 -160J 4110 NJ 4110 620J 4070 NJ 4070 2130J 4028 3530J
preplace netloc fft09_config_tdata_in_0 1 0 6 -150J 4130 NJ 4130 630J 4080 NJ 4080 NJ 4080 3530J
preplace netloc fft09_config_tvalid_in_0 1 0 6 -140J 4150 NJ 4150 640J 4090 NJ 4090 NJ 4090 3570J
preplace netloc fft09_aresetn_in_0 1 0 6 -130J 4170 NJ 4170 650J 4100 NJ 4100 NJ 4100 3580J
preplace netloc xfft_rx09_dly3449_event_frame_started_out_0 1 4 3 2340 1140 3080J 1064 4920
preplace netloc xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 3 2360 1240 3190J 1084 4910
preplace netloc xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 3 2350 1160 3090J 1074 4930
preplace netloc xfft_rx09_dly3449_event_data_in_channel_halt_out_0 1 4 3 2280 3230 3320J 3284 4810
preplace netloc premem_rx09_addra_in_0 1 0 6 -120J 4190 NJ 4190 670J 4110 NJ 4110 NJ 4110 3590J
preplace netloc premem_rx09_dina_in_0 1 0 6 -110J 4210 260J 4200 690J 4120 NJ 4120 NJ 4120 3600J
preplace netloc premem_rx24_dina_in_0 1 0 6 -100J 4230 NJ 4230 NJ 4230 1120J 4140 NJ 4140 3600J
preplace netloc premem_rx09_wea_in_0 1 0 6 -80J 4240 NJ 4240 NJ 4240 1130J 4150 NJ 4150 3100J
preplace netloc premem_rx09_addrb_in_0 1 0 6 -90J 4220 280J 4210 730J 4130 NJ 4130 NJ 4130 3150J
preplace netloc postmem_rx09_doutb_out_0 1 4 3 2250 4478 NJ 4478 4790
preplace netloc postmem_rx24_doutb_out_0 1 4 3 2340 3754 3110J 3678 4700
preplace netloc premem_rx24_addra_in_0 1 0 6 -70J 4250 NJ 4250 NJ 4250 1140J 4160 NJ 4160 3090J
preplace netloc premem_rx24_wea_in_0 1 0 6 -60J 4280 NJ 4280 NJ 4280 1170J 4170 NJ 4170 3080J
preplace netloc premem_rx09_quarterfrm_in_0 1 0 6 -20J 4440 NJ 4440 NJ 4440 NJ 4440 2170J 4238 NJ
preplace netloc premem_rx24_quarterfrm_in_0 1 0 6 -50J 4270 NJ 4270 NJ 4270 1180J 4180 NJ 4180 3070J
preplace netloc postmem_rx_addrb_in_0 1 5 1 3340 1710n
preplace netloc fft24_data_tready_out_0 1 6 1 4960J 4278n
preplace netloc xfft_rx24_dly3449_event_frame_started_out_0 1 4 3 2220 4468 NJ 4468 4700
preplace netloc xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 3 2290 3734 3080J 3668 4780
preplace netloc xfft_rx24_dly3198_event_tlast_missing_out_0 1 4 3 2320 1150 3160J 1104 4940
preplace netloc xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 3 2330 1210 3210J 1094 4950
preplace netloc fft24_data_tlast_in_0 1 0 6 -40J 4390 NJ 4390 NJ 4390 NJ 4390 2150J 4298 NJ
preplace netloc fft24_data_tvalid_in_0 1 0 6 0J 4420 NJ 4420 NJ 4420 NJ 4420 2190J 4318 NJ
preplace netloc fft24_config_tdata_in_0 1 0 6 -10J 4410 NJ 4410 NJ 4410 NJ 4410 2200J 4338 NJ
preplace netloc fft24_config_tvalid_in_0 1 0 6 -30J 4380 NJ 4380 NJ 4380 NJ 4380 NJ 4380 3580J
preplace netloc premem_rx24_addrb_in_0 1 0 6 20J 4450 NJ 4450 NJ 4450 NJ 4450 2210J 4390 3590J
preplace netloc fft24_aresetn_in_0 1 0 6 10J 4400 NJ 4400 NJ 4400 NJ 4400 NJ 4400 3600J
preplace netloc PTT_xlconstant_1_len10_dout 1 5 1 3600J 4418n
preplace netloc ROTENC_decoder_Q 1 4 3 2350 2170 3270J 2034 4790
preplace netloc CLK0_NA_0 1 1 1 NJ 3230
preplace netloc CLK0_NA_g_0 1 2 1 620J 3150n
preplace netloc labtools_fmeter_0_F5 1 4 1 2000 1870n
preplace netloc labtools_fmeter_0_F6 1 4 1 2010 1890n
preplace netloc ETH0_s_mii_tx_clk 1 2 5 820 2240 NJ 2240 NJ 2240 3410 2294 4810
preplace netloc ETH0_s_mii_rx_clk 1 2 5 810 2230 NJ 2230 NJ 2230 3420 1840 4750
preplace netloc ETH0_DA_Y 1 6 1 5310J 1420n
preplace netloc ETH0_LEDstatus_0 1 4 3 2140 764 NJ 764 4870
preplace netloc ETH0_m_mii_txd_0 1 4 3 2260 794 NJ 794 4840
preplace netloc ETH0_s_mii_rxd_0 1 4 3 2270 814 NJ 814 4820
preplace netloc EUI48_EUI48_FSM_start 1 4 3 2360 2150 3250J 2024 5270
preplace netloc EUI48_FSM_run_1 1 0 6 NJ 1940 NJ 1940 NJ 1940 NJ 1940 2080 664 NJ
preplace netloc EUI48_data_1 1 0 6 NJ 1970 NJ 1970 NJ 1970 NJ 1970 2060 2160 3150J
preplace netloc EUI48_state_1 1 0 5 -320J 2050 NJ 2050 NJ 2050 NJ 2050 NJ
preplace netloc EUI48_abort_1 1 0 5 -310J 2070 NJ 2070 NJ 2070 NJ 2070 NJ
preplace netloc mdm_USER2_0_Debug_SYS_Rst_0 1 3 3 1130J 1360 1870 1220 3100
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 5 800 774 NJ 774 NJ 774 NJ 774 4720
preplace netloc dcm_locked_1 1 5 2 3590 834 4700
preplace netloc ETH0_MIIstatus_0 1 4 3 2180 784 NJ 784 4880
preplace netloc ETH0_s_mii_col 1 5 2 3570 1820 4720
preplace netloc ETH0_s_mii_crs 1 5 2 3580 1830 4710
preplace netloc ETH0_s_mii_rx_dv 1 5 2 3590 2004 4740
preplace netloc ETH0_s_mii_rxd_1 1 5 2 3600 2014 4730
preplace netloc ETH0_s_mii_rx_er 1 5 2 3530 824 4830
preplace netloc ETH0_m_mii_tx_en 1 5 2 3590 3154 4780
preplace netloc ETH0_m_mii_txd_1 1 5 2 3540 1810 4700
preplace netloc ETH0_m_mii_tx_er 1 5 2 3600 3274 4760
preplace netloc SCOPE_FSM_Timebase_SCLR_1 1 0 6 -280J 2270 NJ 2270 NJ 2270 NJ 2270 NJ 2270 3490J
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 6 -250J 2560 NJ 2560 NJ 2560 NJ 2560 2040J 2340 3090J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 6 -290J 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 3080J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 6 -270J 2250 NJ 2250 NJ 2250 NJ 2250 NJ 2250 3460J
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 6 1 5240J 2814n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 6 1 5230J 2834n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 6 1 5220J 2854n
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 6 1 5210J 2874n
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 6 -260J 2260 NJ 2260 NJ 2260 NJ 2260 NJ 2260 3450J
preplace netloc USER_dbg_USER_dbg_out 1 6 1 5170J 3224n
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 5 2 3600 1050 4710
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 5 2 3560 3144 4890
preplace netloc CLK1B_CW_0_psdone 1 4 3 2110 744 NJ 744 4850
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 6 1 5200J 2894n
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 6 1 5190J 2914n
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 6 1 5180J 2934n
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 6 -240J 2550 NJ 2550 NJ 2550 NJ 2550 2050J 2350 3400J
preplace netloc ETH0_phy_rst_n 1 6 1 5290J 1760n
preplace netloc BOOT_PLL_peripheral_aresetn 1 2 4 830 870 NJ 870 NJ 870 3080
preplace netloc cfgmclk_pll_50MHz 1 2 5 840 1240 1170J 1370 1860 1230 3200 540 4700
preplace netloc gpio2_io_i_1 1 4 3 2360 244 NJ 244 4700
preplace netloc BOOT_PLL_gpio_io_o 1 5 1 3100 434n
preplace netloc CFG_mon_GPIO1_O 1 4 3 2310 234 NJ 234 4820
preplace netloc CFG_mon_GPIO1_I 1 4 3 2240 214 NJ 214 4900
preplace netloc Net 1 6 1 5350J 444n
preplace netloc CFG_PLL_I2C_ext_scl_o 1 6 1 5340J 464n
preplace netloc CFG_eos 1 4 3 2300 224 NJ 224 4710
preplace netloc BOOT_PLL_interconnect_aresetn 1 5 1 3510 1050n
preplace netloc CLK3_50MHz_mig_diff_0 1 0 6 -300J 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 3100J
preplace netloc microblaze_0_axi_periph_M07_AXI 1 5 1 3320 1904n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 3330 2134n
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 3120 NJ
preplace netloc microblaze_0_M_AXI_IC 1 4 1 2180 3514n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 3110 354n
preplace netloc mig_7series_0_DDR3 1 6 1 5260J 2394n
preplace netloc INT_ctrl_interrupt 1 3 1 1170 6390n
preplace netloc mdm_USER2_0_BOOT_LMB_0 1 3 2 1120J 1330 1840
preplace netloc CLK0_NA_diff_0 1 0 1 NJ 3230
preplace netloc axi_quad_spi_0_SPI_0 1 6 1 5360J 304n
preplace netloc microblaze_0_axi_periph_M13_AXI 1 5 1 3270 2890n
preplace netloc microblaze_0_ilmb_1 1 4 1 2140 3330n
preplace netloc microblaze_0_axi_periph_M15_AXI 1 5 1 3350 2654n
preplace netloc TRX_TRX_spi 1 6 1 5100J 3798n
preplace netloc microblaze_0_axi_periph_M12_AXI 1 5 1 3300 2870n
preplace netloc microblaze_0_axi_periph_M14_AXI 1 5 1 3240 904n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 3290 1490n
preplace netloc microblaze_0_axi_periph_M16_AXI 1 5 1 3260 924n
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 3 2 1120J 1400 2030
preplace netloc microblaze_0_axi_periph_M11_AXI 1 5 1 3310 2850n
preplace netloc UART0_UART0 1 6 1 5160J 3378n
preplace netloc TRX_rx_clk_64MHz_1 1 0 6 -210J 3764 NJ 3764 NJ 3764 NJ 3764 NJ 3764 3110J
preplace netloc TRX_TRX_tx_clk 1 6 1 5090J 3818n
preplace netloc microblaze_0_axi_periph_M08_AXI 1 5 1 3170 88n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 5 1 3230 604n
preplace netloc microblaze_0_M_AXI_DC 1 4 1 2160 3494n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 2 4 780 880 NJ 880 NJ 880 3070
preplace netloc microblaze_0_dlmb_1 1 4 1 2120 3310n
preplace netloc ETH0_RMII_PHY_M_0 1 6 1 5330J 1380n
preplace netloc ETH0_ETH0_MDIO_MDC 1 6 1 5320J 1400n
preplace netloc microblaze_0_axi_dp 1 4 1 2100 2410n
preplace netloc mdm_USER2_0_MBDEBUG_1 1 3 1 1110 1400n
preplace netloc axi_iic_1_IIC 1 6 1 5280J 1904n
preplace netloc microblaze_0_axi_periph_M09_AXI 1 5 1 3280 1164n
preplace netloc mdm_USER2_0_BOOT_M_AXI 1 3 2 NJ 1320 1830
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 3380 2674n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 5 1 3360 2750n
preplace netloc BOOT_PLL_IIC 1 5 1 3090 374n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 3370 2670n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 3440 2424n
preplace netloc mdm_USER2_0_MBDEBUG_0 1 3 2 1110J 1310 1820
levelinfo -pg 1 -420 140 450 980 1580 2860 4410 5430
pagesize -pg 1 -db -bbox -sgen -690 -20 5710 14310
"
}
0
