{
  "design": {
    "design_info": {
      "boundary_crc": "0xFD95B303C5C28E48",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../lockin.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "util_ds_buf_1": "",
      "util_ds_buf_2": "",
      "DAC": {
        "axis_red_pitaya_dac_0": "",
        "dds_compiler_0": "",
        "clk_wiz_0": "",
        "axis_constant_0": ""
      },
      "gpios_and_leds": {
        "drive_gpios_0": "",
        "drive_gpios_1": "",
        "drive_leds_0": ""
      },
      "and_2_0": "",
      "decimator": {
        "selector_data_in1": "",
        "decimator_0": "",
        "linear_mean_0": ""
      },
      "lock_in": "",
      "Control": {
        "uP": {
          "processing_system7_0": "",
          "rst_ps7_0_125M": "",
          "ps7_0_axi_periph": {
            "xbar": "",
            "s00_couplers": {
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {},
            "m02_couplers": {},
            "m03_couplers": {},
            "m04_couplers": {},
            "m05_couplers": {},
            "m06_couplers": {},
            "m07_couplers": {},
            "m08_couplers": {}
          },
          "fifo_1": "",
          "axis_clock_converter_0": ""
        },
        "uP_control": {
          "result_fase": "",
          "reset_n": "",
          "enable_and_reset": "",
          "result_cuad": "",
          "M_and_Nma": "",
          "res_fase_low": "",
          "res_fase_up": "",
          "res_cuad_up": "",
          "res_cuad_low": "",
          "finished_and_decimator_method": "",
          "enable": "",
          "adc_decimator_and_data_select": "",
          "phaseDAC_and_phaseREF": "",
          "datos_promediados": ""
        }
      },
      "Fuente_datos": {
        "selector_data_in": "",
        "referencias": {
          "axis_constant_0": "",
          "ref_sen": "",
          "dds_compiler_0": "",
          "ref_cos": "",
          "start_signal_generat_0": "",
          "and_2_1": "",
          "delay_axi_streaming_0": "",
          "delay_axi_streaming_1": ""
        },
        "ADC": {
          "axis_red_pitaya_adc_0": "",
          "signal_split_0": ""
        }
      }
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "gpio_rtl_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "gpio_rtl_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axis_red_pitaya_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "daisy_p_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_n_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_1_0",
        "xci_path": "ip\\system_util_ds_buf_1_0\\system_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_2_0",
        "xci_path": "ip\\system_util_ds_buf_2_0\\system_util_ds_buf_2_0.xci",
        "inst_hier_path": "util_ds_buf_2",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "DAC": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "dac_clk_o": {
            "type": "clk",
            "direction": "O"
          },
          "dac_rst_o": {
            "type": "rst",
            "direction": "O"
          },
          "dac_sel_o": {
            "direction": "O"
          },
          "dac_wrt_o": {
            "direction": "O"
          },
          "dac_dat_o": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "cfg_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aclken": {
            "type": "ce",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_red_pitaya_dac_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_dac:1.0",
            "xci_name": "system_axis_red_pitaya_dac_0_0",
            "xci_path": "ip\\system_axis_red_pitaya_dac_0_0\\system_axis_red_pitaya_dac_0_0.xci",
            "inst_hier_path": "DAC/axis_red_pitaya_dac_0"
          },
          "dds_compiler_0": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "system_dds_compiler_0_0",
            "xci_path": "ip\\system_dds_compiler_0_0\\system_dds_compiler_0_0.xci",
            "inst_hier_path": "DAC/dds_compiler_0",
            "parameters": {
              "Amplitude_Mode": {
                "value": "Unit_Circle"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "125"
              },
              "Frequency_Resolution": {
                "value": "0.5"
              },
              "Has_ACLKEN": {
                "value": "true"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "8"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Negative_Cosine": {
                "value": "false"
              },
              "Noise_Shaping": {
                "value": "Auto"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "14"
              },
              "PINC1": {
                "value": "0"
              },
              "Phase_Increment": {
                "value": "Streaming"
              },
              "Phase_Width": {
                "value": "28"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              },
              "Spurious_Free_Dynamic_Range": {
                "value": "84"
              }
            }
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "system_clk_wiz_0_0",
            "xci_path": "ip\\system_clk_wiz_0_0\\system_clk_wiz_0_0.xci",
            "inst_hier_path": "DAC/clk_wiz_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_JITTER": {
                "value": "104.759"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "250.000"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "4.000"
              },
              "PRIM_IN_FREQ": {
                "value": "125.000"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "axis_constant_0": {
            "vlnv": "pavel-demin:user:axis_constant:1.0",
            "xci_name": "system_axis_constant_0_0",
            "xci_path": "ip\\system_axis_constant_0_0\\system_axis_constant_0_0.xci",
            "inst_hier_path": "DAC/axis_constant_0"
          }
        },
        "interface_nets": {
          "axis_constant_0_M_AXIS": {
            "interface_ports": [
              "axis_constant_0/M_AXIS",
              "dds_compiler_0/S_AXIS_PHASE"
            ]
          }
        },
        "nets": {
          "Net1": {
            "ports": [
              "cfg_data",
              "axis_constant_0/cfg_data"
            ]
          },
          "aclken_1": {
            "ports": [
              "aclken",
              "dds_compiler_0/aclken"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "dds_compiler_0/aresetn"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "aclk",
              "axis_constant_0/aclk",
              "clk_wiz_0/clk_in1",
              "dds_compiler_0/aclk",
              "axis_red_pitaya_dac_0/aclk"
            ]
          },
          "axis_red_pitaya_dac_0_dac_clk": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_clk",
              "dac_clk_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_dat": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_dat",
              "dac_dat_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_rst": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_rst",
              "dac_rst_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_sel": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_sel",
              "dac_sel_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_wrt": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_wrt",
              "dac_wrt_o"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "axis_red_pitaya_dac_0/ddr_clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "axis_red_pitaya_dac_0/locked"
            ]
          },
          "dds_compiler_0_m_axis_data_tdata": {
            "ports": [
              "dds_compiler_0/m_axis_data_tdata",
              "axis_red_pitaya_dac_0/s_axis_tdata"
            ]
          },
          "dds_compiler_0_m_axis_data_tvalid": {
            "ports": [
              "dds_compiler_0/m_axis_data_tvalid",
              "axis_red_pitaya_dac_0/s_axis_tvalid"
            ]
          }
        }
      },
      "gpios_and_leds": {
        "ports": {
          "exp_n_tri_io": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "exp_p_tri_io": {
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "led_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "input_0": {
            "direction": "I"
          }
        },
        "components": {
          "drive_gpios_0": {
            "vlnv": "xilinx.com:module_ref:drive_gpios:1.0",
            "xci_name": "system_drive_gpios_0_0",
            "xci_path": "ip\\system_drive_gpios_0_0\\system_drive_gpios_0_0.xci",
            "inst_hier_path": "gpios_and_leds/drive_gpios_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "drive_gpios",
              "boundary_crc": "0x0"
            },
            "ports": {
              "input_0": {
                "direction": "I"
              },
              "input_1": {
                "direction": "I"
              },
              "input_2": {
                "direction": "I"
              },
              "input_3": {
                "direction": "I"
              },
              "output_0": {
                "direction": "O"
              },
              "output_1": {
                "direction": "O"
              },
              "output_2": {
                "direction": "O"
              },
              "output_3": {
                "direction": "O"
              },
              "signal_export": {
                "direction": "IO",
                "left": "7",
                "right": "0"
              }
            }
          },
          "drive_gpios_1": {
            "vlnv": "xilinx.com:module_ref:drive_gpios:1.0",
            "xci_name": "system_drive_gpios_0_1",
            "xci_path": "ip\\system_drive_gpios_0_1\\system_drive_gpios_0_1.xci",
            "inst_hier_path": "gpios_and_leds/drive_gpios_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "drive_gpios",
              "boundary_crc": "0x0"
            },
            "ports": {
              "input_0": {
                "direction": "I"
              },
              "input_1": {
                "direction": "I"
              },
              "input_2": {
                "direction": "I"
              },
              "input_3": {
                "direction": "I"
              },
              "output_0": {
                "direction": "O"
              },
              "output_1": {
                "direction": "O"
              },
              "output_2": {
                "direction": "O"
              },
              "output_3": {
                "direction": "O"
              },
              "signal_export": {
                "direction": "IO",
                "left": "7",
                "right": "0"
              }
            }
          },
          "drive_leds_0": {
            "vlnv": "xilinx.com:module_ref:drive_leds:1.0",
            "xci_name": "system_drive_leds_0_0",
            "xci_path": "ip\\system_drive_leds_0_0\\system_drive_leds_0_0.xci",
            "inst_hier_path": "gpios_and_leds/drive_leds_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "drive_leds",
              "boundary_crc": "0x0"
            },
            "ports": {
              "signal_0": {
                "direction": "I"
              },
              "signal_1": {
                "direction": "I"
              },
              "signal_2": {
                "direction": "I"
              },
              "signal_3": {
                "direction": "I"
              },
              "signal_4": {
                "direction": "I"
              },
              "signal_5": {
                "direction": "I"
              },
              "signal_6": {
                "direction": "I"
              },
              "signal_7": {
                "direction": "I"
              },
              "signal_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "exp_p_tri_io",
              "drive_gpios_1/signal_export"
            ]
          },
          "Net2": {
            "ports": [
              "exp_n_tri_io",
              "drive_gpios_0/signal_export"
            ]
          },
          "drive_leds_0_signal_out": {
            "ports": [
              "drive_leds_0/signal_out",
              "led_o"
            ]
          },
          "input_0_1": {
            "ports": [
              "input_0",
              "drive_gpios_1/input_0",
              "drive_leds_0/signal_0"
            ]
          },
          "level_detector_0_level_detected_1": {
            "ports": [
              "drive_gpios_1/input_1",
              "drive_leds_0/signal_1"
            ]
          }
        }
      },
      "and_2_0": {
        "vlnv": "xilinx.com:module_ref:and_2:1.0",
        "xci_name": "system_and_2_0_0",
        "xci_path": "ip\\system_and_2_0_0\\system_and_2_0_0.xci",
        "inst_hier_path": "and_2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "and_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c": {
            "direction": "O"
          }
        }
      },
      "decimator": {
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "data_in_valid": {
            "direction": "I"
          },
          "decimate_value": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "finish": {
            "direction": "O"
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out_valid": {
            "direction": "O"
          },
          "sel": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "selector_data_in1": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "system_selector_data_in_0",
            "xci_path": "ip\\system_selector_data_in_0\\system_selector_data_in_0.xci",
            "inst_hier_path": "decimator/selector_data_in1",
            "parameters": {
              "DATA_IN_WIDTH": {
                "value": "32"
              },
              "DATA_OUT_WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in_0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_in_0_valid": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_in_1_valid": {
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              },
              "finish_0": {
                "direction": "I"
              },
              "finish_1": {
                "direction": "I"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "data_out_valid": {
                "direction": "O"
              },
              "finish": {
                "direction": "O"
              }
            }
          },
          "decimator_0": {
            "vlnv": "xilinx.com:module_ref:decimator:1.0",
            "xci_name": "system_decimator_0_0",
            "xci_path": "ip\\system_decimator_0_0\\system_decimator_0_0.xci",
            "inst_hier_path": "decimator/decimator_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "decimator",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              },
              "enable": {
                "direction": "I"
              },
              "data_in": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_in_valid": {
                "direction": "I"
              },
              "decimate_value": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "data_out_valid": {
                "direction": "O"
              },
              "finish": {
                "direction": "O"
              }
            }
          },
          "linear_mean_0": {
            "vlnv": "xilinx.com:module_ref:linear_mean:1.0",
            "xci_name": "system_linear_mean_0_0",
            "xci_path": "ip\\system_linear_mean_0_0\\system_linear_mean_0_0.xci",
            "inst_hier_path": "decimator/linear_mean_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "linear_mean",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              },
              "enable": {
                "direction": "I"
              },
              "data_in": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_in_valid": {
                "direction": "I"
              },
              "decimate_value": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "data_out_valid": {
                "direction": "O"
              },
              "finish": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "clk_in",
              "decimator_0/clk",
              "linear_mean_0/clk"
            ]
          },
          "decimator_0_data_out": {
            "ports": [
              "decimator_0/data_out",
              "selector_data_in1/data_in_0"
            ]
          },
          "decimator_0_data_out_valid": {
            "ports": [
              "decimator_0/data_out_valid",
              "selector_data_in1/data_in_0_valid"
            ]
          },
          "decimator_0_finish": {
            "ports": [
              "decimator_0/finish",
              "selector_data_in1/finish_0"
            ]
          },
          "linear_mean_0_data_out": {
            "ports": [
              "linear_mean_0/data_out",
              "selector_data_in1/data_in_1"
            ]
          },
          "linear_mean_0_data_out_valid": {
            "ports": [
              "linear_mean_0/data_out_valid",
              "selector_data_in1/data_in_1_valid"
            ]
          },
          "linear_mean_0_finish": {
            "ports": [
              "linear_mean_0/finish",
              "selector_data_in1/finish_1"
            ]
          },
          "sel_1": {
            "ports": [
              "sel",
              "selector_data_in1/sel"
            ]
          },
          "selector_data_in1_data_out": {
            "ports": [
              "selector_data_in1/data_out",
              "data_out"
            ]
          },
          "selector_data_in1_data_out_valid": {
            "ports": [
              "selector_data_in1/data_out_valid",
              "data_out_valid"
            ]
          },
          "selector_data_in1_finish": {
            "ports": [
              "selector_data_in1/finish",
              "finish"
            ]
          },
          "selector_data_in_data_out": {
            "ports": [
              "data_in",
              "decimator_0/data_in",
              "linear_mean_0/data_in"
            ]
          },
          "selector_data_in_data_out_valid": {
            "ports": [
              "data_in_valid",
              "decimator_0/data_in_valid",
              "linear_mean_0/data_in_valid"
            ]
          },
          "uP_control_Dout": {
            "ports": [
              "reset_n",
              "decimator_0/reset_n",
              "linear_mean_0/reset_n"
            ]
          },
          "uP_control_Dout1": {
            "ports": [
              "enable",
              "decimator_0/enable",
              "linear_mean_0/enable"
            ]
          },
          "uP_control_gpio_io_o1": {
            "ports": [
              "decimate_value",
              "decimator_0/decimate_value",
              "linear_mean_0/decimate_value"
            ]
          }
        }
      },
      "lock_in": {
        "vlnv": "xilinx.com:module_ref:signal_processing_LI:1.0",
        "xci_name": "system_signal_processing_LI_0_0",
        "xci_path": "ip\\system_signal_processing_LI_0_0\\system_signal_processing_LI_0_0.xci",
        "inst_hier_path": "lock_in",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "signal_processing_LI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "enable_gral": {
            "direction": "I"
          },
          "referencia_externa_seno": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "referencia_externa_cos": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "referencia_externa_valid": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_in_valid": {
            "direction": "I"
          },
          "start_signal": {
            "direction": "I"
          },
          "data_out_fase": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "data_out_fase_valid": {
            "direction": "O"
          },
          "data_out_cuad": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "data_out_cuad_valid": {
            "direction": "O"
          },
          "ready_to_calculate": {
            "direction": "O"
          },
          "processing_finished": {
            "direction": "O"
          },
          "datos_promediados": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "parameter_in_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "parameter_in_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "Control": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          }
        },
        "ports": {
          "data_in_valid": {
            "direction": "I"
          },
          "reset_n_from_ctrl": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "adc_clk": {
            "type": "clk",
            "direction": "I"
          },
          "M": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "N_ma": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "finished": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "enable_from_ctrl": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "data_cuad": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "data_fase": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "data_source": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dac_phase": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ref_phase": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "decimate_value": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "decimate_mode": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "N_datos_promediados": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "uP": {
            "interface_ports": {
              "DDR": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
                "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
              },
              "FIXED_IO": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
                "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "FCLK_CLK0": {
                "type": "clk",
                "direction": "O"
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "axi_str_rxd_tvalid1": {
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "axi_str_rxd_tdata": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "processing_system7_0": {
                "vlnv": "xilinx.com:ip:processing_system7:5.5",
                "xci_name": "system_processing_system7_0_0",
                "xci_path": "ip\\system_processing_system7_0_0\\system_processing_system7_0_0.xci",
                "inst_hier_path": "Control/uP/processing_system7_0",
                "parameters": {
                  "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                    "value": "666.666687"
                  },
                  "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                    "value": "10.158730"
                  },
                  "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                    "value": "125.000000"
                  },
                  "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                    "value": "125.000000"
                  },
                  "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                    "value": "125.000000"
                  },
                  "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                    "value": "100.000000"
                  },
                  "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                    "value": "166.666672"
                  },
                  "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                    "value": "100.000000"
                  },
                  "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                    "value": "60"
                  },
                  "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                    "value": "60"
                  },
                  "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_APU_CLK_RATIO_ENABLE": {
                    "value": "6:2:1"
                  },
                  "PCW_APU_PERIPHERAL_FREQMHZ": {
                    "value": "666.666666"
                  },
                  "PCW_CAN0_PERIPHERAL_CLKSRC": {
                    "value": "External"
                  },
                  "PCW_CAN0_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_CAN1_PERIPHERAL_CLKSRC": {
                    "value": "External"
                  },
                  "PCW_CAN1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_CAN_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_CAN_PERIPHERAL_VALID": {
                    "value": "0"
                  },
                  "PCW_CLK0_FREQ": {
                    "value": "125000000"
                  },
                  "PCW_CLK1_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CLK2_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CLK3_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                    "value": "667"
                  },
                  "PCW_CPU_PERIPHERAL_CLKSRC": {
                    "value": "ARM PLL"
                  },
                  "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                    "value": "33.333333"
                  },
                  "PCW_DCI_PERIPHERAL_CLKSRC": {
                    "value": "DDR PLL"
                  },
                  "PCW_DCI_PERIPHERAL_FREQMHZ": {
                    "value": "10.159"
                  },
                  "PCW_DDR_PERIPHERAL_CLKSRC": {
                    "value": "DDR PLL"
                  },
                  "PCW_DDR_RAM_HIGHADDR": {
                    "value": "0x1FFFFFFF"
                  },
                  "PCW_ENET0_ENET0_IO": {
                    "value": "MIO 16 .. 27"
                  },
                  "PCW_ENET0_GRP_MDIO_ENABLE": {
                    "value": "1"
                  },
                  "PCW_ENET0_GRP_MDIO_IO": {
                    "value": "EMIO"
                  },
                  "PCW_ENET0_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_ENET0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                    "value": "1000 Mbps"
                  },
                  "PCW_ENET0_RESET_ENABLE": {
                    "value": "0"
                  },
                  "PCW_ENET1_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_ENET1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_ENET_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_ENET_RESET_POLARITY": {
                    "value": "Active Low"
                  },
                  "PCW_ENET_RESET_SELECT": {
                    "value": "Share reset pin"
                  },
                  "PCW_EN_4K_TIMER": {
                    "value": "0"
                  },
                  "PCW_EN_CAN0": {
                    "value": "0"
                  },
                  "PCW_EN_CAN1": {
                    "value": "0"
                  },
                  "PCW_EN_CLK0_PORT": {
                    "value": "1"
                  },
                  "PCW_EN_CLK1_PORT": {
                    "value": "0"
                  },
                  "PCW_EN_CLK2_PORT": {
                    "value": "0"
                  },
                  "PCW_EN_CLK3_PORT": {
                    "value": "0"
                  },
                  "PCW_EN_DDR": {
                    "value": "1"
                  },
                  "PCW_EN_EMIO_CAN0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_CAN1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_CD_SDIO0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_CD_SDIO1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_ENET0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_ENET1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_GPIO": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_I2C0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_I2C1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_MODEM_UART0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_MODEM_UART1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_PJTAG": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_SDIO0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_SDIO1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_SPI0": {
                    "value": "1"
                  },
                  "PCW_EN_EMIO_SPI1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_SRAM_INT": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_TRACE": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_TTC0": {
                    "value": "1"
                  },
                  "PCW_EN_EMIO_TTC1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_UART0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_UART1": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_WDT": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_WP_SDIO0": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_WP_SDIO1": {
                    "value": "0"
                  },
                  "PCW_EN_ENET0": {
                    "value": "1"
                  },
                  "PCW_EN_ENET1": {
                    "value": "0"
                  },
                  "PCW_EN_GPIO": {
                    "value": "1"
                  },
                  "PCW_EN_I2C0": {
                    "value": "1"
                  },
                  "PCW_EN_I2C1": {
                    "value": "0"
                  },
                  "PCW_EN_MODEM_UART0": {
                    "value": "0"
                  },
                  "PCW_EN_MODEM_UART1": {
                    "value": "0"
                  },
                  "PCW_EN_PJTAG": {
                    "value": "0"
                  },
                  "PCW_EN_QSPI": {
                    "value": "1"
                  },
                  "PCW_EN_SDIO0": {
                    "value": "1"
                  },
                  "PCW_EN_SDIO1": {
                    "value": "0"
                  },
                  "PCW_EN_SMC": {
                    "value": "0"
                  },
                  "PCW_EN_SPI0": {
                    "value": "1"
                  },
                  "PCW_EN_SPI1": {
                    "value": "1"
                  },
                  "PCW_EN_TRACE": {
                    "value": "0"
                  },
                  "PCW_EN_TTC0": {
                    "value": "1"
                  },
                  "PCW_EN_TTC1": {
                    "value": "0"
                  },
                  "PCW_EN_UART0": {
                    "value": "1"
                  },
                  "PCW_EN_UART1": {
                    "value": "1"
                  },
                  "PCW_EN_USB0": {
                    "value": "1"
                  },
                  "PCW_EN_USB1": {
                    "value": "0"
                  },
                  "PCW_EN_WDT": {
                    "value": "0"
                  },
                  "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_FCLK_CLK0_BUF": {
                    "value": "TRUE"
                  },
                  "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                    "value": "125"
                  },
                  "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                    "value": "250"
                  },
                  "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                    "value": "200"
                  },
                  "PCW_FPGA_FCLK0_ENABLE": {
                    "value": "1"
                  },
                  "PCW_GPIO_EMIO_GPIO_ENABLE": {
                    "value": "0"
                  },
                  "PCW_GPIO_MIO_GPIO_ENABLE": {
                    "value": "1"
                  },
                  "PCW_GPIO_MIO_GPIO_IO": {
                    "value": "MIO"
                  },
                  "PCW_GPIO_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_I2C0_GRP_INT_ENABLE": {
                    "value": "0"
                  },
                  "PCW_I2C0_I2C0_IO": {
                    "value": "MIO 50 .. 51"
                  },
                  "PCW_I2C0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_I2C0_RESET_ENABLE": {
                    "value": "0"
                  },
                  "PCW_I2C1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_I2C_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_I2C_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_I2C_RESET_POLARITY": {
                    "value": "Active Low"
                  },
                  "PCW_I2C_RESET_SELECT": {
                    "value": "Share reset pin"
                  },
                  "PCW_IMPORT_BOARD_PRESET": {
                    "value": "cfg/red_pitaya.xml"
                  },
                  "PCW_IRQ_F2P_MODE": {
                    "value": "DIRECT"
                  },
                  "PCW_MIO_0_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_0_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_0_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_10_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_10_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_10_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_11_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_11_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_11_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_12_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_12_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_12_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_13_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_13_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_13_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_14_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_14_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_14_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_15_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_15_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_15_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_16_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_16_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_16_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_17_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_17_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_17_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_18_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_18_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_18_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_19_IOTYPE": {
                    "value": "out"
                  },
                  "PCW_MIO_19_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_19_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_1_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_1_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_1_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_20_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_20_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_20_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_21_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_21_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_21_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_22_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_22_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_22_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_23_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_23_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_23_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_24_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_24_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_24_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_25_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_25_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_25_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_26_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_26_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_26_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_27_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_27_PULLUP": {
                    "value": "disabled"
                  },
                  "PCW_MIO_27_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_28_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_28_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_28_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_29_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_29_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_29_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_2_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_2_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_30_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_30_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_30_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_31_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_31_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_31_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_32_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_32_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_32_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_33_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_33_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_33_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_34_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_34_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_34_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_35_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_35_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_35_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_36_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_36_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_36_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_37_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_37_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_37_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_38_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_38_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_38_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_39_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_39_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_39_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_3_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_3_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_40_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_40_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_40_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_41_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_41_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_41_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_42_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_42_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_42_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_43_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_43_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_43_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_44_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_44_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_44_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_45_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_45_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_45_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_46_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_46_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_46_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_47_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_47_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_47_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_48_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_48_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_48_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_49_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_49_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_49_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_4_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_4_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_50_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_50_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_50_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_51_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_51_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_51_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_52_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_52_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_52_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_53_IOTYPE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_MIO_53_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_53_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_5_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_5_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_6_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_6_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_7_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_7_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_8_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_8_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_9_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_9_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_9_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_TREE_PERIPHERALS": {
                    "value": [
                      "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
                      "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"
                    ]
                  },
                  "PCW_MIO_TREE_SIGNALS": {
                    "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"
                  },
                  "PCW_NAND_CYCLES_T_AR": {
                    "value": "1"
                  },
                  "PCW_NAND_CYCLES_T_CLR": {
                    "value": "1"
                  },
                  "PCW_NAND_CYCLES_T_RC": {
                    "value": "11"
                  },
                  "PCW_NAND_CYCLES_T_REA": {
                    "value": "1"
                  },
                  "PCW_NAND_CYCLES_T_RR": {
                    "value": "1"
                  },
                  "PCW_NAND_CYCLES_T_WC": {
                    "value": "11"
                  },
                  "PCW_NAND_CYCLES_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_T_CEOE": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_T_PC": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_T_RC": {
                    "value": "11"
                  },
                  "PCW_NOR_CS0_T_TR": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_T_WC": {
                    "value": "11"
                  },
                  "PCW_NOR_CS0_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_CS0_WE_TIME": {
                    "value": "0"
                  },
                  "PCW_NOR_CS1_T_CEOE": {
                    "value": "1"
                  },
                  "PCW_NOR_CS1_T_PC": {
                    "value": "1"
                  },
                  "PCW_NOR_CS1_T_RC": {
                    "value": "11"
                  },
                  "PCW_NOR_CS1_T_TR": {
                    "value": "1"
                  },
                  "PCW_NOR_CS1_T_WC": {
                    "value": "11"
                  },
                  "PCW_NOR_CS1_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_CS1_WE_TIME": {
                    "value": "0"
                  },
                  "PCW_NOR_SRAM_CS0_T_CEOE": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS0_T_PC": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS0_T_RC": {
                    "value": "11"
                  },
                  "PCW_NOR_SRAM_CS0_T_TR": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS0_T_WC": {
                    "value": "11"
                  },
                  "PCW_NOR_SRAM_CS0_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS0_WE_TIME": {
                    "value": "0"
                  },
                  "PCW_NOR_SRAM_CS1_T_CEOE": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS1_T_PC": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS1_T_RC": {
                    "value": "11"
                  },
                  "PCW_NOR_SRAM_CS1_T_TR": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS1_T_WC": {
                    "value": "11"
                  },
                  "PCW_NOR_SRAM_CS1_T_WP": {
                    "value": "1"
                  },
                  "PCW_NOR_SRAM_CS1_WE_TIME": {
                    "value": "0"
                  },
                  "PCW_OVERRIDE_BASIC_CLOCK": {
                    "value": "0"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                    "value": "0.080"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                    "value": "0.063"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                    "value": "0.057"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                    "value": "0.068"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                    "value": "-0.047"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                    "value": "-0.025"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                    "value": "-0.006"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                    "value": "-0.017"
                  },
                  "PCW_PCAP_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                    "value": "200"
                  },
                  "PCW_PJTAG_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_PLL_BYPASSMODE_ENABLE": {
                    "value": "0"
                  },
                  "PCW_PRESET_BANK0_VOLTAGE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_PRESET_BANK1_VOLTAGE": {
                    "value": "LVCMOS 2.5V"
                  },
                  "PCW_QSPI_GRP_FBCLK_ENABLE": {
                    "value": "0"
                  },
                  "PCW_QSPI_GRP_IO1_ENABLE": {
                    "value": "0"
                  },
                  "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                    "value": "1"
                  },
                  "PCW_QSPI_GRP_SINGLE_SS_IO": {
                    "value": "MIO 1 .. 6"
                  },
                  "PCW_QSPI_GRP_SS1_ENABLE": {
                    "value": "0"
                  },
                  "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                    "value": "0xFCFFFFFF"
                  },
                  "PCW_QSPI_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_QSPI_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                    "value": "125"
                  },
                  "PCW_QSPI_QSPI_IO": {
                    "value": "MIO 1 .. 6"
                  },
                  "PCW_SD0_GRP_CD_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SD0_GRP_CD_IO": {
                    "value": "MIO 46"
                  },
                  "PCW_SD0_GRP_POW_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SD0_GRP_WP_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SD0_GRP_WP_IO": {
                    "value": "MIO 47"
                  },
                  "PCW_SD0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SD0_SD0_IO": {
                    "value": "MIO 40 .. 45"
                  },
                  "PCW_SD1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SDIO_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                    "value": "100"
                  },
                  "PCW_SDIO_PERIPHERAL_VALID": {
                    "value": "1"
                  },
                  "PCW_SINGLE_QSPI_DATA_MODE": {
                    "value": "x4"
                  },
                  "PCW_SMC_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_SMC_PERIPHERAL_VALID": {
                    "value": "0"
                  },
                  "PCW_SPI0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SPI0_SPI0_IO": {
                    "value": "EMIO"
                  },
                  "PCW_SPI1_GRP_SS1_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SPI1_GRP_SS2_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SPI1_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SPI1_SPI1_IO": {
                    "value": "MIO 10 .. 15"
                  },
                  "PCW_SPI_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_SPI_PERIPHERAL_FREQMHZ": {
                    "value": "166.666666"
                  },
                  "PCW_SPI_PERIPHERAL_VALID": {
                    "value": "1"
                  },
                  "PCW_S_AXI_HP0_DATA_WIDTH": {
                    "value": "64"
                  },
                  "PCW_S_AXI_HP1_DATA_WIDTH": {
                    "value": "64"
                  },
                  "PCW_S_AXI_HP2_DATA_WIDTH": {
                    "value": "64"
                  },
                  "PCW_S_AXI_HP3_DATA_WIDTH": {
                    "value": "64"
                  },
                  "PCW_TPIU_PERIPHERAL_CLKSRC": {
                    "value": "External"
                  },
                  "PCW_TRACE_INTERNAL_WIDTH": {
                    "value": "2"
                  },
                  "PCW_TRACE_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_TTC0_TTC0_IO": {
                    "value": "EMIO"
                  },
                  "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_TTC1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_TTC_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_UART0_BAUD_RATE": {
                    "value": "115200"
                  },
                  "PCW_UART0_GRP_FULL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UART0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_UART0_UART0_IO": {
                    "value": "MIO 14 .. 15"
                  },
                  "PCW_UART1_BAUD_RATE": {
                    "value": "115200"
                  },
                  "PCW_UART1_GRP_FULL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UART1_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_UART1_UART1_IO": {
                    "value": "MIO 8 .. 9"
                  },
                  "PCW_UART_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_UART_PERIPHERAL_FREQMHZ": {
                    "value": "100"
                  },
                  "PCW_UART_PERIPHERAL_VALID": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                    "value": "533.333374"
                  },
                  "PCW_UIPARAM_DDR_ADV_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_AL": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_BL": {
                    "value": "8"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                    "value": "0.25"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                    "value": "0.25"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                    "value": "0.25"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                    "value": "0.25"
                  },
                  "PCW_UIPARAM_DDR_BUS_WIDTH": {
                    "value": "16 Bit"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                    "value": "54.563"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                    "value": "54.563"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                    "value": "54.563"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                    "value": "54.563"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                    "value": "101.239"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                    "value": "79.5025"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                    "value": "60.536"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                    "value": "71.7715"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                    "value": "0.0"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                    "value": "0.0"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                    "value": "0.0"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                    "value": "0.0"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                    "value": "104.5365"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                    "value": "70.676"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                    "value": "59.1615"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                    "value": "81.319"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_ECC": {
                    "value": "Disabled"
                  },
                  "PCW_UIPARAM_DDR_ENABLE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_FREQ_MHZ": {
                    "value": "533.333333"
                  },
                  "PCW_UIPARAM_DDR_HIGH_TEMP": {
                    "value": "Normal (0-85)"
                  },
                  "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                    "value": "DDR 3"
                  },
                  "PCW_UIPARAM_DDR_PARTNO": {
                    "value": "MT41J256M16 RE-125"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                    "value": "0"
                  },
                  "PCW_USB0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB0_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB0_RESET_IO": {
                    "value": "MIO 48"
                  },
                  "PCW_USB0_USB0_IO": {
                    "value": "MIO 28 .. 39"
                  },
                  "PCW_USB1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_USB_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB_RESET_POLARITY": {
                    "value": "Active Low"
                  },
                  "PCW_USB_RESET_SELECT": {
                    "value": "Share reset pin"
                  },
                  "PCW_USE_AXI_NONSECURE": {
                    "value": "0"
                  },
                  "PCW_USE_CROSS_TRIGGER": {
                    "value": "0"
                  },
                  "PCW_USE_S_AXI_HP0": {
                    "value": "1"
                  },
                  "PCW_WDT_PERIPHERAL_CLKSRC": {
                    "value": "CPU_1X"
                  },
                  "PCW_WDT_PERIPHERAL_DIVISOR0": {
                    "value": "1"
                  },
                  "PCW_WDT_PERIPHERAL_ENABLE": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "M_AXI_GP0": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "Data",
                    "base_address": {
                      "minimum": "0x40000000",
                      "maximum": "0x7FFFFFFF",
                      "width": "32"
                    }
                  },
                  "S_AXI_HP0": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "memory_map_ref": "S_AXI_HP0"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data": {
                      "range": "4G",
                      "width": "32",
                      "local_memory_map": {
                        "name": "Data",
                        "description": "Address Space Segments",
                        "address_blocks": {
                          "segment1": {
                            "name": "segment1",
                            "display_name": "segment1",
                            "base_address": "0x00000000",
                            "range": "256K",
                            "width": "18",
                            "usage": "register"
                          },
                          "segment2": {
                            "name": "segment2",
                            "display_name": "segment2",
                            "base_address": "0x00040000",
                            "range": "256K",
                            "width": "19",
                            "usage": "register"
                          },
                          "segment3": {
                            "name": "segment3",
                            "display_name": "segment3",
                            "base_address": "0x00080000",
                            "range": "512K",
                            "width": "20",
                            "usage": "register"
                          },
                          "segment4": {
                            "name": "segment4",
                            "display_name": "segment4",
                            "base_address": "0x00100000",
                            "range": "1023M",
                            "width": "30",
                            "usage": "register"
                          },
                          "M_AXI_GP0": {
                            "name": "M_AXI_GP0",
                            "display_name": "M_AXI_GP0",
                            "base_address": "0x40000000",
                            "range": "1G",
                            "width": "31",
                            "usage": "register"
                          },
                          "M_AXI_GP1": {
                            "name": "M_AXI_GP1",
                            "display_name": "M_AXI_GP1",
                            "base_address": "0x80000000",
                            "range": "1G",
                            "width": "32",
                            "usage": "register"
                          },
                          "IO_Peripheral_Registers": {
                            "name": "IO_Peripheral_Registers",
                            "display_name": "IO Peripheral Registers",
                            "base_address": "0xE0000000",
                            "range": "3M",
                            "width": "32",
                            "usage": "register"
                          },
                          "SMC_Memories": {
                            "name": "SMC_Memories",
                            "display_name": "SMC Memories",
                            "base_address": "0xE1000000",
                            "range": "80M",
                            "width": "32",
                            "usage": "register"
                          },
                          "SLCR_Registers": {
                            "name": "SLCR_Registers",
                            "display_name": "SLCR Registers",
                            "base_address": "0xF8000000",
                            "range": "3K",
                            "width": "32",
                            "usage": "register"
                          },
                          "PS_System_Registers": {
                            "name": "PS_System_Registers",
                            "display_name": "PS System Registers",
                            "base_address": "0xF8001000",
                            "range": "8252K",
                            "width": "32",
                            "usage": "register"
                          },
                          "CPU_Private_Registers": {
                            "name": "CPU_Private_Registers",
                            "display_name": "CPU Private Registers",
                            "base_address": "0xF8900000",
                            "range": "6156K",
                            "width": "32",
                            "usage": "register"
                          },
                          "segment5": {
                            "name": "segment5",
                            "display_name": "segment5",
                            "base_address": "0xFC000000",
                            "range": "32M",
                            "width": "32",
                            "usage": "register"
                          },
                          "segment6": {
                            "name": "segment6",
                            "display_name": "segment6",
                            "base_address": "0xFFFC0000",
                            "range": "256K",
                            "width": "32",
                            "usage": "register"
                          }
                        }
                      }
                    }
                  }
                }
              },
              "rst_ps7_0_125M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "system_rst_ps7_0_125M_0",
                "xci_path": "ip\\system_rst_ps7_0_125M_0\\system_rst_ps7_0_125M_0.xci",
                "inst_hier_path": "Control/uP/rst_ps7_0_125M"
              },
              "ps7_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\system_ps7_0_axi_periph_0\\system_ps7_0_axi_periph_0.xci",
                "inst_hier_path": "Control/uP/ps7_0_axi_periph",
                "xci_name": "system_ps7_0_axi_periph_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "9"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M02_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M03_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M04_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M05_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M06_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M07_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M08_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_ARESETN"
                      }
                    }
                  },
                  "M02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M03_ARESETN"
                      }
                    }
                  },
                  "M03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M04_ARESETN"
                      }
                    }
                  },
                  "M04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M05_ARESETN"
                      }
                    }
                  },
                  "M05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M06_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M06_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M06_ARESETN"
                      }
                    }
                  },
                  "M06_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M07_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M07_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M07_ARESETN"
                      }
                    }
                  },
                  "M07_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M08_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M08_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M08_ARESETN"
                      }
                    }
                  },
                  "M08_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "system_xbar_0",
                    "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
                    "inst_hier_path": "Control/uP/ps7_0_axi_periph/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "9"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI",
                          "M01_AXI",
                          "M02_AXI",
                          "M03_AXI",
                          "M04_AXI",
                          "M05_AXI",
                          "M06_AXI",
                          "M07_AXI",
                          "M08_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "system_auto_pc_0",
                        "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                        "inst_hier_path": "Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI3"
                          }
                        },
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "s00_couplers_to_auto_pc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_pc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m02_couplers_to_m02_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m03_couplers_to_m03_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m04_couplers_to_m04_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m05_couplers_to_m05_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m06_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m06_couplers_to_m06_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m07_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m07_couplers_to_m07_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m08_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m08_couplers_to_m08_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "m01_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "m02_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M02_AXI",
                      "m02_couplers/M_AXI"
                    ]
                  },
                  "m03_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M03_AXI",
                      "m03_couplers/M_AXI"
                    ]
                  },
                  "m04_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M04_AXI",
                      "m04_couplers/M_AXI"
                    ]
                  },
                  "m05_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M05_AXI",
                      "m05_couplers/M_AXI"
                    ]
                  },
                  "m06_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M06_AXI",
                      "m06_couplers/M_AXI"
                    ]
                  },
                  "m07_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M07_AXI",
                      "m07_couplers/M_AXI"
                    ]
                  },
                  "m08_couplers_to_ps7_0_axi_periph": {
                    "interface_ports": [
                      "M08_AXI",
                      "m08_couplers/M_AXI"
                    ]
                  },
                  "ps7_0_axi_periph_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXI",
                      "m02_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m03_couplers": {
                    "interface_ports": [
                      "xbar/M03_AXI",
                      "m03_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m04_couplers": {
                    "interface_ports": [
                      "xbar/M04_AXI",
                      "m04_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m05_couplers": {
                    "interface_ports": [
                      "xbar/M05_AXI",
                      "m05_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m06_couplers": {
                    "interface_ports": [
                      "xbar/M06_AXI",
                      "m06_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m07_couplers": {
                    "interface_ports": [
                      "xbar/M07_AXI",
                      "m07_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m08_couplers": {
                    "interface_ports": [
                      "xbar/M08_AXI",
                      "m08_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "ps7_0_axi_periph_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m02_couplers/M_ACLK",
                      "m03_couplers/M_ACLK",
                      "m04_couplers/M_ACLK",
                      "m05_couplers/M_ACLK",
                      "m06_couplers/M_ACLK",
                      "m07_couplers/M_ACLK",
                      "m08_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK",
                      "m02_couplers/S_ACLK",
                      "m03_couplers/S_ACLK",
                      "m04_couplers/S_ACLK",
                      "m05_couplers/S_ACLK",
                      "m06_couplers/S_ACLK",
                      "m07_couplers/S_ACLK",
                      "m08_couplers/S_ACLK"
                    ]
                  },
                  "ps7_0_axi_periph_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m02_couplers/M_ARESETN",
                      "m03_couplers/M_ARESETN",
                      "m04_couplers/M_ARESETN",
                      "m05_couplers/M_ARESETN",
                      "m06_couplers/M_ARESETN",
                      "m07_couplers/M_ARESETN",
                      "m08_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN",
                      "m02_couplers/S_ARESETN",
                      "m03_couplers/S_ARESETN",
                      "m04_couplers/S_ARESETN",
                      "m05_couplers/S_ARESETN",
                      "m06_couplers/S_ARESETN",
                      "m07_couplers/S_ARESETN",
                      "m08_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "fifo_1": {
                "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
                "xci_name": "system_axi_fifo_mm_s_0_0",
                "xci_path": "ip\\system_axi_fifo_mm_s_0_0\\system_axi_fifo_mm_s_0_0.xci",
                "inst_hier_path": "Control/uP/fifo_1",
                "parameters": {
                  "C_DATA_INTERFACE_TYPE": {
                    "value": "0"
                  },
                  "C_USE_TX_CTRL": {
                    "value": "0"
                  },
                  "C_USE_TX_DATA": {
                    "value": "0"
                  }
                }
              },
              "axis_clock_converter_0": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "system_axis_clock_converter_0_1",
                "xci_path": "ip\\system_axis_clock_converter_0_1\\system_axis_clock_converter_0_1.xci",
                "inst_hier_path": "Control/uP/axis_clock_converter_0",
                "parameters": {
                  "ACLKEN_CONV_MODE": {
                    "value": "0"
                  },
                  "IS_ACLK_ASYNC": {
                    "value": "1"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M06_AXI",
                  "ps7_0_axi_periph/M06_AXI"
                ]
              },
              "axis_clock_converter_0_M_AXIS": {
                "interface_ports": [
                  "axis_clock_converter_0/M_AXIS",
                  "fifo_1/AXI_STR_RXD"
                ]
              },
              "processing_system7_0_DDR": {
                "interface_ports": [
                  "DDR",
                  "processing_system7_0/DDR"
                ]
              },
              "processing_system7_0_FIXED_IO": {
                "interface_ports": [
                  "FIXED_IO",
                  "processing_system7_0/FIXED_IO"
                ]
              },
              "processing_system7_0_M_AXI_GP0": {
                "interface_ports": [
                  "processing_system7_0/M_AXI_GP0",
                  "ps7_0_axi_periph/S00_AXI"
                ]
              },
              "ps7_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "fifo_1/S_AXI",
                  "ps7_0_axi_periph/M00_AXI"
                ]
              },
              "ps7_0_axi_periph_M01_AXI": {
                "interface_ports": [
                  "M01_AXI",
                  "ps7_0_axi_periph/M01_AXI"
                ]
              },
              "ps7_0_axi_periph_M02_AXI": {
                "interface_ports": [
                  "M02_AXI",
                  "ps7_0_axi_periph/M02_AXI"
                ]
              },
              "ps7_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "M03_AXI",
                  "ps7_0_axi_periph/M03_AXI"
                ]
              },
              "ps7_0_axi_periph_M04_AXI": {
                "interface_ports": [
                  "M04_AXI",
                  "ps7_0_axi_periph/M04_AXI"
                ]
              },
              "ps7_0_axi_periph_M05_AXI": {
                "interface_ports": [
                  "M05_AXI",
                  "ps7_0_axi_periph/M05_AXI"
                ]
              },
              "ps7_0_axi_periph_M07_AXI": {
                "interface_ports": [
                  "M07_AXI",
                  "ps7_0_axi_periph/M07_AXI"
                ]
              },
              "ps7_0_axi_periph_M08_AXI": {
                "interface_ports": [
                  "M08_AXI",
                  "ps7_0_axi_periph/M08_AXI"
                ]
              }
            },
            "nets": {
              "axi_str_rxd_tdata_1": {
                "ports": [
                  "axi_str_rxd_tdata",
                  "axis_clock_converter_0/s_axis_tdata"
                ]
              },
              "axi_str_rxd_tvalid1_1": {
                "ports": [
                  "axi_str_rxd_tvalid1",
                  "axis_clock_converter_0/s_axis_tvalid"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "processing_system7_0/FCLK_CLK0",
                  "FCLK_CLK0",
                  "ps7_0_axi_periph/M01_ACLK",
                  "ps7_0_axi_periph/S00_ACLK",
                  "ps7_0_axi_periph/ACLK",
                  "rst_ps7_0_125M/slowest_sync_clk",
                  "processing_system7_0/S_AXI_HP0_ACLK",
                  "ps7_0_axi_periph/M00_ACLK",
                  "ps7_0_axi_periph/M02_ACLK",
                  "ps7_0_axi_periph/M03_ACLK",
                  "processing_system7_0/M_AXI_GP0_ACLK",
                  "ps7_0_axi_periph/M04_ACLK",
                  "ps7_0_axi_periph/M05_ACLK",
                  "ps7_0_axi_periph/M06_ACLK",
                  "ps7_0_axi_periph/M07_ACLK",
                  "ps7_0_axi_periph/M08_ACLK",
                  "fifo_1/s_axi_aclk",
                  "axis_clock_converter_0/m_axis_aclk"
                ]
              },
              "processing_system7_0_FCLK_RESET0_N": {
                "ports": [
                  "processing_system7_0/FCLK_RESET0_N",
                  "rst_ps7_0_125M/ext_reset_in"
                ]
              },
              "rst_ps7_0_125M_peripheral_aresetn": {
                "ports": [
                  "rst_ps7_0_125M/peripheral_aresetn",
                  "S00_ARESETN",
                  "ps7_0_axi_periph/S00_ARESETN",
                  "ps7_0_axi_periph/M00_ARESETN",
                  "ps7_0_axi_periph/ARESETN",
                  "ps7_0_axi_periph/M01_ARESETN",
                  "ps7_0_axi_periph/M02_ARESETN",
                  "ps7_0_axi_periph/M03_ARESETN",
                  "ps7_0_axi_periph/M04_ARESETN",
                  "ps7_0_axi_periph/M05_ARESETN",
                  "ps7_0_axi_periph/M06_ARESETN",
                  "ps7_0_axi_periph/M07_ARESETN",
                  "ps7_0_axi_periph/M08_ARESETN"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "axis_clock_converter_0/s_axis_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "fifo_1/s_axi_aresetn",
                  "axis_clock_converter_0/s_axis_aresetn",
                  "axis_clock_converter_0/m_axis_aresetn"
                ]
              }
            }
          },
          "uP_control": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI3": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI4": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI6": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI5": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI7": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "Dout": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "gpio_io_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "gpio_io_i3": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Dout1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "Din1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "Din2": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "gpio_io_o2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "gpio2_io_o2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "gpio_io_o1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "gpio2_io_o3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "gpio_io_i": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            },
            "components": {
              "result_fase": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_axi_gpio_0_0",
                "xci_path": "ip\\system_axi_gpio_0_0\\system_axi_gpio_0_0.xci",
                "inst_hier_path": "Control/uP_control/result_fase",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "reset_n": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_1",
                "xci_path": "ip\\system_xlslice_0_1\\system_xlslice_0_1.xci",
                "inst_hier_path": "Control/uP_control/reset_n",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "enable_and_reset": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_axi_gpio_0_2",
                "xci_path": "ip\\system_axi_gpio_0_2\\system_axi_gpio_0_2.xci",
                "inst_hier_path": "Control/uP_control/enable_and_reset",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "result_cuad": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_axi_gpio_0_1",
                "xci_path": "ip\\system_axi_gpio_0_1\\system_axi_gpio_0_1.xci",
                "inst_hier_path": "Control/uP_control/result_cuad",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "M_and_Nma": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_Control_and_Nca_0",
                "xci_path": "ip\\system_Control_and_Nca_0\\system_Control_and_Nca_0.xci",
                "inst_hier_path": "Control/uP_control/M_and_Nma",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "res_fase_low": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_4",
                "xci_path": "ip\\system_xlslice_0_4\\system_xlslice_0_4.xci",
                "inst_hier_path": "Control/uP_control/res_fase_low",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "res_fase_up": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_5",
                "xci_path": "ip\\system_xlslice_0_5\\system_xlslice_0_5.xci",
                "inst_hier_path": "Control/uP_control/res_fase_up",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "res_cuad_up": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_res_fase_up_1",
                "xci_path": "ip\\system_res_fase_up_1\\system_res_fase_up_1.xci",
                "inst_hier_path": "Control/uP_control/res_cuad_up",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "res_cuad_low": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_res_fase_up_0",
                "xci_path": "ip\\system_res_fase_up_0\\system_res_fase_up_0.xci",
                "inst_hier_path": "Control/uP_control/res_cuad_low",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "finished_and_decimator_method": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_result_cuad_0",
                "xci_path": "ip\\system_result_cuad_0\\system_result_cuad_0.xci",
                "inst_hier_path": "Control/uP_control/finished_and_decimator_method",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "enable": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_3",
                "xci_path": "ip\\system_xlslice_0_3\\system_xlslice_0_3.xci",
                "inst_hier_path": "Control/uP_control/enable",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  }
                }
              },
              "adc_decimator_and_data_select": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_axi_gpio_0_3",
                "xci_path": "ip\\system_axi_gpio_0_3\\system_axi_gpio_0_3.xci",
                "inst_hier_path": "Control/uP_control/adc_decimator_and_data_select",
                "parameters": {
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "phaseDAC_and_phaseREF": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_M_and_Nma_0",
                "xci_path": "ip\\system_M_and_Nma_0\\system_M_and_Nma_0.xci",
                "inst_hier_path": "Control/uP_control/phaseDAC_and_phaseREF",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "datos_promediados": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_finished_and_decimator_method_0",
                "xci_path": "ip\\system_finished_and_decimator_method_0\\system_finished_and_decimator_method_0.xci",
                "inst_hier_path": "Control/uP_control/datos_promediados",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "0"
                  },
                  "C_ALL_OUTPUTS": {
                    "value": "0"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI6",
                  "finished_and_decimator_method/S_AXI"
                ]
              },
              "S_AXI2_1": {
                "interface_ports": [
                  "S_AXI2",
                  "adc_decimator_and_data_select/S_AXI"
                ]
              },
              "S_AXI3_1": {
                "interface_ports": [
                  "S_AXI3",
                  "enable_and_reset/S_AXI"
                ]
              },
              "S_AXI4_1": {
                "interface_ports": [
                  "S_AXI4",
                  "M_and_Nma/S_AXI"
                ]
              },
              "S_AXI5_1": {
                "interface_ports": [
                  "S_AXI5",
                  "phaseDAC_and_phaseREF/S_AXI"
                ]
              },
              "S_AXI7_1": {
                "interface_ports": [
                  "S_AXI7",
                  "datos_promediados/S_AXI"
                ]
              },
              "ps7_0_axi_periph_M01_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "result_fase/S_AXI"
                ]
              },
              "ps7_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "S_AXI1",
                  "result_cuad/S_AXI"
                ]
              }
            },
            "nets": {
              "Din1_1": {
                "ports": [
                  "Din1",
                  "res_cuad_up/Din",
                  "res_cuad_low/Din"
                ]
              },
              "Din2_1": {
                "ports": [
                  "Din2",
                  "res_fase_low/Din",
                  "res_fase_up/Din"
                ]
              },
              "Net5": {
                "ports": [
                  "M_and_Nma/gpio2_io_o",
                  "M_and_Nma/gpio2_io_i",
                  "gpio2_io_o"
                ]
              },
              "Trigger_gpio_io_o": {
                "ports": [
                  "M_and_Nma/gpio_io_o",
                  "M_and_Nma/gpio_io_i",
                  "gpio_io_o"
                ]
              },
              "adc_decimator_and_data_select_gpio_io_o": {
                "ports": [
                  "adc_decimator_and_data_select/gpio_io_o",
                  "adc_decimator_and_data_select/gpio_io_i",
                  "gpio_io_o1"
                ]
              },
              "enable_Dout": {
                "ports": [
                  "enable/Dout",
                  "Dout1"
                ]
              },
              "enable_and_reset_gpio2_io_o": {
                "ports": [
                  "enable_and_reset/gpio2_io_o",
                  "enable/Din"
                ]
              },
              "enable_and_reset_gpio_io_o": {
                "ports": [
                  "enable_and_reset/gpio_io_o",
                  "reset_n/Din"
                ]
              },
              "finished_gpio2_io_o": {
                "ports": [
                  "finished_and_decimator_method/gpio2_io_o",
                  "finished_and_decimator_method/gpio2_io_i",
                  "gpio2_io_o3"
                ]
              },
              "gpio_io_i3_1": {
                "ports": [
                  "gpio_io_i3",
                  "finished_and_decimator_method/gpio_io_i"
                ]
              },
              "gpio_io_i_1": {
                "ports": [
                  "gpio_io_i",
                  "datos_promediados/gpio_io_i"
                ]
              },
              "noise_bits_and_data_select_gpio2_io_o": {
                "ports": [
                  "adc_decimator_and_data_select/gpio2_io_o",
                  "adc_decimator_and_data_select/gpio2_io_i",
                  "gpio2_io_o1"
                ]
              },
              "phaseDAC_and_phaseREF_gpio2_io_o": {
                "ports": [
                  "phaseDAC_and_phaseREF/gpio2_io_o",
                  "phaseDAC_and_phaseREF/gpio2_io_i",
                  "gpio2_io_o2"
                ]
              },
              "phaseDAC_and_phaseREF_gpio_io_o": {
                "ports": [
                  "phaseDAC_and_phaseREF/gpio_io_o",
                  "gpio_io_o2",
                  "phaseDAC_and_phaseREF/gpio_io_i"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "result_fase/s_axi_aclk",
                  "enable_and_reset/s_axi_aclk",
                  "result_cuad/s_axi_aclk",
                  "M_and_Nma/s_axi_aclk",
                  "finished_and_decimator_method/s_axi_aclk",
                  "adc_decimator_and_data_select/s_axi_aclk",
                  "phaseDAC_and_phaseREF/s_axi_aclk",
                  "datos_promediados/s_axi_aclk"
                ]
              },
              "res_cuad_low_Dout": {
                "ports": [
                  "res_cuad_low/Dout",
                  "result_cuad/gpio_io_i"
                ]
              },
              "res_cuad_up_Dout": {
                "ports": [
                  "res_cuad_up/Dout",
                  "result_cuad/gpio2_io_i"
                ]
              },
              "res_fase_low_Dout": {
                "ports": [
                  "res_fase_low/Dout",
                  "result_fase/gpio_io_i"
                ]
              },
              "res_fase_up_Dout": {
                "ports": [
                  "res_fase_up/Dout",
                  "result_fase/gpio2_io_i"
                ]
              },
              "reset_n_Dout": {
                "ports": [
                  "reset_n/Dout",
                  "Dout"
                ]
              },
              "rst_ps7_0_125M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "result_fase/s_axi_aresetn",
                  "enable_and_reset/s_axi_aresetn",
                  "result_cuad/s_axi_aresetn",
                  "M_and_Nma/s_axi_aresetn",
                  "adc_decimator_and_data_select/s_axi_aresetn",
                  "phaseDAC_and_phaseREF/s_axi_aresetn",
                  "finished_and_decimator_method/s_axi_aresetn",
                  "datos_promediados/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI2_1": {
            "interface_ports": [
              "uP_control/S_AXI2",
              "uP/M02_AXI"
            ]
          },
          "S_AXI5_1": {
            "interface_ports": [
              "uP_control/S_AXI5",
              "uP/M07_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "uP/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "uP/FIXED_IO"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "uP/M01_AXI",
              "uP_control/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "uP/M03_AXI",
              "uP_control/S_AXI1"
            ]
          },
          "uP_M04_AXI": {
            "interface_ports": [
              "uP/M04_AXI",
              "uP_control/S_AXI3"
            ]
          },
          "uP_M05_AXI": {
            "interface_ports": [
              "uP/M05_AXI",
              "uP_control/S_AXI4"
            ]
          },
          "uP_M06_AXI": {
            "interface_ports": [
              "uP/M06_AXI",
              "uP_control/S_AXI6"
            ]
          },
          "uP_M08_AXI": {
            "interface_ports": [
              "uP/M08_AXI",
              "uP_control/S_AXI7"
            ]
          }
        },
        "nets": {
          "ADC_adc_clk": {
            "ports": [
              "adc_clk",
              "uP/s_axi_aclk"
            ]
          },
          "axi_str_rxd_tdata_1": {
            "ports": [
              "data_in",
              "uP/axi_str_rxd_tdata"
            ]
          },
          "axi_str_rxd_tvalid1_1": {
            "ports": [
              "data_in_valid",
              "uP/axi_str_rxd_tvalid1"
            ]
          },
          "cfg_data_1": {
            "ports": [
              "uP_control/gpio_io_o2",
              "dac_phase"
            ]
          },
          "gpio_io_i3_1": {
            "ports": [
              "finished",
              "uP_control/gpio_io_i3"
            ]
          },
          "lock_in_data_out_cuad": {
            "ports": [
              "data_cuad",
              "uP_control/Din1"
            ]
          },
          "lock_in_data_out_fase": {
            "ports": [
              "data_fase",
              "uP_control/Din2"
            ]
          },
          "lock_in_datos_promediados": {
            "ports": [
              "N_datos_promediados",
              "uP_control/gpio_io_i"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "uP/S00_ARESETN",
              "uP_control/s_axi_aresetn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "uP/FCLK_CLK0",
              "uP_control/s_axi_aclk"
            ]
          },
          "uP_control_Dout": {
            "ports": [
              "uP_control/Dout",
              "reset_n_from_ctrl",
              "uP/s_axi_aresetn"
            ]
          },
          "uP_control_Dout1": {
            "ports": [
              "uP_control/Dout1",
              "enable_from_ctrl"
            ]
          },
          "uP_control_gpio2_io_o": {
            "ports": [
              "uP_control/gpio2_io_o",
              "N_ma"
            ]
          },
          "uP_control_gpio2_io_o1": {
            "ports": [
              "uP_control/gpio2_io_o1",
              "data_source"
            ]
          },
          "uP_control_gpio2_io_o2": {
            "ports": [
              "uP_control/gpio2_io_o2",
              "ref_phase"
            ]
          },
          "uP_control_gpio2_io_o3": {
            "ports": [
              "uP_control/gpio2_io_o3",
              "decimate_mode"
            ]
          },
          "uP_control_gpio_io_o": {
            "ports": [
              "uP_control/gpio_io_o",
              "M"
            ]
          },
          "uP_control_gpio_io_o1": {
            "ports": [
              "uP_control/gpio_io_o1",
              "decimate_value"
            ]
          }
        }
      },
      "Fuente_datos": {
        "ports": {
          "bypass_n": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out_valid": {
            "direction": "O"
          },
          "adc_clk": {
            "type": "clk",
            "direction": "O"
          },
          "cfg_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclken": {
            "type": "ce",
            "direction": "I"
          },
          "start": {
            "direction": "O"
          },
          "approxM": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ref_fase": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "ref_cuad": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "ref_valid": {
            "direction": "O"
          },
          "adc_csn_o": {
            "direction": "O"
          },
          "adc_clk_p_i": {
            "direction": "I"
          },
          "adc_clk_n_i": {
            "direction": "I"
          },
          "adc_dat_a_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_dat_b_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "selector_data_in": {
            "vlnv": "xilinx.com:module_ref:mux:1.0",
            "xci_name": "system_mux_0_0",
            "xci_path": "ip\\system_mux_0_0\\system_mux_0_0.xci",
            "inst_hier_path": "Fuente_datos/selector_data_in",
            "parameters": {
              "DATA_OUT_WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mux",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in_0": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "data_in_0_valid": {
                "direction": "I"
              },
              "data_in_1": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "data_in_1_valid": {
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              },
              "finish_0": {
                "direction": "I"
              },
              "finish_1": {
                "direction": "I"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "data_out_valid": {
                "direction": "O"
              },
              "finish": {
                "direction": "O"
              }
            }
          },
          "referencias": {
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "cfg_data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "m_axis_data_tvalid": {
                "direction": "O"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aclken": {
                "type": "ce",
                "direction": "I"
              },
              "start": {
                "direction": "O"
              },
              "approxM": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "Dout1": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "bypass_n": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "data_out1": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "c": {
                "direction": "O"
              }
            },
            "components": {
              "axis_constant_0": {
                "vlnv": "pavel-demin:user:axis_constant:1.0",
                "xci_name": "system_axis_constant_0_1",
                "xci_path": "ip\\system_axis_constant_0_1\\system_axis_constant_0_1.xci",
                "inst_hier_path": "Fuente_datos/referencias/axis_constant_0"
              },
              "ref_sen": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_1_0",
                "xci_path": "ip\\system_xlslice_1_0\\system_xlslice_1_0.xci",
                "inst_hier_path": "Fuente_datos/referencias/ref_sen",
                "parameters": {
                  "DIN_FROM": {
                    "value": "29"
                  },
                  "DIN_TO": {
                    "value": "16"
                  }
                }
              },
              "dds_compiler_0": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "xci_name": "system_dds_compiler_0_1",
                "xci_path": "ip\\system_dds_compiler_0_1\\system_dds_compiler_0_1.xci",
                "inst_hier_path": "Fuente_datos/referencias/dds_compiler_0",
                "parameters": {
                  "Amplitude_Mode": {
                    "value": "Unit_Circle"
                  },
                  "DATA_Has_TLAST": {
                    "value": "Not_Required"
                  },
                  "DDS_Clock_Rate": {
                    "value": "125"
                  },
                  "Frequency_Resolution": {
                    "value": "0.5"
                  },
                  "Has_ACLKEN": {
                    "value": "true"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Latency": {
                    "value": "8"
                  },
                  "M_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Negative_Cosine": {
                    "value": "false"
                  },
                  "Noise_Shaping": {
                    "value": "Auto"
                  },
                  "Output_Frequency1": {
                    "value": "0"
                  },
                  "Output_Width": {
                    "value": "14"
                  },
                  "PINC1": {
                    "value": "0"
                  },
                  "Phase_Increment": {
                    "value": "Streaming"
                  },
                  "Phase_Width": {
                    "value": "28"
                  },
                  "S_PHASE_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "84"
                  }
                }
              },
              "ref_cos": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_6",
                "xci_path": "ip\\system_xlslice_0_6\\system_xlslice_0_6.xci",
                "inst_hier_path": "Fuente_datos/referencias/ref_cos",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  }
                }
              },
              "start_signal_generat_0": {
                "vlnv": "xilinx.com:module_ref:start_signal_generator:1.0",
                "xci_name": "system_start_signal_generat_0_0",
                "xci_path": "ip\\system_start_signal_generat_0_0\\system_start_signal_generat_0_0.xci",
                "inst_hier_path": "Fuente_datos/referencias/start_signal_generat_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "start_signal_generator",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset_n": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "data": {
                    "direction": "I",
                    "left": "13",
                    "right": "0"
                  },
                  "data_valid": {
                    "direction": "I"
                  },
                  "approxM": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "start": {
                    "direction": "O"
                  }
                }
              },
              "and_2_1": {
                "vlnv": "xilinx.com:module_ref:and_2:1.0",
                "xci_name": "system_and_2_1_0",
                "xci_path": "ip\\system_and_2_1_0\\system_and_2_1_0.xci",
                "inst_hier_path": "Fuente_datos/referencias/and_2_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "and_2",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "a": {
                    "direction": "I"
                  },
                  "b": {
                    "direction": "I"
                  },
                  "c": {
                    "direction": "O"
                  }
                }
              },
              "delay_axi_streaming_0": {
                "vlnv": "xilinx.com:module_ref:delay_axi_streaming:1.0",
                "xci_name": "system_delay_axi_streaming_0_0",
                "xci_path": "ip\\system_delay_axi_streaming_0_0\\system_delay_axi_streaming_0_0.xci",
                "inst_hier_path": "Fuente_datos/referencias/delay_axi_streaming_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "delay_axi_streaming",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset_n": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bypass_n": {
                    "direction": "I"
                  },
                  "data_in": {
                    "direction": "I",
                    "left": "13",
                    "right": "0"
                  },
                  "data_in_valid": {
                    "direction": "I"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "13",
                    "right": "0"
                  },
                  "data_out_valid": {
                    "direction": "O"
                  }
                }
              },
              "delay_axi_streaming_1": {
                "vlnv": "xilinx.com:module_ref:delay_axi_streaming:1.0",
                "xci_name": "system_delay_axi_streaming_1_0",
                "xci_path": "ip\\system_delay_axi_streaming_1_0\\system_delay_axi_streaming_1_0.xci",
                "inst_hier_path": "Fuente_datos/referencias/delay_axi_streaming_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "delay_axi_streaming",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset_n": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bypass_n": {
                    "direction": "I"
                  },
                  "data_in": {
                    "direction": "I",
                    "left": "13",
                    "right": "0"
                  },
                  "data_in_valid": {
                    "direction": "I"
                  },
                  "data_out": {
                    "direction": "O",
                    "left": "13",
                    "right": "0"
                  },
                  "data_out_valid": {
                    "direction": "O"
                  }
                }
              }
            },
            "nets": {
              "ADC_adc_clk": {
                "ports": [
                  "aclk",
                  "dds_compiler_0/aclk",
                  "axis_constant_0/aclk",
                  "start_signal_generat_0/clk",
                  "delay_axi_streaming_0/clk",
                  "delay_axi_streaming_1/clk"
                ]
              },
              "aclken_1": {
                "ports": [
                  "aclken",
                  "dds_compiler_0/aclken"
                ]
              },
              "and_2_1_c": {
                "ports": [
                  "and_2_1/c",
                  "c"
                ]
              },
              "approxM_1": {
                "ports": [
                  "approxM",
                  "start_signal_generat_0/approxM"
                ]
              },
              "aresetn_1": {
                "ports": [
                  "aresetn",
                  "dds_compiler_0/aresetn",
                  "start_signal_generat_0/reset_n",
                  "delay_axi_streaming_0/reset_n",
                  "delay_axi_streaming_1/reset_n"
                ]
              },
              "axis_constant_0_m_axis_tdata": {
                "ports": [
                  "axis_constant_0/m_axis_tdata",
                  "dds_compiler_0/s_axis_phase_tdata"
                ]
              },
              "axis_constant_0_m_axis_tvalid": {
                "ports": [
                  "axis_constant_0/m_axis_tvalid",
                  "dds_compiler_0/s_axis_phase_tvalid"
                ]
              },
              "bypass_n_1": {
                "ports": [
                  "bypass_n",
                  "delay_axi_streaming_0/bypass_n",
                  "delay_axi_streaming_1/bypass_n"
                ]
              },
              "dds_compiler_0_m_axis_data_tdata": {
                "ports": [
                  "dds_compiler_0/m_axis_data_tdata",
                  "ref_sen/Din",
                  "ref_cos/Din"
                ]
              },
              "dds_compiler_0_m_axis_data_tvalid": {
                "ports": [
                  "dds_compiler_0/m_axis_data_tvalid",
                  "m_axis_data_tvalid",
                  "start_signal_generat_0/data_valid",
                  "delay_axi_streaming_0/data_in_valid",
                  "delay_axi_streaming_1/data_in_valid"
                ]
              },
              "delay_axi_streaming_0_data_out": {
                "ports": [
                  "delay_axi_streaming_0/data_out",
                  "data_out1"
                ]
              },
              "delay_axi_streaming_0_data_out_valid": {
                "ports": [
                  "delay_axi_streaming_0/data_out_valid",
                  "and_2_1/b"
                ]
              },
              "delay_axi_streaming_1_data_out": {
                "ports": [
                  "delay_axi_streaming_1/data_out",
                  "data_out"
                ]
              },
              "delay_axi_streaming_1_data_out_valid": {
                "ports": [
                  "delay_axi_streaming_1/data_out_valid",
                  "and_2_1/a"
                ]
              },
              "ref_cos_Dout": {
                "ports": [
                  "ref_cos/Dout",
                  "delay_axi_streaming_0/data_in"
                ]
              },
              "start_signal_generat_0_start": {
                "ports": [
                  "start_signal_generat_0/start",
                  "start"
                ]
              },
              "uP_control_gpio2_io_o2": {
                "ports": [
                  "cfg_data",
                  "axis_constant_0/cfg_data"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "ref_sen/Dout",
                  "Dout1",
                  "start_signal_generat_0/data",
                  "delay_axi_streaming_1/data_in"
                ]
              }
            }
          },
          "ADC": {
            "ports": {
              "M_AXIS_PORT1_tdata": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "M_AXIS_PORT1_tvalid": {
                "direction": "O"
              },
              "adc_clk": {
                "type": "clk",
                "direction": "O"
              },
              "adc_csn_o": {
                "direction": "O"
              },
              "adc_clk_p_i": {
                "direction": "I"
              },
              "adc_clk_n_i": {
                "direction": "I"
              },
              "adc_dat_a_i": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "adc_dat_b_i": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "M_AXIS_PORT2_tdata": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "M_AXIS_PORT2_tvalid": {
                "direction": "O"
              }
            },
            "components": {
              "axis_red_pitaya_adc_0": {
                "vlnv": "pavel-demin:user:axis_red_pitaya_adc:1.0",
                "xci_name": "system_axis_red_pitaya_adc_0_0",
                "xci_path": "ip\\system_axis_red_pitaya_adc_0_0\\system_axis_red_pitaya_adc_0_0.xci",
                "inst_hier_path": "Fuente_datos/ADC/axis_red_pitaya_adc_0"
              },
              "signal_split_0": {
                "vlnv": "xilinx.com:module_ref:signal_split:1.0",
                "xci_name": "system_signal_split_0_0",
                "xci_path": "ip\\system_signal_split_0_0\\system_signal_split_0_0.xci",
                "inst_hier_path": "Fuente_datos/ADC/signal_split_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "signal_split",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "M_AXIS_PORT1": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "M_AXIS_PORT1_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "M_AXIS_PORT1_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "M_AXIS_PORT2": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "M_AXIS_PORT2_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "M_AXIS_PORT2_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "constant"
                      },
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "S_AXIS_tdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "S_AXIS_tvalid",
                        "direction": "I"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "axis_red_pitaya_adc_0_M_AXIS": {
                "interface_ports": [
                  "axis_red_pitaya_adc_0/M_AXIS",
                  "signal_split_0/S_AXIS"
                ]
              }
            },
            "nets": {
              "adc_clk_n_i_1": {
                "ports": [
                  "adc_clk_n_i",
                  "axis_red_pitaya_adc_0/adc_clk_n"
                ]
              },
              "adc_clk_p_i_1": {
                "ports": [
                  "adc_clk_p_i",
                  "axis_red_pitaya_adc_0/adc_clk_p"
                ]
              },
              "adc_dat_a_i_1": {
                "ports": [
                  "adc_dat_a_i",
                  "axis_red_pitaya_adc_0/adc_dat_a"
                ]
              },
              "adc_dat_b_i_1": {
                "ports": [
                  "adc_dat_b_i",
                  "axis_red_pitaya_adc_0/adc_dat_b"
                ]
              },
              "axis_red_pitaya_adc_0_adc_clk": {
                "ports": [
                  "axis_red_pitaya_adc_0/adc_clk",
                  "adc_clk"
                ]
              },
              "axis_red_pitaya_adc_0_adc_csn": {
                "ports": [
                  "axis_red_pitaya_adc_0/adc_csn",
                  "adc_csn_o"
                ]
              },
              "signal_split_0_M_AXIS_PORT1_tdata": {
                "ports": [
                  "signal_split_0/M_AXIS_PORT1_tdata",
                  "M_AXIS_PORT1_tdata"
                ]
              },
              "signal_split_0_M_AXIS_PORT1_tvalid": {
                "ports": [
                  "signal_split_0/M_AXIS_PORT1_tvalid",
                  "M_AXIS_PORT1_tvalid"
                ]
              },
              "signal_split_0_M_AXIS_PORT2_tdata": {
                "ports": [
                  "signal_split_0/M_AXIS_PORT2_tdata",
                  "M_AXIS_PORT2_tdata"
                ]
              },
              "signal_split_0_M_AXIS_PORT2_tvalid": {
                "ports": [
                  "signal_split_0/M_AXIS_PORT2_tvalid",
                  "M_AXIS_PORT2_tvalid"
                ]
              }
            }
          }
        },
        "nets": {
          "ADC_M_AXIS_PORT1_tdata": {
            "ports": [
              "ADC/M_AXIS_PORT1_tdata",
              "selector_data_in/data_in_1"
            ]
          },
          "ADC_M_AXIS_PORT1_tvalid": {
            "ports": [
              "ADC/M_AXIS_PORT1_tvalid",
              "selector_data_in/data_in_1_valid"
            ]
          },
          "ADC_adc_clk": {
            "ports": [
              "ADC/adc_clk",
              "adc_clk",
              "referencias/aclk"
            ]
          },
          "ADC_adc_csn_o": {
            "ports": [
              "ADC/adc_csn_o",
              "adc_csn_o"
            ]
          },
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "ADC/adc_clk_n_i"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "ADC/adc_clk_p_i"
            ]
          },
          "adc_dat_a_i_1": {
            "ports": [
              "adc_dat_a_i",
              "ADC/adc_dat_a_i"
            ]
          },
          "adc_dat_b_i_1": {
            "ports": [
              "adc_dat_b_i",
              "ADC/adc_dat_b_i"
            ]
          },
          "referencias_Dout1": {
            "ports": [
              "referencias/Dout1",
              "selector_data_in/data_in_0"
            ]
          },
          "referencias_c": {
            "ports": [
              "referencias/c",
              "ref_valid"
            ]
          },
          "referencias_data_out": {
            "ports": [
              "referencias/data_out",
              "ref_fase"
            ]
          },
          "referencias_data_out1": {
            "ports": [
              "referencias/data_out1",
              "ref_cuad"
            ]
          },
          "referencias_m_axis_data_tvalid": {
            "ports": [
              "referencias/m_axis_data_tvalid",
              "selector_data_in/data_in_0_valid"
            ]
          },
          "referencias_start": {
            "ports": [
              "referencias/start",
              "start"
            ]
          },
          "selector_data_in_data_out": {
            "ports": [
              "selector_data_in/data_out",
              "data_out"
            ]
          },
          "selector_data_in_data_out_valid": {
            "ports": [
              "selector_data_in/data_out_valid",
              "data_out_valid"
            ]
          },
          "uP_control_Dout": {
            "ports": [
              "aresetn",
              "referencias/aresetn"
            ]
          },
          "uP_control_Dout1": {
            "ports": [
              "aclken",
              "referencias/aclken"
            ]
          },
          "uP_control_gpio2_io_o1": {
            "ports": [
              "bypass_n",
              "referencias/bypass_n",
              "selector_data_in/sel"
            ]
          },
          "uP_control_gpio2_io_o2": {
            "ports": [
              "cfg_data",
              "referencias/cfg_data"
            ]
          },
          "uP_control_gpio_io_o": {
            "ports": [
              "approxM",
              "referencias/approxM"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "Control/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "Control/FIXED_IO"
        ]
      }
    },
    "nets": {
      "ADC_adc_clk": {
        "ports": [
          "Fuente_datos/adc_clk",
          "DAC/aclk",
          "decimator/clk_in",
          "lock_in/clk",
          "Control/adc_clk"
        ]
      },
      "ADC_adc_csn_o": {
        "ports": [
          "Fuente_datos/adc_csn_o",
          "adc_csn_o"
        ]
      },
      "Net": {
        "ports": [
          "exp_p_tri_io",
          "gpios_and_leds/exp_p_tri_io"
        ]
      },
      "Net2": {
        "ports": [
          "exp_n_tri_io",
          "gpios_and_leds/exp_n_tri_io"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "Fuente_datos/adc_clk_n_i"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "Fuente_datos/adc_clk_p_i"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "Fuente_datos/adc_dat_a_i"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "Fuente_datos/adc_dat_b_i"
        ]
      },
      "axi_str_rxd_tdata_1": {
        "ports": [
          "decimator/data_out",
          "Control/data_in"
        ]
      },
      "axi_str_rxd_tvalid1_1": {
        "ports": [
          "decimator/data_out_valid",
          "Control/data_in_valid"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "DAC/dac_clk_o",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "DAC/dac_dat_o",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "DAC/dac_rst_o",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "DAC/dac_sel_o",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "DAC/dac_wrt_o",
          "dac_wrt_o"
        ]
      },
      "cfg_data_1": {
        "ports": [
          "Control/dac_phase",
          "DAC/cfg_data"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "util_ds_buf_1/IBUF_DS_N"
        ]
      },
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "util_ds_buf_1/IBUF_DS_P"
        ]
      },
      "drive_leds_0_signal_out": {
        "ports": [
          "gpios_and_leds/led_o",
          "led_o"
        ]
      },
      "gpio_io_i3_1": {
        "ports": [
          "and_2_0/c",
          "Control/finished"
        ]
      },
      "lock_in_data_out_cuad": {
        "ports": [
          "lock_in/data_out_cuad",
          "Control/data_cuad"
        ]
      },
      "lock_in_data_out_fase": {
        "ports": [
          "lock_in/data_out_fase",
          "Control/data_fase"
        ]
      },
      "lock_in_datos_promediados": {
        "ports": [
          "lock_in/datos_promediados",
          "Control/N_datos_promediados"
        ]
      },
      "lock_in_processing_finished": {
        "ports": [
          "lock_in/processing_finished",
          "and_2_0/a"
        ]
      },
      "referencias_c": {
        "ports": [
          "Fuente_datos/ref_valid",
          "lock_in/referencia_externa_valid"
        ]
      },
      "referencias_data_out": {
        "ports": [
          "Fuente_datos/ref_fase",
          "lock_in/referencia_externa_seno"
        ]
      },
      "referencias_data_out1": {
        "ports": [
          "Fuente_datos/ref_cuad",
          "lock_in/referencia_externa_cos"
        ]
      },
      "referencias_start": {
        "ports": [
          "Fuente_datos/start",
          "gpios_and_leds/input_0",
          "lock_in/start_signal"
        ]
      },
      "selector_data_in1_finish": {
        "ports": [
          "decimator/finish",
          "and_2_0/b"
        ]
      },
      "selector_data_in_data_out": {
        "ports": [
          "Fuente_datos/data_out",
          "decimator/data_in",
          "lock_in/data_in"
        ]
      },
      "selector_data_in_data_out_valid": {
        "ports": [
          "Fuente_datos/data_out_valid",
          "decimator/data_in_valid",
          "lock_in/data_in_valid"
        ]
      },
      "uP_control_Dout": {
        "ports": [
          "Control/reset_n_from_ctrl",
          "DAC/aresetn",
          "decimator/reset_n",
          "lock_in/reset_n",
          "Fuente_datos/aresetn"
        ]
      },
      "uP_control_Dout1": {
        "ports": [
          "Control/enable_from_ctrl",
          "DAC/aclken",
          "decimator/enable",
          "lock_in/enable_gral",
          "Fuente_datos/aclken"
        ]
      },
      "uP_control_gpio2_io_o": {
        "ports": [
          "Control/N_ma",
          "lock_in/parameter_in_1"
        ]
      },
      "uP_control_gpio2_io_o1": {
        "ports": [
          "Control/data_source",
          "Fuente_datos/bypass_n"
        ]
      },
      "uP_control_gpio2_io_o2": {
        "ports": [
          "Control/ref_phase",
          "Fuente_datos/cfg_data"
        ]
      },
      "uP_control_gpio2_io_o3": {
        "ports": [
          "Control/decimate_mode",
          "decimator/sel"
        ]
      },
      "uP_control_gpio_io_o": {
        "ports": [
          "Control/M",
          "lock_in/parameter_in_0",
          "Fuente_datos/approxM"
        ]
      },
      "uP_control_gpio_io_o1": {
        "ports": [
          "Control/decimate_value",
          "decimator/decimate_value"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "util_ds_buf_2/OBUF_IN"
        ]
      },
      "util_ds_buf_2_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_N",
          "daisy_n_o"
        ]
      },
      "util_ds_buf_2_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_P",
          "daisy_p_o"
        ]
      }
    },
    "addressing": {
      "/Control/uP/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_M_and_Nma_Reg": {
                "address_block": "/Control/uP_control/M_and_Nma/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_adc_decimator_and_data_select_Reg": {
                "address_block": "/Control/uP_control/adc_decimator_and_data_select/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              },
              "SEG_datos_promediados_Reg": {
                "address_block": "/Control/uP_control/datos_promediados/S_AXI/Reg",
                "offset": "0x41270000",
                "range": "64K"
              },
              "SEG_enable_and_reset_Reg": {
                "address_block": "/Control/uP_control/enable_and_reset/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_fifo_1_Mem0": {
                "address_block": "/Control/uP/fifo_1/S_AXI/Mem0",
                "offset": "0x43C00000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_finished_and_decimator_method_Reg": {
                "address_block": "/Control/uP_control/finished_and_decimator_method/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_phaseDAC_and_phaseREF_Reg": {
                "address_block": "/Control/uP_control/phaseDAC_and_phaseREF/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_result_cuad_Reg": {
                "address_block": "/Control/uP_control/result_cuad/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_result_fase_Reg": {
                "address_block": "/Control/uP_control/result_fase/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}