Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Sun Apr 18 15:18:58 2021
| Host              : DESKTOP-LB2DFM9 running 64-bit major release  (build 9200)
| Command           : report_bus_skew -warn_on_violation -file dpss_zcu102_rx_wrapper_bus_skew_routed.rpt -pb dpss_zcu102_rx_wrapper_bus_skew_routed.pb -rpx dpss_zcu102_rx_wrapper_bus_skew_routed.rpx
| Design            : dpss_zcu102_rx_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   473       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              2.469       0.395      2.074
2   475       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              2.469       0.497      1.972
3   481       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.469       0.650      1.819
4   483       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.469       0.430      2.039
5   485       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.469       0.517      1.952
6   487       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.469       0.629      1.840
7   489       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.469       0.680      1.789
8   491       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.469       0.608      1.861
9   493       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.469       0.685      1.784
10  495       [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              2.469       0.564      1.905
11  513       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.644      2.688
12  515       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.548      2.784
13  517       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.614      2.718
14  519       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.696      2.636
15  521       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.673      2.659
16  523       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.705      2.627
17  525       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.577      2.755
18  527       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.624      2.708
19  529       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.657      2.675
20  531       [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.332       0.619      2.713
21  629       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             13.328       0.452     12.876
22  631       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             13.328       0.451     12.877
23  634       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             13.328       0.792     12.536
24  636       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             13.328       0.524     12.804


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]] 2.469
Requirement: 2.469ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              vid_phy_controller_0_rxoutclk
                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.395      2.074


Slack (MET) :             2.074ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:    0.466ns
  Reference Relative Delay:  -0.215ns
  Relative CRPR:              0.416ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.395ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.863     2.026    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X75Y223        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.106 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.218     2.324    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X75Y223        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.620     1.833    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y223        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.833    
    SLICE_X75Y223        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     1.858    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.324    
                         clock arrival                          1.858    
  -------------------------------------------------------------------
                         relative delay                         0.466    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.656     1.786    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X75Y224        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y224        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.844 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.074     1.918    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X75Y221        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.828     2.071    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y221        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.071    
    SLICE_X75Y221        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.133    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.918    
                         clock arrival                          2.133    
  -------------------------------------------------------------------
                         relative delay                        -0.215    



Id: 2
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]] 2.469
Requirement: 2.469ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
vid_phy_controller_0_rxoutclk
                      clk_pl_0              dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.497      1.972


Slack (MET) :             1.972ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:    0.710ns
  Reference Relative Delay:  -0.073ns
  Relative CRPR:              0.416ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.497ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.822     2.065    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X72Y222        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y222        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.145 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     2.518    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X72Y222        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.653     1.783    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y222        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.783    
    SLICE_X72Y222        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.808    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.518    
                         clock arrival                          1.808    
  -------------------------------------------------------------------
                         relative delay                         0.710    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.613     1.826    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X72Y221        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.885 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.140     2.025    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X72Y224        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.873     2.036    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y224        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.036    
    SLICE_X72Y224        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.098    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.025    
                         clock arrival                          2.098    
  -------------------------------------------------------------------
                         relative delay                        -0.073    



Id: 3
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 2.469
Requirement: 2.469ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          vid_phy_controller_0_rxoutclk
                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.650      1.819


Slack (MET) :             1.819ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:    1.914ns
  Reference Relative Delay:   1.625ns
  Relative CRPR:             -0.236ns
  Uncertainty:                0.124ns
  Actual Bus Skew:            0.650ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.223     3.304    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X48Y264        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y264        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.383 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.476     3.859    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y264        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.707     1.920    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y264        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     1.920    
    SLICE_X48Y264        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.945    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.859    
                         clock arrival                          1.945    
  -------------------------------------------------------------------
                         relative delay                         1.914    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.004     3.650    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X45Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y263        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.711 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.172     3.883    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.953     2.196    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.196    
    SLICE_X45Y263        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.258    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.883    
                         clock arrival                          2.258    
  -------------------------------------------------------------------
                         relative delay                         1.625    



Id: 4
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 2.469
Requirement: 2.469ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
vid_phy_controller_0_rxoutclk
                      mmcm_clkout0          dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.430      2.039


Slack (MET) :             2.039ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:   -1.108ns
  Reference Relative Delay:  -1.301ns
  Relative CRPR:             -0.112ns
  Uncertainty:                0.124ns
  Actual Bus Skew:            0.430ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.946     2.189    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X43Y268        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y268        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.267 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.302     2.569    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X42Y268        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.006     3.652    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y268        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     3.652    
    SLICE_X42Y268        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.677    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.569    
                         clock arrival                          3.677    
  -------------------------------------------------------------------
                         relative delay                        -1.108    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.730     1.943    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X43Y268        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.001 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.114     2.115    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X42Y266        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.273     3.354    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y266        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.354    
    SLICE_X42Y266        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.416    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.115    
                         clock arrival                          3.416    
  -------------------------------------------------------------------
                         relative delay                        -1.301    



Id: 5
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 2.469
Requirement: 2.469ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          vid_phy_controller_0_rxoutclk
                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.517      1.952


Slack (MET) :             1.952ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:    1.793ns
  Reference Relative Delay:   1.567ns
  Relative CRPR:             -0.167ns
  Uncertainty:                0.124ns
  Actual Bus Skew:            0.517ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.236     3.317    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X45Y267        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y267        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.397 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361     3.758    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y267        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.727     1.940    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y267        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.940    
    SLICE_X46Y267        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.965    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.758    
                         clock arrival                          1.965    
  -------------------------------------------------------------------
                         relative delay                         1.793    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.995     3.641    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X45Y267        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y267        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.699 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.115     3.814    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y267        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.942     2.185    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y267        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.185    
    SLICE_X45Y267        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.247    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.814    
                         clock arrival                          2.247    
  -------------------------------------------------------------------
                         relative delay                         1.567    



Id: 6
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 2.469
Requirement: 2.469ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
vid_phy_controller_0_rxoutclk
                      mmcm_clkout0          dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.629      1.840


Slack (MET) :             1.840ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:   -0.954ns
  Reference Relative Delay:  -1.272ns
  Relative CRPR:             -0.186ns
  Uncertainty:                0.124ns
  Actual Bus Skew:            0.629ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.938     2.181    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X42Y274        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y274        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.260 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.467     2.727    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X42Y274        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.010     3.656    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y274        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     3.656    
    SLICE_X42Y274        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.681    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.727    
                         clock arrival                          3.681    
  -------------------------------------------------------------------
                         relative delay                        -0.954    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.725     1.938    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X45Y274        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y274        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.997 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.148     2.145    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X42Y273        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.274     3.355    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y273        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.355    
    SLICE_X42Y273        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.417    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.145    
                         clock arrival                          3.417    
  -------------------------------------------------------------------
                         relative delay                        -1.272    



Id: 7
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 2.469
Requirement: 2.469ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          vid_phy_controller_0_rxoutclk
                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.680      1.789


Slack (MET) :             1.789ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:    1.945ns
  Reference Relative Delay:   1.626ns
  Relative CRPR:             -0.236ns
  Uncertainty:                0.124ns
  Actual Bus Skew:            0.680ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.213     3.294    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X48Y271        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y271        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.373 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.508     3.881    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y271        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.698     1.911    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y271        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     1.911    
    SLICE_X48Y271        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.936    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.881    
                         clock arrival                          1.936    
  -------------------------------------------------------------------
                         relative delay                         1.945    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.005     3.651    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X42Y275        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y275        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.710 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.187     3.897    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X44Y273        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.966     2.209    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y273        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.209    
    SLICE_X44Y273        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.271    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.897    
                         clock arrival                          2.271    
  -------------------------------------------------------------------
                         relative delay                         1.626    



Id: 8
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 2.469
Requirement: 2.469ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
vid_phy_controller_0_rxoutclk
                      mmcm_clkout0          dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.608      1.861


Slack (MET) :             1.861ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:   -1.041ns
  Reference Relative Delay:  -1.288ns
  Relative CRPR:             -0.236ns
  Uncertainty:                0.124ns
  Actual Bus Skew:            0.608ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.935     2.178    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X47Y265        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y265        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.258 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.364     2.622    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X47Y265        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.992     3.638    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y265        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.638    
    SLICE_X47Y265        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.663    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.622    
                         clock arrival                          3.663    
  -------------------------------------------------------------------
                         relative delay                        -1.041    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.707     1.920    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X48Y264        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y264        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.979 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.099     2.078    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y264        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.223     3.304    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y264        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     3.304    
    SLICE_X48Y264        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.366    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.078    
                         clock arrival                          3.366    
  -------------------------------------------------------------------
                         relative delay                        -1.288    



Id: 9
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 2.469
Requirement: 2.469ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
vid_phy_controller_0_rxoutclk
                      mmcm_clkout0          dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.685      1.784


Slack (MET) :             1.784ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:   -0.865ns
  Reference Relative Delay:  -1.259ns
  Relative CRPR:             -0.166ns
  Uncertainty:                0.124ns
  Actual Bus Skew:            0.685ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.920     2.163    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X52Y261        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y261        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.241 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.541     2.782    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X55Y260        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.976     3.622    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y260        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.622    
    SLICE_X55Y260        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.647    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.782    
                         clock arrival                          3.647    
  -------------------------------------------------------------------
                         relative delay                        -0.865    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.706     1.919    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X52Y261        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.980 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.118     2.098    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y261        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.214     3.295    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y261        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.295    
    SLICE_X52Y261        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.357    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.098    
                         clock arrival                          3.357    
  -------------------------------------------------------------------
                         relative delay                        -1.259    



Id: 10
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 2.469
Requirement: 2.469ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          vid_phy_controller_0_rxoutclk
                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.564      1.905


Slack (MET) :             1.905ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Reference Source:       dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vid_phy_controller_0_rxoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.469ns
  Endpoint Relative Delay:    1.763ns
  Reference Relative Delay:   1.560ns
  Relative CRPR:             -0.236ns
  Uncertainty:                0.124ns
  Actual Bus Skew:            0.564ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.208     3.289    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X53Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y263        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.343     3.711    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.710     1.923    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.923    
    SLICE_X53Y263        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.948    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.711    
                         clock arrival                          1.948    
  -------------------------------------------------------------------
                         relative delay                         1.763    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.975     3.621    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X52Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y263        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.679 r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.135     3.814    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X51Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vid_phy_controller_0_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y10  GTHE4_CHANNEL                0.000     0.000 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X1Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7152, routed)        1.949     2.192    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y263        FDRE                                         r  dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.192    
    SLICE_X51Y263        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.254    dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.814    
                         clock arrival                          2.254    
  -------------------------------------------------------------------
                         relative delay                         1.560    



Id: 11
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              mmcm_clkout0          dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.644      2.688


Slack (MET) :             2.688ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:   -0.919ns
  Reference Relative Delay:  -1.080ns
  Relative CRPR:             -0.244ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.644ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.938     2.101    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X78Y87         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.181 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.354     2.535    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X78Y86         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.783     3.429    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X78Y86         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.429    
    SLICE_X78Y86         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.454    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.535    
                         clock arrival                          3.454    
  -------------------------------------------------------------------
                         relative delay                        -0.919    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.725     1.855    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X79Y87         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y87         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.913 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.148     2.061    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X79Y87         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.998     3.079    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y87         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     3.079    
    SLICE_X79Y87         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.141    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.061    
                         clock arrival                          3.141    
  -------------------------------------------------------------------
                         relative delay                        -1.080    



Id: 12
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              mmcm_clkout0          dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.548      2.784


Slack (MET) :             2.784ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:   -1.147ns
  Reference Relative Delay:  -1.309ns
  Relative CRPR:             -0.147ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.548ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.875     2.038    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X64Y108        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.116 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.295     2.411    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y107        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.887     3.533    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y107        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.533    
    SLICE_X64Y107        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.558    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.411    
                         clock arrival                          3.558    
  -------------------------------------------------------------------
                         relative delay                        -1.147    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.659     1.789    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X64Y106        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.847 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.112     1.959    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y106        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.125     3.206    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y106        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.206    
    SLICE_X64Y106        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.268    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.959    
                         clock arrival                          3.268    
  -------------------------------------------------------------------
                         relative delay                        -1.309    



Id: 13
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          clk_pl_0              dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.614      2.718


Slack (MET) :             2.718ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:    1.828ns
  Reference Relative Delay:   1.601ns
  Relative CRPR:             -0.147ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.614ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.125     3.206    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X64Y108        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.285 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.359     3.644    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X64Y108        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.661     1.791    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y108        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.791    
    SLICE_X64Y108        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.816    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.644    
                         clock arrival                          1.816    
  -------------------------------------------------------------------
                         relative delay                         1.828    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.882     3.528    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X64Y106        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.589 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.140     3.729    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X65Y105        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.903     2.066    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y105        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.066    
    SLICE_X65Y105        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.128    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.729    
                         clock arrival                          2.128    
  -------------------------------------------------------------------
                         relative delay                         1.601    



Id: 14
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              mmcm_clkout0          dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.696      2.636


Slack (MET) :             2.636ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:   -1.089ns
  Reference Relative Delay:  -1.300ns
  Relative CRPR:             -0.245ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.696ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.881     2.044    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X64Y73         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.120 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.344     2.464    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y73         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.882     3.528    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y73         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.528    
    SLICE_X64Y73         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.553    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.464    
                         clock arrival                          3.553    
  -------------------------------------------------------------------
                         relative delay                        -1.089    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.663     1.793    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y72         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.852 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     1.951    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X63Y72         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.108     3.189    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y72         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     3.189    
    SLICE_X63Y72         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.251    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.951    
                         clock arrival                          3.251    
  -------------------------------------------------------------------
                         relative delay                        -1.300    



Id: 15
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          clk_pl_0              dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.673      2.659


Slack (MET) :             2.659ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:    1.795ns
  Reference Relative Delay:   1.558ns
  Relative CRPR:             -0.196ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.673ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.106     3.187    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X60Y72         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.266 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.336     3.602    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y72         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.652     1.782    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y72         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.782    
    SLICE_X60Y72         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.807    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.602    
                         clock arrival                          1.807    
  -------------------------------------------------------------------
                         relative delay                         1.795    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.880     3.526    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y71         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.584 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.075     3.659    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y71         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.876     2.039    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y71         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.039    
    SLICE_X60Y71         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.101    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.659    
                         clock arrival                          2.101    
  -------------------------------------------------------------------
                         relative delay                         1.558    



Id: 16
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          clk_pl_0              dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.705      2.627


Slack (MET) :             2.627ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:    1.872ns
  Reference Relative Delay:   1.581ns
  Relative CRPR:             -0.175ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.705ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.106     3.187    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X64Y119        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.266 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.427     3.693    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y119        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.666     1.796    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y119        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.796    
    SLICE_X63Y119        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.821    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.693    
                         clock arrival                          1.821    
  -------------------------------------------------------------------
                         relative delay                         1.872    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.876     3.522    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X64Y119        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.580 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.114     3.694    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y119        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.889     2.052    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y119        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.052    
    SLICE_X64Y119        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.113    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.694    
                         clock arrival                          2.113    
  -------------------------------------------------------------------
                         relative delay                         1.581    



Id: 17
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              mmcm_clkout0          dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.577      2.755


Slack (MET) :             2.755ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:   -1.209ns
  Reference Relative Delay:  -1.301ns
  Relative CRPR:             -0.245ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.577ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.883     2.046    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X66Y118        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.125 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.204     2.329    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X66Y118        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.867     3.513    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X66Y118        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.513    
    SLICE_X66Y118        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.538    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.329    
                         clock arrival                          3.538    
  -------------------------------------------------------------------
                         relative delay                        -1.209    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.660     1.790    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X65Y117        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.849 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.099     1.948    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X65Y117        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.106     3.187    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y117        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.187    
    SLICE_X65Y117        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.249    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.948    
                         clock arrival                          3.249    
  -------------------------------------------------------------------
                         relative delay                        -1.301    



Id: 18
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              mmcm_clkout0          dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.624      2.708


Slack (MET) :             2.708ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:   -1.065ns
  Reference Relative Delay:  -1.303ns
  Relative CRPR:             -0.146ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.624ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.881     2.044    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X68Y103        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.120 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.350     2.470    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y103        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.864     3.510    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y103        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.510    
    SLICE_X68Y103        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.535    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.470    
                         clock arrival                          3.535    
  -------------------------------------------------------------------
                         relative delay                        -1.065    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.670     1.800    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X68Y100        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.859 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.070     1.929    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X69Y100        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.089     3.170    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y100        FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.170    
    SLICE_X69Y100        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.232    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.929    
                         clock arrival                          3.232    
  -------------------------------------------------------------------
                         relative delay                        -1.303    



Id: 19
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          clk_pl_0              dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.657      2.675


Slack (MET) :             2.675ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:    1.728ns
  Reference Relative Delay:   1.556ns
  Relative CRPR:             -0.246ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.657ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.088     3.169    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X71Y64         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.248 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.323     3.571    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X71Y64         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.688     1.818    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X71Y64         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.818    
    SLICE_X71Y64         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.843    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.571    
                         clock arrival                          1.843    
  -------------------------------------------------------------------
                         relative delay                         1.728    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.868     3.514    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X68Y65         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y65         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.575 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.127     3.702    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X69Y64         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.921     2.084    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X69Y64         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.084    
    SLICE_X69Y64         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.146    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.702    
                         clock arrival                          2.146    
  -------------------------------------------------------------------
                         relative delay                         1.556    



Id: 20
set_bus_skew -from [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.332
Requirement: 3.332ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout0          clk_pl_0              dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.619      2.713


Slack (MET) :             2.713ns  (requirement - actual skew)
  Endpoint Source:        dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Endpoint Destination:   dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0)
  Reference Destination:  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.332ns
  Endpoint Relative Delay:    1.677ns
  Reference Relative Delay:   1.542ns
  Relative CRPR:             -0.245ns
  Uncertainty:                0.238ns
  Actual Bus Skew:            0.619ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       2.054     3.135    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X74Y86         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.211 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     3.513    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X74Y86         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.681     1.811    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X74Y86         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.811    
    SLICE_X74Y86         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.836    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.513    
                         clock arrival                          1.836    
  -------------------------------------------------------------------
                         relative delay                         1.677    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X3Y2 (CLOCK_ROOT)    net (fo=18994, routed)       1.827     3.473    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X76Y86         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y86         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.534 r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.118     3.652    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X76Y86         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y54        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=23069, routed)       1.885     2.048    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X76Y86         FDRE                                         r  dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.048    
    SLICE_X76Y86         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.110    dpss_zcu102_rx_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.652    
                         clock arrival                          2.110    
  -------------------------------------------------------------------
                         relative delay                         1.542    



Id: 21
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 13.328
Requirement: 13.328ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                                                            Slow         0.452     12.876


Slack (MET) :             12.876ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.328ns
  Endpoint Relative Delay:    4.614ns
  Reference Relative Delay:   0.041ns
  Relative CRPR:              4.255ns
  Uncertainty:                0.133ns
  Actual Bus Skew:            0.452ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.693     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.157     8.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y178        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     8.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.289     8.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.614    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.638 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=3171, routed)        2.270     3.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.908    
    SLICE_X50Y178        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           8.547    
                         clock arrival                          3.933    
  -------------------------------------------------------------------
                         relative delay                         4.614    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.148     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.914     3.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.106     3.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.044    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.072 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=3171, routed)        2.539     3.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     3.611    
    SLICE_X50Y176        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     3.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.714    
                         clock arrival                          3.673    
  -------------------------------------------------------------------
                         relative delay                         0.041    



Id: 22
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 13.328
Requirement: 13.328ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.451     12.877


Slack (MET) :             12.877ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.328ns
  Endpoint Relative Delay:    0.418ns
  Reference Relative Delay:  -4.154ns
  Relative CRPR:              4.255ns
  Uncertainty:                0.133ns
  Actual Bus Skew:            0.451ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.044    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.072 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=3171, routed)        2.547     3.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y173        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.292     3.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.148     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.910     3.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     3.547    
    SLICE_X50Y173        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.990    
                         clock arrival                          3.572    
  -------------------------------------------------------------------
                         relative delay                         0.418    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.614    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.638 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=3171, routed)        2.270     3.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y178        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.117     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.693     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.154     8.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y174        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     8.175    
    SLICE_X50Y174        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.083    
                         clock arrival                          8.237    
  -------------------------------------------------------------------
                         relative delay                        -4.154    



Id: 23
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 13.328
Requirement: 13.328ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                                                            Slow         0.792     12.536


Slack (MET) :             12.536ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.328ns
  Endpoint Relative Delay:    0.541ns
  Reference Relative Delay:  -4.191ns
  Relative CRPR:              4.074ns
  Uncertainty:                0.133ns
  Actual Bus Skew:            0.792ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.044    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.072 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=3171, routed)        2.515     3.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X39Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y178        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.418     4.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X39Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.148     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.883     3.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.520    
    SLICE_X39Y178        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.086    
                         clock arrival                          3.545    
  -------------------------------------------------------------------
                         relative delay                         0.541    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.614    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.638 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=3171, routed)        2.254     3.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X39Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.111     4.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X39Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.693     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.171     8.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X39Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     8.192    
    SLICE_X39Y181        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     8.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.063    
                         clock arrival                          8.254    
  -------------------------------------------------------------------
                         relative delay                        -4.191    



Id: 24
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 13.328
Requirement: 13.328ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      mmcm_clkout5          dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.524     12.804


Slack (MET) :             12.804ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.328ns
  Endpoint Relative Delay:    4.625ns
  Reference Relative Delay:   0.007ns
  Relative CRPR:              4.228ns
  Uncertainty:                0.133ns
  Actual Bus Skew:            0.524ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.693     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.021 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=498, routed)         2.110     8.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y179        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.330     8.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X39Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.778    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.408 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.614    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.638 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=3171, routed)        2.252     3.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X39Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     3.890    
    SLICE_X39Y179        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           8.540    
                         clock arrival                          3.915    
  -------------------------------------------------------------------
                         relative delay                         4.625    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.148     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.883     3.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y179        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.082     3.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.936    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.809 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.044    dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.072 r  dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y3 (CLOCK_ROOT)    net (fo=3171, routed)        2.521     3.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.593    
    SLICE_X40Y179        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.661    
                         clock arrival                          3.654    
  -------------------------------------------------------------------
                         relative delay                         0.007    



