// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module receiver_receiver_Pipeline_VITIS_LOOP_100_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        filt_I_V_address0,
        filt_I_V_ce0,
        filt_I_V_q0,
        filt_I_V_address1,
        filt_I_V_ce1,
        filt_I_V_q1,
        filt_I_V_8_address0,
        filt_I_V_8_ce0,
        filt_I_V_8_q0,
        filt_I_V_8_address1,
        filt_I_V_8_ce1,
        filt_I_V_8_q1,
        filt_1_I_V_address0,
        filt_1_I_V_ce0,
        filt_1_I_V_we0,
        filt_1_I_V_d0,
        filt_Q_V_address0,
        filt_Q_V_ce0,
        filt_Q_V_q0,
        filt_Q_V_address1,
        filt_Q_V_ce1,
        filt_Q_V_q1,
        filt_Q_V_8_address0,
        filt_Q_V_8_ce0,
        filt_Q_V_8_q0,
        filt_Q_V_8_address1,
        filt_Q_V_8_ce1,
        filt_Q_V_8_q1,
        filt_1_Q_V_address0,
        filt_1_Q_V_ce0,
        filt_1_Q_V_we0,
        filt_1_Q_V_d0,
        filt_I_V_9_address0,
        filt_I_V_9_ce0,
        filt_I_V_9_q0,
        filt_I_V_9_address1,
        filt_I_V_9_ce1,
        filt_I_V_9_q1,
        filt_I_V_10_address0,
        filt_I_V_10_ce0,
        filt_I_V_10_q0,
        filt_I_V_10_address1,
        filt_I_V_10_ce1,
        filt_I_V_10_q1,
        filt_1_I_V_8_address0,
        filt_1_I_V_8_ce0,
        filt_1_I_V_8_we0,
        filt_1_I_V_8_d0,
        filt_Q_V_9_address0,
        filt_Q_V_9_ce0,
        filt_Q_V_9_q0,
        filt_Q_V_9_address1,
        filt_Q_V_9_ce1,
        filt_Q_V_9_q1,
        filt_Q_V_10_address0,
        filt_Q_V_10_ce0,
        filt_Q_V_10_q0,
        filt_Q_V_10_address1,
        filt_Q_V_10_ce1,
        filt_Q_V_10_q1,
        filt_1_Q_V_8_address0,
        filt_1_Q_V_8_ce0,
        filt_1_Q_V_8_we0,
        filt_1_Q_V_8_d0,
        filt_I_V_11_address0,
        filt_I_V_11_ce0,
        filt_I_V_11_q0,
        filt_I_V_11_address1,
        filt_I_V_11_ce1,
        filt_I_V_11_q1,
        filt_I_V_12_address0,
        filt_I_V_12_ce0,
        filt_I_V_12_q0,
        filt_I_V_12_address1,
        filt_I_V_12_ce1,
        filt_I_V_12_q1,
        filt_1_I_V_9_address0,
        filt_1_I_V_9_ce0,
        filt_1_I_V_9_we0,
        filt_1_I_V_9_d0,
        filt_Q_V_11_address0,
        filt_Q_V_11_ce0,
        filt_Q_V_11_q0,
        filt_Q_V_11_address1,
        filt_Q_V_11_ce1,
        filt_Q_V_11_q1,
        filt_Q_V_12_address0,
        filt_Q_V_12_ce0,
        filt_Q_V_12_q0,
        filt_Q_V_12_address1,
        filt_Q_V_12_ce1,
        filt_Q_V_12_q1,
        filt_1_Q_V_9_address0,
        filt_1_Q_V_9_ce0,
        filt_1_Q_V_9_we0,
        filt_1_Q_V_9_d0,
        filt_I_V_13_address0,
        filt_I_V_13_ce0,
        filt_I_V_13_q0,
        filt_I_V_13_address1,
        filt_I_V_13_ce1,
        filt_I_V_13_q1,
        filt_I_V_14_address0,
        filt_I_V_14_ce0,
        filt_I_V_14_q0,
        filt_I_V_14_address1,
        filt_I_V_14_ce1,
        filt_I_V_14_q1,
        filt_1_I_V_10_address0,
        filt_1_I_V_10_ce0,
        filt_1_I_V_10_we0,
        filt_1_I_V_10_d0,
        filt_Q_V_13_address0,
        filt_Q_V_13_ce0,
        filt_Q_V_13_q0,
        filt_Q_V_13_address1,
        filt_Q_V_13_ce1,
        filt_Q_V_13_q1,
        filt_Q_V_14_address0,
        filt_Q_V_14_ce0,
        filt_Q_V_14_q0,
        filt_Q_V_14_address1,
        filt_Q_V_14_ce1,
        filt_Q_V_14_q1,
        filt_1_Q_V_10_address0,
        filt_1_Q_V_10_ce0,
        filt_1_Q_V_10_we0,
        filt_1_Q_V_10_d0,
        filt_1_I_V_11_address0,
        filt_1_I_V_11_ce0,
        filt_1_I_V_11_we0,
        filt_1_I_V_11_d0,
        filt_1_Q_V_11_address0,
        filt_1_Q_V_11_ce0,
        filt_1_Q_V_11_we0,
        filt_1_Q_V_11_d0,
        filt_1_I_V_12_address0,
        filt_1_I_V_12_ce0,
        filt_1_I_V_12_we0,
        filt_1_I_V_12_d0,
        filt_1_Q_V_12_address0,
        filt_1_Q_V_12_ce0,
        filt_1_Q_V_12_we0,
        filt_1_Q_V_12_d0,
        filt_1_I_V_13_address0,
        filt_1_I_V_13_ce0,
        filt_1_I_V_13_we0,
        filt_1_I_V_13_d0,
        filt_1_Q_V_13_address0,
        filt_1_Q_V_13_ce0,
        filt_1_Q_V_13_we0,
        filt_1_Q_V_13_d0,
        filt_1_I_V_14_address0,
        filt_1_I_V_14_ce0,
        filt_1_I_V_14_we0,
        filt_1_I_V_14_d0,
        filt_1_Q_V_14_address0,
        filt_1_Q_V_14_ce0,
        filt_1_Q_V_14_we0,
        filt_1_Q_V_14_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] filt_I_V_address0;
output   filt_I_V_ce0;
input  [16:0] filt_I_V_q0;
output  [4:0] filt_I_V_address1;
output   filt_I_V_ce1;
input  [16:0] filt_I_V_q1;
output  [4:0] filt_I_V_8_address0;
output   filt_I_V_8_ce0;
input  [16:0] filt_I_V_8_q0;
output  [4:0] filt_I_V_8_address1;
output   filt_I_V_8_ce1;
input  [16:0] filt_I_V_8_q1;
output  [3:0] filt_1_I_V_address0;
output   filt_1_I_V_ce0;
output   filt_1_I_V_we0;
output  [17:0] filt_1_I_V_d0;
output  [4:0] filt_Q_V_address0;
output   filt_Q_V_ce0;
input  [16:0] filt_Q_V_q0;
output  [4:0] filt_Q_V_address1;
output   filt_Q_V_ce1;
input  [16:0] filt_Q_V_q1;
output  [4:0] filt_Q_V_8_address0;
output   filt_Q_V_8_ce0;
input  [16:0] filt_Q_V_8_q0;
output  [4:0] filt_Q_V_8_address1;
output   filt_Q_V_8_ce1;
input  [16:0] filt_Q_V_8_q1;
output  [3:0] filt_1_Q_V_address0;
output   filt_1_Q_V_ce0;
output   filt_1_Q_V_we0;
output  [17:0] filt_1_Q_V_d0;
output  [4:0] filt_I_V_9_address0;
output   filt_I_V_9_ce0;
input  [16:0] filt_I_V_9_q0;
output  [4:0] filt_I_V_9_address1;
output   filt_I_V_9_ce1;
input  [16:0] filt_I_V_9_q1;
output  [4:0] filt_I_V_10_address0;
output   filt_I_V_10_ce0;
input  [16:0] filt_I_V_10_q0;
output  [4:0] filt_I_V_10_address1;
output   filt_I_V_10_ce1;
input  [16:0] filt_I_V_10_q1;
output  [3:0] filt_1_I_V_8_address0;
output   filt_1_I_V_8_ce0;
output   filt_1_I_V_8_we0;
output  [17:0] filt_1_I_V_8_d0;
output  [4:0] filt_Q_V_9_address0;
output   filt_Q_V_9_ce0;
input  [16:0] filt_Q_V_9_q0;
output  [4:0] filt_Q_V_9_address1;
output   filt_Q_V_9_ce1;
input  [16:0] filt_Q_V_9_q1;
output  [4:0] filt_Q_V_10_address0;
output   filt_Q_V_10_ce0;
input  [16:0] filt_Q_V_10_q0;
output  [4:0] filt_Q_V_10_address1;
output   filt_Q_V_10_ce1;
input  [16:0] filt_Q_V_10_q1;
output  [3:0] filt_1_Q_V_8_address0;
output   filt_1_Q_V_8_ce0;
output   filt_1_Q_V_8_we0;
output  [17:0] filt_1_Q_V_8_d0;
output  [4:0] filt_I_V_11_address0;
output   filt_I_V_11_ce0;
input  [16:0] filt_I_V_11_q0;
output  [4:0] filt_I_V_11_address1;
output   filt_I_V_11_ce1;
input  [16:0] filt_I_V_11_q1;
output  [4:0] filt_I_V_12_address0;
output   filt_I_V_12_ce0;
input  [16:0] filt_I_V_12_q0;
output  [4:0] filt_I_V_12_address1;
output   filt_I_V_12_ce1;
input  [16:0] filt_I_V_12_q1;
output  [3:0] filt_1_I_V_9_address0;
output   filt_1_I_V_9_ce0;
output   filt_1_I_V_9_we0;
output  [17:0] filt_1_I_V_9_d0;
output  [4:0] filt_Q_V_11_address0;
output   filt_Q_V_11_ce0;
input  [16:0] filt_Q_V_11_q0;
output  [4:0] filt_Q_V_11_address1;
output   filt_Q_V_11_ce1;
input  [16:0] filt_Q_V_11_q1;
output  [4:0] filt_Q_V_12_address0;
output   filt_Q_V_12_ce0;
input  [16:0] filt_Q_V_12_q0;
output  [4:0] filt_Q_V_12_address1;
output   filt_Q_V_12_ce1;
input  [16:0] filt_Q_V_12_q1;
output  [3:0] filt_1_Q_V_9_address0;
output   filt_1_Q_V_9_ce0;
output   filt_1_Q_V_9_we0;
output  [17:0] filt_1_Q_V_9_d0;
output  [4:0] filt_I_V_13_address0;
output   filt_I_V_13_ce0;
input  [16:0] filt_I_V_13_q0;
output  [4:0] filt_I_V_13_address1;
output   filt_I_V_13_ce1;
input  [16:0] filt_I_V_13_q1;
output  [4:0] filt_I_V_14_address0;
output   filt_I_V_14_ce0;
input  [16:0] filt_I_V_14_q0;
output  [4:0] filt_I_V_14_address1;
output   filt_I_V_14_ce1;
input  [16:0] filt_I_V_14_q1;
output  [3:0] filt_1_I_V_10_address0;
output   filt_1_I_V_10_ce0;
output   filt_1_I_V_10_we0;
output  [17:0] filt_1_I_V_10_d0;
output  [4:0] filt_Q_V_13_address0;
output   filt_Q_V_13_ce0;
input  [16:0] filt_Q_V_13_q0;
output  [4:0] filt_Q_V_13_address1;
output   filt_Q_V_13_ce1;
input  [16:0] filt_Q_V_13_q1;
output  [4:0] filt_Q_V_14_address0;
output   filt_Q_V_14_ce0;
input  [16:0] filt_Q_V_14_q0;
output  [4:0] filt_Q_V_14_address1;
output   filt_Q_V_14_ce1;
input  [16:0] filt_Q_V_14_q1;
output  [3:0] filt_1_Q_V_10_address0;
output   filt_1_Q_V_10_ce0;
output   filt_1_Q_V_10_we0;
output  [17:0] filt_1_Q_V_10_d0;
output  [3:0] filt_1_I_V_11_address0;
output   filt_1_I_V_11_ce0;
output   filt_1_I_V_11_we0;
output  [17:0] filt_1_I_V_11_d0;
output  [3:0] filt_1_Q_V_11_address0;
output   filt_1_Q_V_11_ce0;
output   filt_1_Q_V_11_we0;
output  [17:0] filt_1_Q_V_11_d0;
output  [3:0] filt_1_I_V_12_address0;
output   filt_1_I_V_12_ce0;
output   filt_1_I_V_12_we0;
output  [17:0] filt_1_I_V_12_d0;
output  [3:0] filt_1_Q_V_12_address0;
output   filt_1_Q_V_12_ce0;
output   filt_1_Q_V_12_we0;
output  [17:0] filt_1_Q_V_12_d0;
output  [3:0] filt_1_I_V_13_address0;
output   filt_1_I_V_13_ce0;
output   filt_1_I_V_13_we0;
output  [17:0] filt_1_I_V_13_d0;
output  [3:0] filt_1_Q_V_13_address0;
output   filt_1_Q_V_13_ce0;
output   filt_1_Q_V_13_we0;
output  [17:0] filt_1_Q_V_13_d0;
output  [3:0] filt_1_I_V_14_address0;
output   filt_1_I_V_14_ce0;
output   filt_1_I_V_14_we0;
output  [17:0] filt_1_I_V_14_d0;
output  [3:0] filt_1_Q_V_14_address0;
output   filt_1_Q_V_14_ce0;
output   filt_1_Q_V_14_we0;
output  [17:0] filt_1_Q_V_14_d0;

reg ap_idle;
reg filt_I_V_ce0;
reg filt_I_V_ce1;
reg filt_I_V_8_ce0;
reg filt_I_V_8_ce1;
reg filt_1_I_V_ce0;
reg filt_1_I_V_we0;
reg filt_Q_V_ce0;
reg filt_Q_V_ce1;
reg filt_Q_V_8_ce0;
reg filt_Q_V_8_ce1;
reg filt_1_Q_V_ce0;
reg filt_1_Q_V_we0;
reg filt_I_V_9_ce0;
reg filt_I_V_9_ce1;
reg filt_I_V_10_ce0;
reg filt_I_V_10_ce1;
reg filt_1_I_V_8_ce0;
reg filt_1_I_V_8_we0;
reg filt_Q_V_9_ce0;
reg filt_Q_V_9_ce1;
reg filt_Q_V_10_ce0;
reg filt_Q_V_10_ce1;
reg filt_1_Q_V_8_ce0;
reg filt_1_Q_V_8_we0;
reg filt_I_V_11_ce0;
reg filt_I_V_11_ce1;
reg filt_I_V_12_ce0;
reg filt_I_V_12_ce1;
reg filt_1_I_V_9_ce0;
reg filt_1_I_V_9_we0;
reg filt_Q_V_11_ce0;
reg filt_Q_V_11_ce1;
reg filt_Q_V_12_ce0;
reg filt_Q_V_12_ce1;
reg filt_1_Q_V_9_ce0;
reg filt_1_Q_V_9_we0;
reg filt_I_V_13_ce0;
reg filt_I_V_13_ce1;
reg filt_I_V_14_ce0;
reg filt_I_V_14_ce1;
reg filt_1_I_V_10_ce0;
reg filt_1_I_V_10_we0;
reg filt_Q_V_13_ce0;
reg filt_Q_V_13_ce1;
reg filt_Q_V_14_ce0;
reg filt_Q_V_14_ce1;
reg filt_1_Q_V_10_ce0;
reg filt_1_Q_V_10_we0;
reg filt_1_I_V_11_ce0;
reg filt_1_I_V_11_we0;
reg filt_1_Q_V_11_ce0;
reg filt_1_Q_V_11_we0;
reg filt_1_I_V_12_ce0;
reg filt_1_I_V_12_we0;
reg filt_1_Q_V_12_ce0;
reg filt_1_Q_V_12_we0;
reg filt_1_I_V_13_ce0;
reg filt_1_I_V_13_we0;
reg filt_1_Q_V_13_ce0;
reg filt_1_Q_V_13_we0;
reg filt_1_I_V_14_ce0;
reg filt_1_I_V_14_we0;
reg filt_1_Q_V_14_ce0;
reg filt_1_Q_V_14_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln100_fu_722_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] lshr_ln4_reg_1069;
reg   [3:0] lshr_ln4_reg_1069_pp0_iter1_reg;
wire   [17:0] add_ln813_fu_813_p2;
reg   [17:0] add_ln813_reg_1224;
wire   [17:0] add_ln813_1_fu_827_p2;
reg   [17:0] add_ln813_1_reg_1229;
wire   [17:0] add_ln813_2_fu_841_p2;
reg   [17:0] add_ln813_2_reg_1234;
wire   [17:0] add_ln813_3_fu_855_p2;
reg   [17:0] add_ln813_3_reg_1239;
wire   [17:0] add_ln813_4_fu_869_p2;
reg   [17:0] add_ln813_4_reg_1244;
wire   [17:0] add_ln813_5_fu_883_p2;
reg   [17:0] add_ln813_5_reg_1249;
wire   [17:0] add_ln813_6_fu_897_p2;
reg   [17:0] add_ln813_6_reg_1254;
wire   [17:0] add_ln813_7_fu_911_p2;
reg   [17:0] add_ln813_7_reg_1259;
wire   [17:0] add_ln813_8_fu_925_p2;
reg   [17:0] add_ln813_8_reg_1264;
wire   [17:0] add_ln813_9_fu_939_p2;
reg   [17:0] add_ln813_9_reg_1269;
wire   [17:0] add_ln813_10_fu_953_p2;
reg   [17:0] add_ln813_10_reg_1274;
wire   [17:0] add_ln813_11_fu_967_p2;
reg   [17:0] add_ln813_11_reg_1279;
wire   [17:0] add_ln813_12_fu_981_p2;
reg   [17:0] add_ln813_12_reg_1284;
wire   [17:0] add_ln813_13_fu_995_p2;
reg   [17:0] add_ln813_13_reg_1289;
wire   [17:0] add_ln813_14_fu_1009_p2;
reg   [17:0] add_ln813_14_reg_1294;
wire   [17:0] add_ln813_15_fu_1023_p2;
reg   [17:0] add_ln813_15_reg_1299;
wire   [63:0] zext_ln813_fu_738_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln813_1_fu_774_p1;
wire   [63:0] zext_ln102_fu_1029_p1;
reg   [7:0] i_3_fu_102;
wire   [7:0] add_ln100_fu_794_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i;
wire   [4:0] lshr_ln3_fu_728_p4;
wire   [4:0] or_ln813_fu_768_p2;
wire  signed [17:0] sext_ln813_131_fu_809_p1;
wire  signed [17:0] sext_ln813_fu_805_p1;
wire  signed [17:0] sext_ln813_133_fu_823_p1;
wire  signed [17:0] sext_ln813_132_fu_819_p1;
wire  signed [17:0] sext_ln813_135_fu_837_p1;
wire  signed [17:0] sext_ln813_134_fu_833_p1;
wire  signed [17:0] sext_ln813_137_fu_851_p1;
wire  signed [17:0] sext_ln813_136_fu_847_p1;
wire  signed [17:0] sext_ln813_139_fu_865_p1;
wire  signed [17:0] sext_ln813_138_fu_861_p1;
wire  signed [17:0] sext_ln813_141_fu_879_p1;
wire  signed [17:0] sext_ln813_140_fu_875_p1;
wire  signed [17:0] sext_ln813_143_fu_893_p1;
wire  signed [17:0] sext_ln813_142_fu_889_p1;
wire  signed [17:0] sext_ln813_145_fu_907_p1;
wire  signed [17:0] sext_ln813_144_fu_903_p1;
wire  signed [17:0] sext_ln813_147_fu_921_p1;
wire  signed [17:0] sext_ln813_146_fu_917_p1;
wire  signed [17:0] sext_ln813_149_fu_935_p1;
wire  signed [17:0] sext_ln813_148_fu_931_p1;
wire  signed [17:0] sext_ln813_151_fu_949_p1;
wire  signed [17:0] sext_ln813_150_fu_945_p1;
wire  signed [17:0] sext_ln813_153_fu_963_p1;
wire  signed [17:0] sext_ln813_152_fu_959_p1;
wire  signed [17:0] sext_ln813_155_fu_977_p1;
wire  signed [17:0] sext_ln813_154_fu_973_p1;
wire  signed [17:0] sext_ln813_157_fu_991_p1;
wire  signed [17:0] sext_ln813_156_fu_987_p1;
wire  signed [17:0] sext_ln813_159_fu_1005_p1;
wire  signed [17:0] sext_ln813_158_fu_1001_p1;
wire  signed [17:0] sext_ln813_161_fu_1019_p1;
wire  signed [17:0] sext_ln813_160_fu_1015_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

receiver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln100_fu_722_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_3_fu_102 <= add_ln100_fu_794_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_3_fu_102 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln813_10_reg_1274 <= add_ln813_10_fu_953_p2;
        add_ln813_11_reg_1279 <= add_ln813_11_fu_967_p2;
        add_ln813_12_reg_1284 <= add_ln813_12_fu_981_p2;
        add_ln813_13_reg_1289 <= add_ln813_13_fu_995_p2;
        add_ln813_14_reg_1294 <= add_ln813_14_fu_1009_p2;
        add_ln813_15_reg_1299 <= add_ln813_15_fu_1023_p2;
        add_ln813_1_reg_1229 <= add_ln813_1_fu_827_p2;
        add_ln813_2_reg_1234 <= add_ln813_2_fu_841_p2;
        add_ln813_3_reg_1239 <= add_ln813_3_fu_855_p2;
        add_ln813_4_reg_1244 <= add_ln813_4_fu_869_p2;
        add_ln813_5_reg_1249 <= add_ln813_5_fu_883_p2;
        add_ln813_6_reg_1254 <= add_ln813_6_fu_897_p2;
        add_ln813_7_reg_1259 <= add_ln813_7_fu_911_p2;
        add_ln813_8_reg_1264 <= add_ln813_8_fu_925_p2;
        add_ln813_9_reg_1269 <= add_ln813_9_fu_939_p2;
        add_ln813_reg_1224 <= add_ln813_fu_813_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        lshr_ln4_reg_1069_pp0_iter1_reg <= lshr_ln4_reg_1069;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln100_fu_722_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln4_reg_1069 <= {{ap_sig_allocacmp_i[7:4]}};
    end
end

always @ (*) begin
    if (((icmp_ln100_fu_722_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 8'd0;
    end else begin
        ap_sig_allocacmp_i = i_3_fu_102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_10_ce0 = 1'b1;
    end else begin
        filt_1_I_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_10_we0 = 1'b1;
    end else begin
        filt_1_I_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_11_ce0 = 1'b1;
    end else begin
        filt_1_I_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_11_we0 = 1'b1;
    end else begin
        filt_1_I_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_12_ce0 = 1'b1;
    end else begin
        filt_1_I_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_12_we0 = 1'b1;
    end else begin
        filt_1_I_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_13_ce0 = 1'b1;
    end else begin
        filt_1_I_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_13_we0 = 1'b1;
    end else begin
        filt_1_I_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_14_ce0 = 1'b1;
    end else begin
        filt_1_I_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_14_we0 = 1'b1;
    end else begin
        filt_1_I_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_8_ce0 = 1'b1;
    end else begin
        filt_1_I_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_8_we0 = 1'b1;
    end else begin
        filt_1_I_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_9_ce0 = 1'b1;
    end else begin
        filt_1_I_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_9_we0 = 1'b1;
    end else begin
        filt_1_I_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_ce0 = 1'b1;
    end else begin
        filt_1_I_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_I_V_we0 = 1'b1;
    end else begin
        filt_1_I_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_10_ce0 = 1'b1;
    end else begin
        filt_1_Q_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_10_we0 = 1'b1;
    end else begin
        filt_1_Q_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_11_ce0 = 1'b1;
    end else begin
        filt_1_Q_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_11_we0 = 1'b1;
    end else begin
        filt_1_Q_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_12_ce0 = 1'b1;
    end else begin
        filt_1_Q_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_12_we0 = 1'b1;
    end else begin
        filt_1_Q_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_13_ce0 = 1'b1;
    end else begin
        filt_1_Q_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_13_we0 = 1'b1;
    end else begin
        filt_1_Q_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_14_ce0 = 1'b1;
    end else begin
        filt_1_Q_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_14_we0 = 1'b1;
    end else begin
        filt_1_Q_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_8_ce0 = 1'b1;
    end else begin
        filt_1_Q_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_8_we0 = 1'b1;
    end else begin
        filt_1_Q_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_9_ce0 = 1'b1;
    end else begin
        filt_1_Q_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_9_we0 = 1'b1;
    end else begin
        filt_1_Q_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_ce0 = 1'b1;
    end else begin
        filt_1_Q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        filt_1_Q_V_we0 = 1'b1;
    end else begin
        filt_1_Q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_10_ce0 = 1'b1;
    end else begin
        filt_I_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_10_ce1 = 1'b1;
    end else begin
        filt_I_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_11_ce0 = 1'b1;
    end else begin
        filt_I_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_11_ce1 = 1'b1;
    end else begin
        filt_I_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_12_ce0 = 1'b1;
    end else begin
        filt_I_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_12_ce1 = 1'b1;
    end else begin
        filt_I_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_13_ce0 = 1'b1;
    end else begin
        filt_I_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_13_ce1 = 1'b1;
    end else begin
        filt_I_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_14_ce0 = 1'b1;
    end else begin
        filt_I_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_14_ce1 = 1'b1;
    end else begin
        filt_I_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_8_ce0 = 1'b1;
    end else begin
        filt_I_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_8_ce1 = 1'b1;
    end else begin
        filt_I_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_9_ce0 = 1'b1;
    end else begin
        filt_I_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_9_ce1 = 1'b1;
    end else begin
        filt_I_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_ce0 = 1'b1;
    end else begin
        filt_I_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_I_V_ce1 = 1'b1;
    end else begin
        filt_I_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_10_ce0 = 1'b1;
    end else begin
        filt_Q_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_10_ce1 = 1'b1;
    end else begin
        filt_Q_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_11_ce0 = 1'b1;
    end else begin
        filt_Q_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_11_ce1 = 1'b1;
    end else begin
        filt_Q_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_12_ce0 = 1'b1;
    end else begin
        filt_Q_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_12_ce1 = 1'b1;
    end else begin
        filt_Q_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_13_ce0 = 1'b1;
    end else begin
        filt_Q_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_13_ce1 = 1'b1;
    end else begin
        filt_Q_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_14_ce0 = 1'b1;
    end else begin
        filt_Q_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_14_ce1 = 1'b1;
    end else begin
        filt_Q_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_8_ce0 = 1'b1;
    end else begin
        filt_Q_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_8_ce1 = 1'b1;
    end else begin
        filt_Q_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_9_ce0 = 1'b1;
    end else begin
        filt_Q_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_9_ce1 = 1'b1;
    end else begin
        filt_Q_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_ce0 = 1'b1;
    end else begin
        filt_Q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filt_Q_V_ce1 = 1'b1;
    end else begin
        filt_Q_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_794_p2 = (ap_sig_allocacmp_i + 8'd16);

assign add_ln813_10_fu_953_p2 = ($signed(sext_ln813_151_fu_949_p1) + $signed(sext_ln813_150_fu_945_p1));

assign add_ln813_11_fu_967_p2 = ($signed(sext_ln813_153_fu_963_p1) + $signed(sext_ln813_152_fu_959_p1));

assign add_ln813_12_fu_981_p2 = ($signed(sext_ln813_155_fu_977_p1) + $signed(sext_ln813_154_fu_973_p1));

assign add_ln813_13_fu_995_p2 = ($signed(sext_ln813_157_fu_991_p1) + $signed(sext_ln813_156_fu_987_p1));

assign add_ln813_14_fu_1009_p2 = ($signed(sext_ln813_159_fu_1005_p1) + $signed(sext_ln813_158_fu_1001_p1));

assign add_ln813_15_fu_1023_p2 = ($signed(sext_ln813_161_fu_1019_p1) + $signed(sext_ln813_160_fu_1015_p1));

assign add_ln813_1_fu_827_p2 = ($signed(sext_ln813_133_fu_823_p1) + $signed(sext_ln813_132_fu_819_p1));

assign add_ln813_2_fu_841_p2 = ($signed(sext_ln813_135_fu_837_p1) + $signed(sext_ln813_134_fu_833_p1));

assign add_ln813_3_fu_855_p2 = ($signed(sext_ln813_137_fu_851_p1) + $signed(sext_ln813_136_fu_847_p1));

assign add_ln813_4_fu_869_p2 = ($signed(sext_ln813_139_fu_865_p1) + $signed(sext_ln813_138_fu_861_p1));

assign add_ln813_5_fu_883_p2 = ($signed(sext_ln813_141_fu_879_p1) + $signed(sext_ln813_140_fu_875_p1));

assign add_ln813_6_fu_897_p2 = ($signed(sext_ln813_143_fu_893_p1) + $signed(sext_ln813_142_fu_889_p1));

assign add_ln813_7_fu_911_p2 = ($signed(sext_ln813_145_fu_907_p1) + $signed(sext_ln813_144_fu_903_p1));

assign add_ln813_8_fu_925_p2 = ($signed(sext_ln813_147_fu_921_p1) + $signed(sext_ln813_146_fu_917_p1));

assign add_ln813_9_fu_939_p2 = ($signed(sext_ln813_149_fu_935_p1) + $signed(sext_ln813_148_fu_931_p1));

assign add_ln813_fu_813_p2 = ($signed(sext_ln813_131_fu_809_p1) + $signed(sext_ln813_fu_805_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign filt_1_I_V_10_address0 = zext_ln102_fu_1029_p1;

assign filt_1_I_V_10_d0 = add_ln813_6_reg_1254;

assign filt_1_I_V_11_address0 = zext_ln102_fu_1029_p1;

assign filt_1_I_V_11_d0 = add_ln813_8_reg_1264;

assign filt_1_I_V_12_address0 = zext_ln102_fu_1029_p1;

assign filt_1_I_V_12_d0 = add_ln813_10_reg_1274;

assign filt_1_I_V_13_address0 = zext_ln102_fu_1029_p1;

assign filt_1_I_V_13_d0 = add_ln813_12_reg_1284;

assign filt_1_I_V_14_address0 = zext_ln102_fu_1029_p1;

assign filt_1_I_V_14_d0 = add_ln813_14_reg_1294;

assign filt_1_I_V_8_address0 = zext_ln102_fu_1029_p1;

assign filt_1_I_V_8_d0 = add_ln813_2_reg_1234;

assign filt_1_I_V_9_address0 = zext_ln102_fu_1029_p1;

assign filt_1_I_V_9_d0 = add_ln813_4_reg_1244;

assign filt_1_I_V_address0 = zext_ln102_fu_1029_p1;

assign filt_1_I_V_d0 = add_ln813_reg_1224;

assign filt_1_Q_V_10_address0 = zext_ln102_fu_1029_p1;

assign filt_1_Q_V_10_d0 = add_ln813_7_reg_1259;

assign filt_1_Q_V_11_address0 = zext_ln102_fu_1029_p1;

assign filt_1_Q_V_11_d0 = add_ln813_9_reg_1269;

assign filt_1_Q_V_12_address0 = zext_ln102_fu_1029_p1;

assign filt_1_Q_V_12_d0 = add_ln813_11_reg_1279;

assign filt_1_Q_V_13_address0 = zext_ln102_fu_1029_p1;

assign filt_1_Q_V_13_d0 = add_ln813_13_reg_1289;

assign filt_1_Q_V_14_address0 = zext_ln102_fu_1029_p1;

assign filt_1_Q_V_14_d0 = add_ln813_15_reg_1299;

assign filt_1_Q_V_8_address0 = zext_ln102_fu_1029_p1;

assign filt_1_Q_V_8_d0 = add_ln813_3_reg_1239;

assign filt_1_Q_V_9_address0 = zext_ln102_fu_1029_p1;

assign filt_1_Q_V_9_d0 = add_ln813_5_reg_1249;

assign filt_1_Q_V_address0 = zext_ln102_fu_1029_p1;

assign filt_1_Q_V_d0 = add_ln813_1_reg_1229;

assign filt_I_V_10_address0 = zext_ln813_1_fu_774_p1;

assign filt_I_V_10_address1 = zext_ln813_fu_738_p1;

assign filt_I_V_11_address0 = zext_ln813_1_fu_774_p1;

assign filt_I_V_11_address1 = zext_ln813_fu_738_p1;

assign filt_I_V_12_address0 = zext_ln813_1_fu_774_p1;

assign filt_I_V_12_address1 = zext_ln813_fu_738_p1;

assign filt_I_V_13_address0 = zext_ln813_1_fu_774_p1;

assign filt_I_V_13_address1 = zext_ln813_fu_738_p1;

assign filt_I_V_14_address0 = zext_ln813_1_fu_774_p1;

assign filt_I_V_14_address1 = zext_ln813_fu_738_p1;

assign filt_I_V_8_address0 = zext_ln813_1_fu_774_p1;

assign filt_I_V_8_address1 = zext_ln813_fu_738_p1;

assign filt_I_V_9_address0 = zext_ln813_1_fu_774_p1;

assign filt_I_V_9_address1 = zext_ln813_fu_738_p1;

assign filt_I_V_address0 = zext_ln813_1_fu_774_p1;

assign filt_I_V_address1 = zext_ln813_fu_738_p1;

assign filt_Q_V_10_address0 = zext_ln813_1_fu_774_p1;

assign filt_Q_V_10_address1 = zext_ln813_fu_738_p1;

assign filt_Q_V_11_address0 = zext_ln813_1_fu_774_p1;

assign filt_Q_V_11_address1 = zext_ln813_fu_738_p1;

assign filt_Q_V_12_address0 = zext_ln813_1_fu_774_p1;

assign filt_Q_V_12_address1 = zext_ln813_fu_738_p1;

assign filt_Q_V_13_address0 = zext_ln813_1_fu_774_p1;

assign filt_Q_V_13_address1 = zext_ln813_fu_738_p1;

assign filt_Q_V_14_address0 = zext_ln813_1_fu_774_p1;

assign filt_Q_V_14_address1 = zext_ln813_fu_738_p1;

assign filt_Q_V_8_address0 = zext_ln813_1_fu_774_p1;

assign filt_Q_V_8_address1 = zext_ln813_fu_738_p1;

assign filt_Q_V_9_address0 = zext_ln813_1_fu_774_p1;

assign filt_Q_V_9_address1 = zext_ln813_fu_738_p1;

assign filt_Q_V_address0 = zext_ln813_1_fu_774_p1;

assign filt_Q_V_address1 = zext_ln813_fu_738_p1;

assign icmp_ln100_fu_722_p2 = ((ap_sig_allocacmp_i < 8'd192) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_728_p4 = {{ap_sig_allocacmp_i[7:3]}};

assign or_ln813_fu_768_p2 = (lshr_ln3_fu_728_p4 | 5'd1);

assign sext_ln813_131_fu_809_p1 = $signed(filt_I_V_8_q1);

assign sext_ln813_132_fu_819_p1 = $signed(filt_Q_V_q1);

assign sext_ln813_133_fu_823_p1 = $signed(filt_Q_V_8_q1);

assign sext_ln813_134_fu_833_p1 = $signed(filt_I_V_9_q1);

assign sext_ln813_135_fu_837_p1 = $signed(filt_I_V_10_q1);

assign sext_ln813_136_fu_847_p1 = $signed(filt_Q_V_9_q1);

assign sext_ln813_137_fu_851_p1 = $signed(filt_Q_V_10_q1);

assign sext_ln813_138_fu_861_p1 = $signed(filt_I_V_11_q1);

assign sext_ln813_139_fu_865_p1 = $signed(filt_I_V_12_q1);

assign sext_ln813_140_fu_875_p1 = $signed(filt_Q_V_11_q1);

assign sext_ln813_141_fu_879_p1 = $signed(filt_Q_V_12_q1);

assign sext_ln813_142_fu_889_p1 = $signed(filt_I_V_13_q1);

assign sext_ln813_143_fu_893_p1 = $signed(filt_I_V_14_q1);

assign sext_ln813_144_fu_903_p1 = $signed(filt_Q_V_13_q1);

assign sext_ln813_145_fu_907_p1 = $signed(filt_Q_V_14_q1);

assign sext_ln813_146_fu_917_p1 = $signed(filt_I_V_q0);

assign sext_ln813_147_fu_921_p1 = $signed(filt_I_V_8_q0);

assign sext_ln813_148_fu_931_p1 = $signed(filt_Q_V_q0);

assign sext_ln813_149_fu_935_p1 = $signed(filt_Q_V_8_q0);

assign sext_ln813_150_fu_945_p1 = $signed(filt_I_V_9_q0);

assign sext_ln813_151_fu_949_p1 = $signed(filt_I_V_10_q0);

assign sext_ln813_152_fu_959_p1 = $signed(filt_Q_V_9_q0);

assign sext_ln813_153_fu_963_p1 = $signed(filt_Q_V_10_q0);

assign sext_ln813_154_fu_973_p1 = $signed(filt_I_V_11_q0);

assign sext_ln813_155_fu_977_p1 = $signed(filt_I_V_12_q0);

assign sext_ln813_156_fu_987_p1 = $signed(filt_Q_V_11_q0);

assign sext_ln813_157_fu_991_p1 = $signed(filt_Q_V_12_q0);

assign sext_ln813_158_fu_1001_p1 = $signed(filt_I_V_13_q0);

assign sext_ln813_159_fu_1005_p1 = $signed(filt_I_V_14_q0);

assign sext_ln813_160_fu_1015_p1 = $signed(filt_Q_V_13_q0);

assign sext_ln813_161_fu_1019_p1 = $signed(filt_Q_V_14_q0);

assign sext_ln813_fu_805_p1 = $signed(filt_I_V_q1);

assign zext_ln102_fu_1029_p1 = lshr_ln4_reg_1069_pp0_iter1_reg;

assign zext_ln813_1_fu_774_p1 = or_ln813_fu_768_p2;

assign zext_ln813_fu_738_p1 = lshr_ln3_fu_728_p4;

endmodule //receiver_receiver_Pipeline_VITIS_LOOP_100_4
