# 一般方法

以打两拍为例：

```verilog
always @(posedge clk) begin
    q_r <= q_in;
    q_r1 <= q_r;
end

assign q_out = q_r1;
```

打几拍就需要几个中间变量

# 用移位寄存器打拍
```verilog
reg [99:0] q_r;
always @(posedge clk) begin
    q_r <= {q_r[98:0], q_in};
end

assign q_out = q_r[99];
```

上面代码打了一百拍，且节省了代码量

# 作用
1、使数据和使能信号对齐
