#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 16 04:17:15 2020
# Process ID: 13528
# Current directory: C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.runs/synth_1
# Command line: vivado.exe -log Top_Level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl
# Log file: C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.runs/synth_1/Top_Level.vds
# Journal file: C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Level.tcl -notrace
Command: synth_design -top Top_Level -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 872.277 ; gain = 232.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:13]
INFO: [Synth 8-3491] module 'BCD_to_7SEG' declared at 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:17' bound to instance 'display' of component 'BCD_to_7SEG' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:73]
INFO: [Synth 8-638] synthesizing module 'BCD_to_7SEG' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BCD_to_7SEG' (1#1) [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd:22]
INFO: [Synth 8-3491] module 'disp_div' declared at 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/new/display_div.vhd:36' bound to instance 'disp_divider' of component 'disp_div' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:83]
INFO: [Synth 8-638] synthesizing module 'disp_div' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/new/display_div.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'disp_div' (2#1) [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/new/display_div.vhd:43]
INFO: [Synth 8-3491] module 'prompt_clock_divider_1hz' declared at 'C:/Users/yma82/VHDL373project/thismightwork/rxnmongroup15/VHDL Code/prompt_divider.vhd:21' bound to instance 'prompt_divider' of component 'prompt_clock_divider_1hz' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:85]
INFO: [Synth 8-638] synthesizing module 'prompt_clock_divider_1hz' [C:/Users/yma82/VHDL373project/thismightwork/rxnmongroup15/VHDL Code/prompt_divider.vhd:54]
	Parameter INPUT_FREQUENCY bound to: 100000000 - type: integer 
	Parameter OUTPUT_FREQUENCY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prompt_clock_divider_1hz' (3#1) [C:/Users/yma82/VHDL373project/thismightwork/rxnmongroup15/VHDL Code/prompt_divider.vhd:54]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:9' bound to instance 'PromptCounter' of component 'counter' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:89]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:15]
INFO: [Synth 8-3491] module 'clock_divider_1hz' declared at 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/VHDL Code/Blairs_clock_divider.vhd:21' bound to instance 'count_divider' of component 'clock_divider_1hz' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:95]
INFO: [Synth 8-638] synthesizing module 'clock_divider_1hz' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/VHDL Code/Blairs_clock_divider.vhd:54]
	Parameter INPUT_FREQUENCY bound to: 100000000 - type: integer 
	Parameter OUTPUT_FREQUENCY bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider_1hz' (5#1) [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/VHDL Code/Blairs_clock_divider.vhd:54]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:9' bound to instance 'bit_counter0' of component 'counter' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:98]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:9' bound to instance 'bit_counter1' of component 'counter' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:102]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:9' bound to instance 'bit_counter2' of component 'counter' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:106]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:9' bound to instance 'bit_counter3' of component 'counter' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:110]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:115]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:132]
WARNING: [Synth 8-614] signal 'o1' is read in the process but is not in the sensitivity list [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:132]
WARNING: [Synth 8-614] signal 'o2' is read in the process but is not in the sensitivity list [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:132]
WARNING: [Synth 8-614] signal 'o3' is read in the process but is not in the sensitivity list [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:132]
WARNING: [Synth 8-614] signal 'o4' is read in the process but is not in the sensitivity list [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:132]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (6#1) [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:13]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[3]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[2]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[1]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[0]
WARNING: [Synth 8-3331] design Top_Level has unconnected port BTND
WARNING: [Synth 8-3331] design Top_Level has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 946.055 ; gain = 306.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 946.055 ; gain = 306.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 946.055 ; gain = 306.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 946.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/ReactionTimerProject/ReactionTimerProject.srcs/constrs_1/imports/VHDL Code/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1036.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1036.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1036.043 ; gain = 396.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1036.043 ; gain = 396.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1036.043 ; gain = 396.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AN_sig_prompt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'DP_sig_prompt_reg' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'current_state_reg' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:171]
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'wire_2_reg' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'prompt_clr_signal_reg' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'count_enable_signal_reg' [C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.srcs/sources_1/new/Top_Level.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1036.043 ; gain = 396.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Level 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
Module disp_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module prompt_clock_divider_1hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module clock_divider_1hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "AN_sig_count0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[15]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[14]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[13]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[12]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[11]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[10]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[9]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[8]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[7]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[6]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[5]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[4]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[3]
WARNING: [Synth 8-3331] design Top_Level has unconnected port LED[2]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[3]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[2]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[1]
WARNING: [Synth 8-3331] design Top_Level has unconnected port SW[0]
WARNING: [Synth 8-3331] design Top_Level has unconnected port BTND
WARNING: [Synth 8-3331] design Top_Level has unconnected port BTNC
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LED_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LED_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (current_state_reg[1]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (LED_reg[1]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (LED_reg[0]) is unused and will be removed from module Top_Level.
WARNING: [Synth 8-3332] Sequential element (count_enable_signal_reg) is unused and will be removed from module Top_Level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1036.043 ; gain = 396.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1036.043 ; gain = 396.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.207 ; gain = 404.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1044.207 ; gain = 404.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.754 ; gain = 412.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.754 ; gain = 412.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.754 ; gain = 412.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.754 ; gain = 412.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.754 ; gain = 412.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.754 ; gain = 412.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    18|
|3     |LUT1   |     7|
|4     |LUT2   |    20|
|5     |LUT3   |    34|
|6     |LUT4   |    29|
|7     |LUT5   |     7|
|8     |LUT6   |    23|
|9     |FDCE   |    50|
|10    |FDRE   |    49|
|11    |LD     |     6|
|12    |LDP    |     1|
|13    |IBUF   |     1|
|14    |OBUF   |    18|
|15    |OBUFT  |    14|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         |   279|
|2     |  PromptCounter  |counter                  |    16|
|3     |  bit_counter0   |counter_0                |    10|
|4     |  bit_counter1   |counter_1                |    10|
|5     |  bit_counter2   |counter_2                |    10|
|6     |  bit_counter3   |counter_3                |     8|
|7     |  count_divider  |clock_divider_1hz        |    52|
|8     |  disp_divider   |disp_div                 |    52|
|9     |  display        |BCD_to_7SEG              |     7|
|10    |  prompt_divider |prompt_clock_divider_1hz |    72|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.754 ; gain = 412.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1051.754 ; gain = 322.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1051.754 ; gain = 412.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1061.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1066.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 6 instances
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 61 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 1066.191 ; gain = 739.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yma82/VHDL373project/Thisstoppedworking/rxnmongroup15/Countdown/Countdown.runs/synth_1/Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_synth.rpt -pb Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 16 04:18:09 2020...
