$comment
	File created using the following command:
		vcd file CRC.msim.vcd -direction
$end
$date
	Tue Nov 21 23:07:19 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ShiftRegister_vlg_vec_tst $end
$var reg 16 ! dataIn [15:0] $end
$var wire 1 " dataOut [15] $end
$var wire 1 # dataOut [14] $end
$var wire 1 $ dataOut [13] $end
$var wire 1 % dataOut [12] $end
$var wire 1 & dataOut [11] $end
$var wire 1 ' dataOut [10] $end
$var wire 1 ( dataOut [9] $end
$var wire 1 ) dataOut [8] $end
$var wire 1 * dataOut [7] $end
$var wire 1 + dataOut [6] $end
$var wire 1 , dataOut [5] $end
$var wire 1 - dataOut [4] $end
$var wire 1 . dataOut [3] $end
$var wire 1 / dataOut [2] $end
$var wire 1 0 dataOut [1] $end
$var wire 1 1 dataOut [0] $end
$var wire 1 2 sampler $end
$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 dataIn[0]~input_o $end
$var wire 1 : dataOut[0]~output_o $end
$var wire 1 ; dataOut[1]~output_o $end
$var wire 1 < dataOut[2]~output_o $end
$var wire 1 = dataOut[3]~output_o $end
$var wire 1 > dataOut[4]~output_o $end
$var wire 1 ? dataOut[5]~output_o $end
$var wire 1 @ dataOut[6]~output_o $end
$var wire 1 A dataOut[7]~output_o $end
$var wire 1 B dataOut[8]~output_o $end
$var wire 1 C dataOut[9]~output_o $end
$var wire 1 D dataOut[10]~output_o $end
$var wire 1 E dataOut[11]~output_o $end
$var wire 1 F dataOut[12]~output_o $end
$var wire 1 G dataOut[13]~output_o $end
$var wire 1 H dataOut[14]~output_o $end
$var wire 1 I dataOut[15]~output_o $end
$var wire 1 J dataIn[1]~input_o $end
$var wire 1 K dataIn[2]~input_o $end
$var wire 1 L dataIn[3]~input_o $end
$var wire 1 M dataIn[4]~input_o $end
$var wire 1 N dataIn[5]~input_o $end
$var wire 1 O dataIn[6]~input_o $end
$var wire 1 P dataIn[7]~input_o $end
$var wire 1 Q dataIn[8]~input_o $end
$var wire 1 R dataIn[9]~input_o $end
$var wire 1 S dataIn[10]~input_o $end
$var wire 1 T dataIn[11]~input_o $end
$var wire 1 U dataIn[12]~input_o $end
$var wire 1 V dataIn[13]~input_o $end
$var wire 1 W dataIn[14]~input_o $end
$var wire 1 X dataIn[15]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
11
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
x2
03
14
x5
16
17
18
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
$end
#1000000
