{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/test/adjust_distance_tb.v " "Source file: E:/work/SingleScan/test/adjust_distance_tb.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570870448049 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1570870448049 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/test/adjust_distance_tb.v " "Source file: E:/work/SingleScan/test/adjust_distance_tb.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570870448343 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1570870448343 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/test/adjust_distance_tb.v " "Source file: E:/work/SingleScan/test/adjust_distance_tb.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1570870448556 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1570870448556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570870452790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570870452831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 16:54:12 2019 " "Processing started: Sat Oct 12 16:54:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570870452831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870452831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleScan -c SingleScan " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleScan -c SingleScan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870452832 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870454292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570870454698 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "kernel.qsys " "Elaborating Platform Designer system entity \"kernel.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570870467142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:32 Progress: Loading fpga_project/kernel.qsys " "2019.10.12.16:54:32 Progress: Loading fpga_project/kernel.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870472305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:32 Progress: Reading input file " "2019.10.12.16:54:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870472863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:32 Progress: Adding SCL \[altera_avalon_pio 18.0\] " "2019.10.12.16:54:32 Progress: Adding SCL \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870472988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:33 Progress: Parameterizing module SCL " "2019.10.12.16:54:33 Progress: Parameterizing module SCL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870473352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:33 Progress: Adding SDA \[altera_avalon_pio 18.0\] " "2019.10.12.16:54:33 Progress: Adding SDA \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870473359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:33 Progress: Parameterizing module SDA " "2019.10.12.16:54:33 Progress: Parameterizing module SDA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870473360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:33 Progress: Adding alarm_select \[altera_avalon_pio 18.0\] " "2019.10.12.16:54:33 Progress: Adding alarm_select \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870473360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:33 Progress: Parameterizing module alarm_select " "2019.10.12.16:54:33 Progress: Parameterizing module alarm_select" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870473360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:33 Progress: Adding clk \[clock_source 18.0\] " "2019.10.12.16:54:33 Progress: Adding clk \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870473360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Parameterizing module clk " "2019.10.12.16:54:34 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Adding epcs_flash \[altera_avalon_epcs_flash_controller 18.0\] " "2019.10.12.16:54:34 Progress: Adding epcs_flash \[altera_avalon_epcs_flash_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Parameterizing module epcs_flash " "2019.10.12.16:54:34 Progress: Parameterizing module epcs_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2019.10.12.16:54:34 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Parameterizing module jtag_uart " "2019.10.12.16:54:34 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Adding laser_fifo \[altera_avalon_fifo 18.0\] " "2019.10.12.16:54:34 Progress: Adding laser_fifo \[altera_avalon_fifo 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Parameterizing module laser_fifo " "2019.10.12.16:54:34 Progress: Parameterizing module laser_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Adding led_timer \[altera_avalon_timer 18.0\] " "2019.10.12.16:54:34 Progress: Adding led_timer \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Parameterizing module led_timer " "2019.10.12.16:54:34 Progress: Parameterizing module led_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:34 Progress: Adding nios2 \[altera_nios2_gen2 18.0\] " "2019.10.12.16:54:34 Progress: Adding nios2 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870474860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module nios2 " "2019.10.12.16:54:35 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\] " "2019.10.12.16:54:35 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module onchip_memory " "2019.10.12.16:54:35 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding power_led \[altera_avalon_pio 18.0\] " "2019.10.12.16:54:35 Progress: Adding power_led \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module power_led " "2019.10.12.16:54:35 Progress: Parameterizing module power_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding protocol_fifo \[altera_avalon_fifo 18.0\] " "2019.10.12.16:54:35 Progress: Adding protocol_fifo \[altera_avalon_fifo 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module protocol_fifo " "2019.10.12.16:54:35 Progress: Parameterizing module protocol_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding spird_fifo \[altera_avalon_fifo 18.0\] " "2019.10.12.16:54:35 Progress: Adding spird_fifo \[altera_avalon_fifo 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module spird_fifo " "2019.10.12.16:54:35 Progress: Parameterizing module spird_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding spiwr_fifo \[altera_avalon_fifo 18.0\] " "2019.10.12.16:54:35 Progress: Adding spiwr_fifo \[altera_avalon_fifo 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module spiwr_fifo " "2019.10.12.16:54:35 Progress: Parameterizing module spiwr_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding status_led \[altera_avalon_pio 18.0\] " "2019.10.12.16:54:35 Progress: Adding status_led \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module status_led " "2019.10.12.16:54:35 Progress: Parameterizing module status_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.0\] " "2019.10.12.16:54:35 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module sysid " "2019.10.12.16:54:35 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding w5500_cs \[altera_avalon_pio 18.0\] " "2019.10.12.16:54:35 Progress: Adding w5500_cs \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module w5500_cs " "2019.10.12.16:54:35 Progress: Parameterizing module w5500_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding w5500_int \[altera_avalon_pio 18.0\] " "2019.10.12.16:54:35 Progress: Adding w5500_int \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module w5500_int " "2019.10.12.16:54:35 Progress: Parameterizing module w5500_int" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding w5500_rst \[altera_avalon_pio 18.0\] " "2019.10.12.16:54:35 Progress: Adding w5500_rst \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module w5500_rst " "2019.10.12.16:54:35 Progress: Parameterizing module w5500_rst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Adding watchdog \[altera_avalon_timer 18.0\] " "2019.10.12.16:54:35 Progress: Adding watchdog \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing module watchdog " "2019.10.12.16:54:35 Progress: Parameterizing module watchdog" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Building connections " "2019.10.12.16:54:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Parameterizing connections " "2019.10.12.16:54:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:35 Progress: Validating " "2019.10.12.16:54:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870475797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.12.16:54:37 Progress: Done reading input file " "2019.10.12.16:54:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Kernel.SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.alarm_select: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Kernel.alarm_select: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.epcs_flash: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Kernel.epcs_flash: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design. " "Kernel.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Kernel.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.laser_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Kernel.laser_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.protocol_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Kernel.protocol_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.spird_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Kernel.spird_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.spiwr_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Kernel.spiwr_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Kernel.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.sysid: Time stamp will be automatically updated when this component is generated. " "Kernel.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.w5500_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Kernel.w5500_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870477994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel: Generating kernel \"kernel\" for QUARTUS_SYNTH " "Kernel: Generating kernel \"kernel\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870479603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCL: Starting RTL generation for module 'kernel_SCL' " "SCL: Starting RTL generation for module 'kernel_SCL'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870489389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCL:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_SCL --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0002_SCL_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0002_SCL_gen//kernel_SCL_component_configuration.pl  --do_build_sim=0  \] " "SCL:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_SCL --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0002_SCL_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0002_SCL_gen//kernel_SCL_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870489390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCL: Done RTL generation for module 'kernel_SCL' " "SCL: Done RTL generation for module 'kernel_SCL'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCL: \"kernel\" instantiated altera_avalon_pio \"SCL\" " "SCL: \"kernel\" instantiated altera_avalon_pio \"SCL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDA: Starting RTL generation for module 'kernel_SDA' " "SDA: Starting RTL generation for module 'kernel_SDA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDA:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_SDA --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0003_SDA_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0003_SDA_gen//kernel_SDA_component_configuration.pl  --do_build_sim=0  \] " "SDA:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_SDA --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0003_SDA_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0003_SDA_gen//kernel_SDA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDA: Done RTL generation for module 'kernel_SDA' " "SDA: Done RTL generation for module 'kernel_SDA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDA: \"kernel\" instantiated altera_avalon_pio \"SDA\" " "SDA: \"kernel\" instantiated altera_avalon_pio \"SDA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alarm_select: Starting RTL generation for module 'kernel_alarm_select' " "Alarm_select: Starting RTL generation for module 'kernel_alarm_select'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alarm_select:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_alarm_select --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0004_alarm_select_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0004_alarm_select_gen//kernel_alarm_select_component_configuration.pl  --do_build_sim=0  \] " "Alarm_select:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_alarm_select --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0004_alarm_select_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0004_alarm_select_gen//kernel_alarm_select_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alarm_select: Done RTL generation for module 'kernel_alarm_select' " "Alarm_select: Done RTL generation for module 'kernel_alarm_select'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alarm_select: \"kernel\" instantiated altera_avalon_pio \"alarm_select\" " "Alarm_select: \"kernel\" instantiated altera_avalon_pio \"alarm_select\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash: Starting RTL generation for module 'kernel_epcs_flash' " "Epcs_flash: Starting RTL generation for module 'kernel_epcs_flash'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=kernel_epcs_flash --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0005_epcs_flash_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0005_epcs_flash_gen//kernel_epcs_flash_component_configuration.pl  --do_build_sim=0  \] " "Epcs_flash:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=kernel_epcs_flash --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0005_epcs_flash_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0005_epcs_flash_gen//kernel_epcs_flash_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870490675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash: Done RTL generation for module 'kernel_epcs_flash' " "Epcs_flash: Done RTL generation for module 'kernel_epcs_flash'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870491051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash: \"kernel\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash\" " "Epcs_flash: \"kernel\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870491215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'kernel_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'kernel_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870491421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=kernel_jtag_uart --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0006_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0006_jtag_uart_gen//kernel_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=kernel_jtag_uart --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0006_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0006_jtag_uart_gen//kernel_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870491422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'kernel_jtag_uart' " "Jtag_uart: Done RTL generation for module 'kernel_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870491815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"kernel\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"kernel\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870491900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Laser_fifo: Starting RTL generation for module 'kernel_laser_fifo' " "Laser_fifo: Starting RTL generation for module 'kernel_laser_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870491932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Laser_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_laser_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0007_laser_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0007_laser_fifo_gen//kernel_laser_fifo_component_configuration.pl  --do_build_sim=0  \] " "Laser_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_laser_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0007_laser_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0007_laser_fifo_gen//kernel_laser_fifo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870491933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Laser_fifo: Done RTL generation for module 'kernel_laser_fifo' " "Laser_fifo: Done RTL generation for module 'kernel_laser_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Laser_fifo: \"kernel\" instantiated altera_avalon_fifo \"laser_fifo\" " "Laser_fifo: \"kernel\" instantiated altera_avalon_fifo \"laser_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_timer: Starting RTL generation for module 'kernel_led_timer' " "Led_timer: Starting RTL generation for module 'kernel_led_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_timer:   Generation command is \[exec F:/altera/quartus/bin64//perl/bin/perl.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_led_timer --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0008_led_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0008_led_timer_gen//kernel_led_timer_component_configuration.pl  --do_build_sim=0  \] " "Led_timer:   Generation command is \[exec F:/altera/quartus/bin64//perl/bin/perl.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_led_timer --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0008_led_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0008_led_timer_gen//kernel_led_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_timer: Done RTL generation for module 'kernel_led_timer' " "Led_timer: Done RTL generation for module 'kernel_led_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_timer: \"kernel\" instantiated altera_avalon_timer \"led_timer\" " "Led_timer: \"kernel\" instantiated altera_avalon_timer \"led_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"kernel\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"kernel\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'kernel_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'kernel_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=kernel_onchip_memory --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0009_onchip_memory_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0009_onchip_memory_gen//kernel_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=kernel_onchip_memory --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0009_onchip_memory_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0009_onchip_memory_gen//kernel_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870492801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'kernel_onchip_memory' " "Onchip_memory: Done RTL generation for module 'kernel_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870493611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"kernel\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"kernel\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870493666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Protocol_fifo: Starting RTL generation for module 'kernel_protocol_fifo' " "Protocol_fifo: Starting RTL generation for module 'kernel_protocol_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870493748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Protocol_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_protocol_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0010_protocol_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0010_protocol_fifo_gen//kernel_protocol_fifo_component_configuration.pl  --do_build_sim=0  \] " "Protocol_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_protocol_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0010_protocol_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0010_protocol_fifo_gen//kernel_protocol_fifo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870493749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Protocol_fifo: Done RTL generation for module 'kernel_protocol_fifo' " "Protocol_fifo: Done RTL generation for module 'kernel_protocol_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Protocol_fifo: \"kernel\" instantiated altera_avalon_fifo \"protocol_fifo\" " "Protocol_fifo: \"kernel\" instantiated altera_avalon_fifo \"protocol_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spiwr_fifo: Starting RTL generation for module 'kernel_spiwr_fifo' " "Spiwr_fifo: Starting RTL generation for module 'kernel_spiwr_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spiwr_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_spiwr_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0011_spiwr_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0011_spiwr_fifo_gen//kernel_spiwr_fifo_component_configuration.pl  --do_build_sim=0  \] " "Spiwr_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_spiwr_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0011_spiwr_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0011_spiwr_fifo_gen//kernel_spiwr_fifo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spiwr_fifo: Done RTL generation for module 'kernel_spiwr_fifo' " "Spiwr_fifo: Done RTL generation for module 'kernel_spiwr_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spiwr_fifo: \"kernel\" instantiated altera_avalon_fifo \"spiwr_fifo\" " "Spiwr_fifo: \"kernel\" instantiated altera_avalon_fifo \"spiwr_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"kernel\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"kernel\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "W5500_int: Starting RTL generation for module 'kernel_w5500_int' " "W5500_int: Starting RTL generation for module 'kernel_w5500_int'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "W5500_int:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_w5500_int --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0013_w5500_int_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0013_w5500_int_gen//kernel_w5500_int_component_configuration.pl  --do_build_sim=0  \] " "W5500_int:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_w5500_int --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0013_w5500_int_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0013_w5500_int_gen//kernel_w5500_int_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "W5500_int: Done RTL generation for module 'kernel_w5500_int' " "W5500_int: Done RTL generation for module 'kernel_w5500_int'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "W5500_int: \"kernel\" instantiated altera_avalon_pio \"w5500_int\" " "W5500_int: \"kernel\" instantiated altera_avalon_pio \"w5500_int\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Watchdog: Starting RTL generation for module 'kernel_watchdog' " "Watchdog: Starting RTL generation for module 'kernel_watchdog'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Watchdog:   Generation command is \[exec F:/altera/quartus/bin64//perl/bin/perl.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_watchdog --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0014_watchdog_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0014_watchdog_gen//kernel_watchdog_component_configuration.pl  --do_build_sim=0  \] " "Watchdog:   Generation command is \[exec F:/altera/quartus/bin64//perl/bin/perl.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_watchdog --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0014_watchdog_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0014_watchdog_gen//kernel_watchdog_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Watchdog: Done RTL generation for module 'kernel_watchdog' " "Watchdog: Done RTL generation for module 'kernel_watchdog'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Watchdog: \"kernel\" instantiated altera_avalon_timer \"watchdog\" " "Watchdog: \"kernel\" instantiated altera_avalon_timer \"watchdog\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870494765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870498934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870499998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870500104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870500214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870500322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870500419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"kernel\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"kernel\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870502899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"kernel\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"kernel\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870502925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"kernel\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"kernel\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870502999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'kernel_nios2_cpu' " "Cpu: Starting RTL generation for module 'kernel_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870503024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec F:/altera/quartus/bin64//eperlcmd.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=kernel_nios2_cpu --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0017_cpu_gen/ --quartus_bindir=F:/altera/quartus/bin64/ --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0017_cpu_gen//kernel_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec F:/altera/quartus/bin64//eperlcmd.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=kernel_nios2_cpu --dir=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0017_cpu_gen/ --quartus_bindir=F:/altera/quartus/bin64/ --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8181_8188355708690573581.dir/0017_cpu_gen//kernel_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870503024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:04 (*) Starting Nios II generation " "Cpu: # 2019.10.12 16:55:04 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:04 (*)   Checking for plaintext license. " "Cpu: # 2019.10.12 16:55:04 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:10 (*)   Plaintext license not found. " "Cpu: # 2019.10.12 16:55:10 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:10 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.10.12 16:55:10 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:12 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2019.10.12 16:55:12 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:12 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.10.12 16:55:12 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:12 (*)   Creating all objects for CPU " "Cpu: # 2019.10.12 16:55:12 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:12 (*)     Testbench " "Cpu: # 2019.10.12 16:55:12 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:12 (*)     Instruction decoding " "Cpu: # 2019.10.12 16:55:12 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:12 (*)       Instruction fields " "Cpu: # 2019.10.12 16:55:12 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:12 (*)       Instruction decodes " "Cpu: # 2019.10.12 16:55:12 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:13 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.10.12 16:55:13 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:13 (*)       Instruction controls " "Cpu: # 2019.10.12 16:55:13 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:13 (*)     Pipeline frontend " "Cpu: # 2019.10.12 16:55:13 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:13 (*)     Pipeline backend " "Cpu: # 2019.10.12 16:55:13 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:14 (*)   Generating RTL from CPU objects " "Cpu: # 2019.10.12 16:55:14 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:15 (*)   Creating encrypted RTL " "Cpu: # 2019.10.12 16:55:15 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.10.12 16:55:18 (*) Done Nios II generation " "Cpu: # 2019.10.12 16:55:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'kernel_nios2_cpu' " "Cpu: Done RTL generation for module 'kernel_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870518981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_instruction_master_limiter\" " "Nios2_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel: Done \"kernel\" with 39 modules, 59 files " "Kernel: Done \"kernel\" with 39 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870519819 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "kernel.qsys " "Finished elaborating Platform Designer system entity \"kernel.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570870522093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/div_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/div_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_16 " "Found entity 1: div_16" {  } { { "../hdl/scanner/IP/div_16.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/div_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/da_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/da_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_adjust " "Found entity 1: da_adjust" {  } { { "../hdl/scanner/distance/da_adjust.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/zero_revise.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/zero_revise.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_revise " "Found entity 1: zero_revise" {  } { { "../hdl/calc_distance/hdl/zero_revise.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/zero_revise.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/zero_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/zero_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_distance " "Found entity 1: zero_distance" {  } { { "../hdl/calc_distance/hdl/zero_distance.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/zero_distance.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/dust_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/dust_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dust_alarm " "Found entity 1: dust_alarm" {  } { { "../hdl/calc_distance/hdl/dust_alarm.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/dust_alarm.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/mult_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/mult_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_div " "Found entity 1: mult_div" {  } { { "../hdl/scanner/distance/mult_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/mult_div.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "../hdl/calc_distance/hdl/data_select.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/data_select.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/degree_info.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/degree_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 degree_info " "Found entity 1: degree_info" {  } { { "../hdl/motor/src/degree_info.v" "" { Text "E:/work/SingleScan/hdl/motor/src/degree_info.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522551 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/p2s.v " "Can't analyze file -- file ../hdl/scanner/p2s.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/ip/mod10/mod10.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/ip/mod10/mod10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod10 " "Found entity 1: mod10" {  } { { "../hdl/calc_distance/ip/mod10/mod10.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/ip/mod10/mod10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/ip/grid_ram/grid_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/ip/grid_ram/grid_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_ram " "Found entity 1: grid_ram" {  } { { "../hdl/calc_distance/ip/grid_ram/grid_ram.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/ip/grid_ram/grid_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/grid_statistical.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/grid_statistical.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_statistical " "Found entity 1: grid_statistical" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/grid_division.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/grid_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_division " "Found entity 1: grid_division" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/calc_distance_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/calc_distance_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_distance_top " "Found entity 1: calc_distance_top" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/laser_send_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/laser_send_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 laser_send_top " "Found entity 1: laser_send_top" {  } { { "../hdl/laser_send_top.v" "" { Text "E:/work/SingleScan/hdl/laser_send_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522573 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/quartus/pll.v " "Can't analyze file -- file ../test/nios_test/quartus/pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522575 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart/src/uart.v " "Can't analyze file -- file ../test/nios_test/src/uart/src/uart.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522577 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart/src/tx_part.v " "Can't analyze file -- file ../test/nios_test/src/uart/src/tx_part.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522579 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart/src/rx_part.v " "Can't analyze file -- file ../test/nios_test/src/uart/src/rx_part.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522580 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart2stream.v " "Can't analyze file -- file ../test/nios_test/src/uart2stream.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522582 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart2fifo.v " "Can't analyze file -- file ../test/nios_test/src/uart2fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522584 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/stream2uart.v " "Can't analyze file -- file ../test/nios_test/src/stream2uart.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522586 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/nios_test_top.v " "Can't analyze file -- file ../test/nios_test/src/nios_test_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ranging_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ranging_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ranging_distance " "Found entity 1: Ranging_distance" {  } { { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/pll/pll_250.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/pll/pll_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_250 " "Found entity 1: pll_250" {  } { { "../ip/pll/pll_250.v" "" { Text "E:/work/SingleScan/ip/pll/pll_250.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/compa_value.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/compa_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 compa_value " "Found entity 1: compa_value" {  } { { "../hdl/scanner/compa_value.v" "" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/tem_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/tem_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 tem_adjust " "Found entity 1: tem_adjust" {  } { { "../hdl/scanner/distance/tem_adjust.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/tem_adjust.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522598 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/delay_da.v " "Can't analyze file -- file ../hdl/scanner/delay_da.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core_t " "Found entity 1: spi_master_core_t" {  } { { "../hdl/scanner/adt7031_drive/src/spi_master_core_t.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/high_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/high_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 high_v " "Found entity 1: high_v" {  } { { "../hdl/scanner/adt7031_drive/src/high_v.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/high_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/cal_tem.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/cal_tem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_tem " "Found entity 1: cal_tem" {  } { { "../hdl/scanner/adt7031_drive/src/cal_tem.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/cal_tem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/adt7301_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/adt7301_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 adt7301_top " "Found entity 1: adt7301_top" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/adt7301_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/adt7301_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 adt7301_core " "Found entity 1: adt7301_core" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_core.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522613 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/trip_point.v " "Can't analyze file -- file ../hdl/scanner/trip_point.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522615 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/zero_sub.v " "Can't analyze file -- file ../hdl/scanner/zero_sub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/mul_p.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/mul_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_p " "Found entity 1: mul_p" {  } { { "../hdl/scanner/IP/mul_p.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_p.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522619 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/average_value.v " "Can't analyze file -- file ../hdl/scanner/average_value.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/compare_region.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/compare_region.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_region " "Found entity 1: compare_region" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5328_top " "Found entity 1: ad5328_top" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5328_drive " "Found entity 1: ad5328_drive" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_drive.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_drive.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldac_n LDAC_N ad5328_core.v(22) " "Verilog HDL Declaration information at ad5328_core.v(22): object \"ldac_n\" differs only in case from object \"LDAC_N\" in the same scope" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870522628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIV_CNT div_cnt ad5328_core.v(27) " "Verilog HDL Declaration information at ad5328_core.v(27): object \"DIV_CNT\" differs only in case from object \"div_cnt\" in the same scope" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870522643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5328_core " "Found entity 1: ad5328_core" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5302_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5302_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5302_top " "Found entity 1: ad5302_top" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5302_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5302_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5302_core " "Found entity 1: ad5302_core" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_core.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522648 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/distance/data_select.v " "Can't analyze file -- file ../hdl/distance/data_select.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/move_average.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/move_average.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_average " "Found entity 1: move_average" {  } { { "../hdl/motor/src/move_average.v" "" { Text "E:/work/SingleScan/hdl/motor/src/move_average.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/test_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/test_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_data " "Found entity 1: test_data" {  } { { "../hdl/test_data.v" "" { Text "E:/work/SingleScan/hdl/test_data.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/motor_info.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/motor_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_info " "Found entity 1: motor_info" {  } { { "../hdl/motor/src/motor_info.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_info.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY angle_valid.v(67) " "Verilog HDL Declaration information at angle_valid.v(67): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "../hdl/motor/src/angle_valid.v" "" { Text "E:/work/SingleScan/hdl/motor/src/angle_valid.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870522657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/angle_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/angle_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle_valid " "Found entity 1: angle_valid" {  } { { "../hdl/motor/src/angle_valid.v" "" { Text "E:/work/SingleScan/hdl/motor/src/angle_valid.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/remove_noise/RE_noise.v " "Can't analyze file -- file ../hdl/scanner/remove_noise/RE_noise.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/recv/recv_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/recv/recv_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_module " "Found entity 1: recv_module" {  } { { "../hdl/scanner/recv/recv_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/recv/recv_module.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/t_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/t_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_fifo " "Found entity 1: t_fifo" {  } { { "../hdl/scanner/IP/t_fifo.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/t_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/mul_z.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/mul_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_z " "Found entity 1: mul_z" {  } { { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "../hdl/scanner/IP/mul.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/all_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/all_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_fifo " "Found entity 1: all_fifo" {  } { { "../hdl/scanner/IP/all_fifo.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/all_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522670 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/distance/zero_module.v " "Can't analyze file -- file ../hdl/scanner/distance/zero_module.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/distance/RE_noise.v " "Can't analyze file -- file ../hdl/scanner/distance/RE_noise.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "peak_div.v(105) " "Verilog HDL information at peak_div.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570870522676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/peak_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/peak_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 peak_div " "Found entity 1: peak_div" {  } { { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/parallel_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/parallel_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "../hdl/scanner/distance/parallel_serial.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/parallel_serial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/max_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/max_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_distance " "Found entity 1: max_distance" {  } { { "../hdl/scanner/distance/max_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/max_distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/final_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/final_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_diatance " "Found entity 1: final_diatance" {  } { { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/distance_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/distance_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_module " "Found entity 1: distance_module" {  } { { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522686 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adjust_distance.v(67) " "Verilog HDL information at adjust_distance.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570870522688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/adjust_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/adjust_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjust_distance " "Found entity 1: adjust_distance" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/calc_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/calc_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_distance " "Found entity 1: calc_distance" {  } { { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522691 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/distance/wr_distance.v " "Can't analyze file -- file ../hdl/distance/wr_distance.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522692 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/distance/search_target_pos.v " "Can't analyze file -- file ../hdl/distance/search_target_pos.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/send_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/send_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_test " "Found entity 1: send_test" {  } { { "../hdl/send_test.v" "" { Text "E:/work/SingleScan/hdl/send_test.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/spi_master_core/src/spi_master_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/spi_master_core/src/spi_master_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core " "Found entity 1: spi_master_core" {  } { { "../hdl/spi_master_core/src/spi_master_core.v" "" { Text "E:/work/SingleScan/hdl/spi_master_core/src/spi_master_core.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/pwm_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/pwm_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_drive " "Found entity 1: pwm_drive" {  } { { "../hdl/motor/src/pwm_drive.v" "" { Text "E:/work/SingleScan/hdl/motor/src/pwm_drive.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/motor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/motor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_top " "Found entity 1: motor_top" {  } { { "../hdl/motor/src/motor_top.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/filter_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/filter_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_signal " "Found entity 1: filter_signal" {  } { { "../hdl/motor/src/filter_signal.v" "" { Text "E:/work/SingleScan/hdl/motor/src/filter_signal.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_CNT time_cnt feed.v(61) " "Verilog HDL Declaration information at feed.v(61): object \"TIME_CNT\" differs only in case from object \"time_cnt\" in the same scope" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870522705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/feed.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/feed.v" { { "Info" "ISGN_ENTITY_NAME" "1 feed " "Found entity 1: feed" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_len READ_LEN fifo2spi_bridge_top.v(37) " "Verilog HDL Declaration information at fifo2spi_bridge_top.v(37): object \"read_len\" differs only in case from object \"READ_LEN\" in the same scope" {  } { { "../hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" "" { Text "E:/work/SingleScan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870522708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2spi_bridge_top " "Found entity 1: fifo2spi_bridge_top" {  } { { "../hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" "" { Text "E:/work/SingleScan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522709 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/distance/algo_top.v " "Can't analyze file -- file ../hdl/distance/algo_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570870522711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/pos_fifo/pos_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/pos_fifo/pos_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_fifo " "Found entity 1: pos_fifo" {  } { { "../ip/pos_fifo/pos_fifo.v" "" { Text "E:/work/SingleScan/ip/pos_fifo/pos_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/mul/mul_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/mul/mul_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_ip " "Found entity 1: mul_ip" {  } { { "../ip/mul/mul_ip.v" "" { Text "E:/work/SingleScan/ip/mul/mul_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/div_distance/div_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/div_distance/div_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_distance " "Found entity 1: div_distance" {  } { { "../ip/div_distance/div_distance.v" "" { Text "E:/work/SingleScan/ip/div_distance/div_distance.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/altgx/altgx.v 2 2 " "Found 2 design units, including 2 entities, in source file /work/singlescan/ip/altgx/altgx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTGX_alt_c3gxb " "Found entity 1: ALTGX_alt_c3gxb" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522907 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTGX " "Found entity 2: ALTGX" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 900 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_LEN data_len upload_module.v(31) " "Verilog HDL Declaration information at upload_module.v(31): object \"DATA_LEN\" differs only in case from object \"data_len\" in the same scope" {  } { { "../hdl/upload_module.v" "" { Text "E:/work/SingleScan/hdl/upload_module.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870522909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/upload_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/upload_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 upload_module " "Found entity 1: upload_module" {  } { { "../hdl/upload_module.v" "" { Text "E:/work/SingleScan/hdl/upload_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "update2nios.v(202) " "Verilog HDL information at update2nios.v(202): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570870522913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/update2nios.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/update2nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 update2nios " "Found entity 1: update2nios" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/singlescan.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/singlescan.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleScan " "Found entity 1: SingleScan" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/send_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/send_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_data " "Found entity 1: send_data" {  } { { "../hdl/send_data.v" "" { Text "E:/work/SingleScan/hdl/send_data.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/rst_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/rst_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rst_module " "Found entity 1: rst_module" {  } { { "../hdl/rst_module.v" "" { Text "E:/work/SingleScan/hdl/rst_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/pos_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/pos_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_buffer " "Found entity 1: pos_buffer" {  } { { "../hdl/pos_buffer.v" "" { Text "E:/work/SingleScan/hdl/pos_buffer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/gx_rst_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/gx_rst_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 gx_rst_ctrl " "Found entity 1: gx_rst_ctrl" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/generate_send_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/generate_send_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_pulse " "Found entity 1: generate_pulse" {  } { { "../hdl/generate_send_enable.v" "" { Text "E:/work/SingleScan/hdl/generate_send_enable.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "offset OFFSET cycle_ctrl.v(27) " "Verilog HDL Declaration information at cycle_ctrl.v(27): object \"offset\" differs only in case from object \"OFFSET\" in the same scope" {  } { { "../hdl/cycle_ctrl.v" "" { Text "E:/work/SingleScan/hdl/cycle_ctrl.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870522937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/cycle_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/cycle_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_ctrl " "Found entity 1: cycle_ctrl" {  } { { "../hdl/cycle_ctrl.v" "" { Text "E:/work/SingleScan/hdl/cycle_ctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/command_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/command_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_module " "Found entity 1: command_module" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/altgx_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/altgx_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 altgx_drive " "Found entity 1: altgx_drive" {  } { { "../hdl/altgx_drive.v" "" { Text "E:/work/SingleScan/hdl/altgx_drive.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/fifo_4096x20bit/fifo_4096x20bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/fifo_4096x20bit/fifo_4096x20bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_4096x20bit " "Found entity 1: fifo_4096x20bit" {  } { { "../ip/fifo_4096x20bit/fifo_4096x20bit.v" "" { Text "E:/work/SingleScan/ip/fifo_4096x20bit/fifo_4096x20bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/div_12bit_12/div_12bit_12.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/div_12bit_12/div_12bit_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_12bit_12 " "Found entity 1: div_12bit_12" {  } { { "../ip/div_12bit_12/div_12bit_12.v" "" { Text "E:/work/SingleScan/ip/div_12bit_12/div_12bit_12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/ram_1024x18bit/ram_1024x18bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/ram_1024x18bit/ram_1024x18bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1024x18bit " "Found entity 1: ram_1024x18bit" {  } { { "../ip/ram_1024x18bit/ram_1024x18bit.v" "" { Text "E:/work/SingleScan/ip/ram_1024x18bit/ram_1024x18bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/pll/pll_100m.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/pll/pll_100m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100m " "Found entity 1: pll_100m" {  } { { "../ip/pll/pll_100m.v" "" { Text "E:/work/SingleScan/ip/pll/pll_100m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/ip/mod_degree.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/ip/mod_degree.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_degree " "Found entity 1: mod_degree" {  } { { "../hdl/motor/ip/mod_degree.v" "" { Text "E:/work/SingleScan/hdl/motor/ip/mod_degree.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/test/adjust_distance_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/test/adjust_distance_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjust_distance_tb " "Found entity 1: adjust_distance_tb" {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel " "Found entity 1: kernel" {  } { { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/kernel/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/kernel/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522973 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/kernel/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/kernel/submodules/altera_merlin_master_agent.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/kernel/submodules/altera_merlin_master_translator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522981 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/kernel/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/kernel/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/kernel/submodules/altera_reset_synchronizer.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_SCL " "Found entity 1: kernel_SCL" {  } { { "db/ip/kernel/submodules/kernel_scl.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_SDA " "Found entity 1: kernel_SDA" {  } { { "db/ip/kernel/submodules/kernel_sda.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_alarm_select.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_alarm_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_alarm_select " "Found entity 1: kernel_alarm_select" {  } { { "db/ip/kernel/submodules/kernel_alarm_select.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_alarm_select.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870522997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870522997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_epcs_flash.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_epcs_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_epcs_flash_sub " "Found entity 1: kernel_epcs_flash_sub" {  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523000 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_epcs_flash " "Found entity 2: kernel_epcs_flash" {  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_irq_mapper " "Found entity 1: kernel_irq_mapper" {  } { { "db/ip/kernel/submodules/kernel_irq_mapper.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/kernel/submodules/kernel_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_jtag_uart_sim_scfifo_w " "Found entity 1: kernel_jtag_uart_sim_scfifo_w" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523006 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_jtag_uart_scfifo_w " "Found entity 2: kernel_jtag_uart_scfifo_w" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523006 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_jtag_uart_sim_scfifo_r " "Found entity 3: kernel_jtag_uart_sim_scfifo_r" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523006 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_jtag_uart_scfifo_r " "Found entity 4: kernel_jtag_uart_scfifo_r" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523006 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_jtag_uart " "Found entity 5: kernel_jtag_uart" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_laser_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/kernel/submodules/kernel_laser_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_laser_fifo_single_clock_fifo " "Found entity 1: kernel_laser_fifo_single_clock_fifo" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523011 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_laser_fifo_scfifo_with_controls " "Found entity 2: kernel_laser_fifo_scfifo_with_controls" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523011 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_laser_fifo_map_avalonst_to_avalonmm " "Found entity 3: kernel_laser_fifo_map_avalonst_to_avalonmm" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523011 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_laser_fifo " "Found entity 4: kernel_laser_fifo" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_led_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_led_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_led_timer " "Found entity 1: kernel_led_timer" {  } { { "db/ip/kernel/submodules/kernel_led_timer.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0 " "Found entity 1: kernel_mm_interconnect_0" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_demux " "Found entity 1: kernel_mm_interconnect_0_cmd_demux" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_demux_001 " "Found entity 1: kernel_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_mux " "Found entity 1: kernel_mm_interconnect_0_cmd_mux" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_mux_001 " "Found entity 1: kernel_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870523040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870523040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_default_decode" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523043 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router " "Found entity 2: kernel_mm_interconnect_0_router" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870523043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870523043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_001_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523045 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_001 " "Found entity 2: kernel_mm_interconnect_0_router_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870523046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870523046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_002_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523048 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_002 " "Found entity 2: kernel_mm_interconnect_0_router_002" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870523049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570870523049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_003_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523051 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_003 " "Found entity 2: kernel_mm_interconnect_0_router_003" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_demux " "Found entity 1: kernel_mm_interconnect_0_rsp_demux" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_demux_001 " "Found entity 1: kernel_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_mux " "Found entity 1: kernel_mm_interconnect_0_rsp_mux" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_mux_001 " "Found entity 1: kernel_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2 " "Found entity 1: kernel_nios2" {  } { { "db/ip/kernel/submodules/kernel_nios2.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_ic_data_module " "Found entity 1: kernel_nios2_cpu_ic_data_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_nios2_cpu_ic_tag_module " "Found entity 2: kernel_nios2_cpu_ic_tag_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_nios2_cpu_bht_module " "Found entity 3: kernel_nios2_cpu_bht_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_nios2_cpu_register_bank_a_module " "Found entity 4: kernel_nios2_cpu_register_bank_a_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_nios2_cpu_register_bank_b_module " "Found entity 5: kernel_nios2_cpu_register_bank_b_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "6 kernel_nios2_cpu_nios2_oci_debug " "Found entity 6: kernel_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "7 kernel_nios2_cpu_nios2_oci_break " "Found entity 7: kernel_nios2_cpu_nios2_oci_break" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "8 kernel_nios2_cpu_nios2_oci_xbrk " "Found entity 8: kernel_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "9 kernel_nios2_cpu_nios2_oci_dbrk " "Found entity 9: kernel_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "10 kernel_nios2_cpu_nios2_oci_itrace " "Found entity 10: kernel_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "11 kernel_nios2_cpu_nios2_oci_td_mode " "Found entity 11: kernel_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "12 kernel_nios2_cpu_nios2_oci_dtrace " "Found entity 12: kernel_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "13 kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "14 kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "15 kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "16 kernel_nios2_cpu_nios2_oci_fifo " "Found entity 16: kernel_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "17 kernel_nios2_cpu_nios2_oci_pib " "Found entity 17: kernel_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "18 kernel_nios2_cpu_nios2_oci_im " "Found entity 18: kernel_nios2_cpu_nios2_oci_im" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "19 kernel_nios2_cpu_nios2_performance_monitors " "Found entity 19: kernel_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "20 kernel_nios2_cpu_nios2_avalon_reg " "Found entity 20: kernel_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "21 kernel_nios2_cpu_ociram_sp_ram_module " "Found entity 21: kernel_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "22 kernel_nios2_cpu_nios2_ocimem " "Found entity 22: kernel_nios2_cpu_nios2_ocimem" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "23 kernel_nios2_cpu_nios2_oci " "Found entity 23: kernel_nios2_cpu_nios2_oci" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""} { "Info" "ISGN_ENTITY_NAME" "24 kernel_nios2_cpu " "Found entity 24: kernel_nios2_cpu" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_sysclk " "Found entity 1: kernel_nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_tck " "Found entity 1: kernel_nios2_cpu_debug_slave_tck" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_wrapper " "Found entity 1: kernel_nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_mult_cell " "Found entity 1: kernel_nios2_cpu_mult_cell" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_test_bench " "Found entity 1: kernel_nios2_cpu_test_bench" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_onchip_memory " "Found entity 1: kernel_onchip_memory" {  } { { "db/ip/kernel/submodules/kernel_onchip_memory.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_protocol_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/kernel/submodules/kernel_protocol_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_protocol_fifo_single_clock_fifo " "Found entity 1: kernel_protocol_fifo_single_clock_fifo" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523703 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_protocol_fifo_scfifo_with_controls " "Found entity 2: kernel_protocol_fifo_scfifo_with_controls" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523703 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_protocol_fifo_map_avalonmm_to_avalonst " "Found entity 3: kernel_protocol_fifo_map_avalonmm_to_avalonst" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523703 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_protocol_fifo " "Found entity 4: kernel_protocol_fifo" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_spiwr_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/kernel/submodules/kernel_spiwr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_spiwr_fifo_single_clock_fifo " "Found entity 1: kernel_spiwr_fifo_single_clock_fifo" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523708 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_spiwr_fifo_scfifo_with_controls " "Found entity 2: kernel_spiwr_fifo_scfifo_with_controls" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523708 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_spiwr_fifo_map_avalonmm_to_avalonst " "Found entity 3: kernel_spiwr_fifo_map_avalonmm_to_avalonst" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523708 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_spiwr_fifo " "Found entity 4: kernel_spiwr_fifo" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_sysid " "Found entity 1: kernel_sysid" {  } { { "db/ip/kernel/submodules/kernel_sysid.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_w5500_int.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_w5500_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_w5500_int " "Found entity 1: kernel_w5500_int" {  } { { "db/ip/kernel/submodules/kernel_w5500_int.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_w5500_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_watchdog " "Found entity 1: kernel_watchdog" {  } { { "db/ip/kernel/submodules/kernel_watchdog.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_watchdog.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570870523714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870523714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked laser_send_top.v(31) " "Verilog HDL Implicit Net warning at laser_send_top.v(31): created implicit net for \"locked\"" {  } { { "../hdl/laser_send_top.v" "" { Text "E:/work/SingleScan/hdl/laser_send_top.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ldac_n ad5302_top.v(38) " "Verilog HDL Implicit Net warning at ad5302_top.v(38): created implicit net for \"ldac_n\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync_n ad5302_top.v(39) " "Verilog HDL Implicit Net warning at ad5302_top.v(39): created implicit net for \"sync_n\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sclk ad5302_top.v(40) " "Verilog HDL Implicit Net warning at ad5302_top.v(40): created implicit net for \"sclk\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout ad5302_top.v(41) " "Verilog HDL Implicit Net warning at ad5302_top.v(41): created implicit net for \"dout\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "feed_valid motor_top.v(112) " "Verilog HDL Implicit Net warning at motor_top.v(112): created implicit net for \"feed_valid\"" {  } { { "../hdl/motor/src/motor_top.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked SingleScan.v(176) " "Verilog HDL Implicit Net warning at SingleScan.v(176): created implicit net for \"locked\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_reset gx_rst_ctrl.v(26) " "Verilog HDL Implicit Net warning at gx_rst_ctrl.v(26): created implicit net for \"pll_reset\"" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_freqlocked altgx_drive.v(69) " "Verilog HDL Implicit Net warning at altgx_drive.v(69): created implicit net for \"rx_freqlocked\"" {  } { { "../hdl/altgx_drive.v" "" { Text "E:/work/SingleScan/hdl/altgx_drive.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1570870523715 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rst_n adjust_distance_tb.v(49) " "Verilog HDL error at adjust_distance_tb.v(49): object \"rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rst_n adjust_distance_tb.v(50) " "Verilog HDL error at adjust_distance_tb.v(50): object \"rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i adjust_distance_tb.v(75) " "Verilog HDL error at adjust_distance_tb.v(75): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i adjust_distance_tb.v(78) " "Verilog HDL error at adjust_distance_tb.v(78): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i adjust_distance_tb.v(82) " "Verilog HDL error at adjust_distance_tb.v(82): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i adjust_distance_tb.v(86) " "Verilog HDL error at adjust_distance_tb.v(86): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i adjust_distance_tb.v(90) " "Verilog HDL error at adjust_distance_tb.v(90): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 90 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i adjust_distance_tb.v(94) " "Verilog HDL error at adjust_distance_tb.v(94): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 94 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i adjust_distance_tb.v(99) " "Verilog HDL error at adjust_distance_tb.v(99): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../test/adjust_distance_tb.v" "" { Text "E:/work/SingleScan/test/adjust_distance_tb.v" 99 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1570870523758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work/SingleScan/fpga_project/output_files/SingleScan.map.smsg " "Generated suppressed messages file E:/work/SingleScan/fpga_project/output_files/SingleScan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870524068 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "750 " "Peak virtual memory: 750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570870524340 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 12 16:55:24 2019 " "Processing ended: Sat Oct 12 16:55:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570870524340 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570870524340 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570870524340 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870524340 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570870526032 ""}
