//This is a module that implements a simple counter using D flip-flops
module counter(d,clk,rst,q);
  input d,clk,rst; //declaring inputs
  output [3:0] q; //declaring output as a 4-bit binary
  reg [3:0] q; //declaring register to store output
  always @(posedge clk, negedge rst) //sequential always block 
    if(rst==0)
      q <= 4'd0; //reset the output to zero 
    else
      q <= q + d; //increment the output by the value of d
 
endmodule //end of module counter