Partition Merge report for DE1_SoC_Computer
Tue Mar 26 15:30:15 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Warnings
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge DSP Block Usage Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Tue Mar 26 15:30:15 2019       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; 24,640 / 32,070 ( 77 % )                    ;
; Total registers                 ; 15856                                       ;
; Total pins                      ; 368 / 457 ( 81 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,468,352 / 4,065,280 ( 61 % )              ;
; Total DSP Blocks                ; 87 / 87 ( 100 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; Source File            ;                                                                                                                                                           ;
; Computer_System:The_System                      ; User-created   ; Post-Fit          ; Post-Fit               ; Computer_System:The_System                                                                                                                                ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; multi_hier                                      ; User-created   ; Source File       ; Source File            ; HexDigit:Digit0, HexDigit:Digit1, HexDigit:Digit2, HexDigit:Digit3                                                                                        ;
; sld_hub:auto_hub                                ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0                  ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                                                                            ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                                                                            ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                       ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                  ; Details ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_CLK                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_PLL:drawingclock|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                              ; N/A     ;
; VGA_Controller:u1|iBlue[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iBlue[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iBlue[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iBlue[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iBlue[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iBlue[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux4~11                                                                                                                                            ; N/A     ;
; VGA_Controller:u1|iBlue[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~10                                                                                                                                            ; N/A     ;
; VGA_Controller:u1|iBlue[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux2~10                                                                                                                                            ; N/A     ;
; VGA_Controller:u1|iBlue[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iBlue[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iGreen[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iGreen[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iGreen[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iGreen[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iGreen[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iGreen[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux1~10                                                                                                                                            ; N/A     ;
; VGA_Controller:u1|iGreen[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux0~10                                                                                                                                            ; N/A     ;
; VGA_Controller:u1|iGreen[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iGreen[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iGreen[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iRed[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iRed[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iRed[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iRed[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iRed[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iRed[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux7~10                                                                                                                                            ; N/A     ;
; VGA_Controller:u1|iRed[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux6~10                                                                                                                                            ; N/A     ;
; VGA_Controller:u1|iRed[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux5~10                                                                                                                                            ; N/A     ;
; VGA_Controller:u1|iRed[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|iRed[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                ; N/A     ;
; VGA_Controller:u1|oCoord_X[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[0]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[1]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[2]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[3]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[6]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[7]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[8]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_X[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_X[9]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[0]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[1]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[2]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[3]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[4]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[5]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[6]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[7]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[8]                                                                                                                      ; N/A     ;
; VGA_Controller:u1|oCoord_Y[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oCoord_Y[9]                                                                                                                      ; N/A     ;
; VGA_PLL:drawingclock|outclk_2                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_PLL:drawingclock|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]                                                              ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_go   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[0].iterator|plot_go~3                                                                                               ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2624 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2625 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2626 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2627 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2628 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2629 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2630 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2631 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2632 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_x[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2633 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2614 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2615 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2616 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2617 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2618 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2619 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2620 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2621 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2622 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|plot_y[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2623 ; N/A     ;
; mandelbrot_iterator:mandelpipe[0].iterator|ready     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[0].iterator|plot_go~3                                                                                               ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_go   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[1].iterator|plot_go~3                                                                                               ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2540 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2541 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2542 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2543 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2544 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2545 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2546 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2547 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2548 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_x[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2549 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2530 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2531 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2532 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2533 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2534 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2535 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2536 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2537 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2538 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|plot_y[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ram_block5a2539 ; N/A     ;
; mandelbrot_iterator:mandelpipe[1].iterator|ready     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mandelbrot_iterator:mandelpipe[1].iterator|plot_go~3                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                ; N/A     ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                          ;
+-------------------------------------------------------+----------------------------+------------------------+
; Port                                                  ; Partition                  ; Info                   ;
+-------------------------------------------------------+----------------------------+------------------------+
; HexDigit:Digit3|num[3]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[2]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[1]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|num[0]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[3]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[2]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[1]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|num[0]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[3]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[2]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[1]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|num[0]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[3]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[2]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[1]                                ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|num[0]                                ; multi_hier                 ; Driven by constant GND ;
; Computer_System:The_System|system_pll_ref_reset_reset ; Computer_System:The_System ; Driven by constant GND ;
; HexDigit:Digit3|segs[5]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[4]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[3]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[2]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[1]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[0]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[5]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[4]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[3]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[2]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[1]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit2|segs[0]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[5]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[4]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[3]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[2]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[1]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit1|segs[0]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[5]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[4]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[3]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[2]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[1]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit0|segs[0]                               ; multi_hier                 ; Driven by constant GND ;
; HexDigit:Digit3|segs[6]                               ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit2|segs[6]                               ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit1|segs[6]                               ; multi_hier                 ; Driven by constant VCC ;
; HexDigit:Digit0|segs[6]                               ; multi_hier                 ; Driven by constant VCC ;
; Computer_System:The_System|sdram_clk_clk              ; Computer_System:The_System ; No fanout              ;
; HexDigit:Digit0|num[0]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[1]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[2]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit0|num[3]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[0]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[1]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[2]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit1|num[3]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[0]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[1]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[2]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit2|num[3]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[0]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[1]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[2]                                ; multi_hier                 ; No fanout              ;
; HexDigit:Digit3|num[3]                                ; multi_hier                 ; No fanout              ;
+-------------------------------------------------------+----------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                                                           ;
+--------------------------------------------------------+------------------------+----------------------------+-------------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                              ; Top                    ; Computer_System:The_System ; Computer_System_ARM_A9_HPS_hps_io_border:border ; multi_hier          ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+--------------------------------------------------------+------------------------+----------------------------+-------------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)            ; 20928 / 32070 ( 65 % ) ; 2586 / 32070 ( 8 % )       ; 18 / 32070 ( < 1 % )                            ; 1 / 32070 ( < 1 % ) ; 63 / 32070 ( < 1 % )  ; 407 / 32070 ( 1 % )            ; 0 / 32070 ( 0 % )              ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                     ; 37986                  ; 4469                       ; 1                                               ; 2                   ; 94                    ; 234                            ; 0                              ;
;     -- 7 input functions                               ; 9                      ; 156                        ; 0                                               ; 0                   ; 1                     ; 1                              ; 0                              ;
;     -- 6 input functions                               ; 7239                   ; 484                        ; 0                                               ; 0                   ; 11                    ; 58                             ; 0                              ;
;     -- 5 input functions                               ; 9367                   ; 709                        ; 0                                               ; 0                   ; 21                    ; 116                            ; 0                              ;
;     -- 4 input functions                               ; 4729                   ; 947                        ; 0                                               ; 0                   ; 20                    ; 13                             ; 0                              ;
;     -- <=3 input functions                             ; 16642                  ; 2173                       ; 1                                               ; 2                   ; 41                    ; 46                             ; 0                              ;
; Memory ALUT usage                                      ; 0                      ; 0                          ; 0                                               ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                 ; 0                      ; 0                          ; 0                                               ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                 ; 0                      ; 0                          ; 0                                               ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; Dedicated logic registers                              ; 11959 / 128280 ( 9 % ) ; 2796 / 128280 ( 2 % )      ; 36 / 128280 ( < 1 % )                           ; 0 / 128280 ( 0 % )  ; 90 / 128280 ( < 1 % ) ; 789 / 128280 ( < 1 % )         ; 0 / 128280 ( 0 % )             ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; I/O pins                                               ; 287                    ; 1                          ; 77                                              ; 0                   ; 0                     ; 0                              ; 3                              ;
; I/O registers                                          ; 50                     ; 0                          ; 136                                             ; 0                   ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                ; 2468352                ; 0                          ; 0                                               ; 0                   ; 0                     ; 0                              ; 0                              ;
; Total block memory implementation bits                 ; 3973120                ; 0                          ; 0                                               ; 0                   ; 0                     ; 0                              ; 0                              ;
; JTAG                                                   ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                             ; 388 / 397 ( 97 % )     ; 0 / 397 ( 0 % )            ; 0 / 397 ( 0 % )                                 ; 0 / 397 ( 0 % )     ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ; 0 / 397 ( 0 % )                ;
; DSP block                                              ; 87 / 87 ( 100 % )      ; 0 / 87 ( 0 % )             ; 0 / 87 ( 0 % )                                  ; 0 / 87 ( 0 % )      ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ; 0 / 87 ( 0 % )                 ;
; DLL                                                    ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )              ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                  ;
; Impedance control block                                ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )              ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O input circuitry                   ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )            ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                  ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )           ; 252 / 1325 ( 19 % )                             ; 0 / 1325 ( 0 % )    ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O output enable circuitry           ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )            ; 4 / 425 ( < 1 % )                               ; 0 / 425 ( 0 % )     ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                  ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )              ; 1 / 8 ( 12 % )                                  ; 0 / 8 ( 0 % )       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                    ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                 ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; Delay chain                                            ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )           ; 124 / 1300 ( 9 % )                              ; 0 / 1300 ( 0 % )    ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                      ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )            ; 40 / 400 ( 10 % )                               ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                  ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )            ; 5 / 400 ( 1 % )                                 ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                   ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )             ; 40 / 36 ( 111 % )                               ; 0 / 36 ( 0 % )      ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                     ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )            ; 46 / 175 ( 26 % )                               ; 0 / 175 ( 0 % )     ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                      ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )            ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; LFIFO                                                  ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                    ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )              ; 2 / 4 ( 50 % )                                  ; 0 / 4 ( 0 % )       ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                   ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                              ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                    ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                     ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                 ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                             ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                            ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )              ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                  ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )            ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )     ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                        ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )              ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                  ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )             ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ; 0 / 25 ( 0 % )                 ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; Connections                                            ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
;     -- Input Connections                               ; 33511                  ; 4311                       ; 82                                              ; 0                   ; 133                   ; 1179                           ; 182                            ;
;     -- Registered Input Connections                    ; 17335                  ; 2800                       ; 0                                               ; 0                   ; 109                   ; 792                            ; 0                              ;
;     -- Output Connections                              ; 301                    ; 15168                      ; 109                                             ; 28                  ; 173                   ; 34                             ; 23585                          ;
;     -- Registered Output Connections                   ; 61                     ; 10004                      ; 0                                               ; 0                   ; 172                   ; 0                              ; 0                              ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; Internal Connections                                   ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
;     -- Total Connections                               ; 240376                 ; 43662                      ; 5583                                            ; 28                  ; 818                   ; 3498                           ; 23795                          ;
;     -- Registered Connections                          ; 92171                  ; 23221                      ; 100                                             ; 0                   ; 637                   ; 2351                           ; 0                              ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; External Connections                                   ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
;     -- Top                                             ; 194                    ; 14989                      ; 51                                              ; 28                  ; 0                     ; 189                            ; 18361                          ;
;     -- Computer_System:The_System                      ; 14989                  ; 2                          ; 0                                               ; 0                   ; 0                     ; 0                              ; 4488                           ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border ; 51                     ; 0                          ; 140                                             ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- multi_hier                                      ; 28                     ; 0                          ; 0                                               ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                                ; 0                      ; 0                          ; 0                                               ; 0                   ; 20                    ; 164                            ; 122                            ;
;     -- sld_signaltap:auto_signaltap_0                  ; 189                    ; 0                          ; 0                                               ; 0                   ; 164                   ; 64                             ; 796                            ;
;     -- hard_block:auto_generated_inst                  ; 18361                  ; 4488                       ; 0                                               ; 0                   ; 122                   ; 796                            ; 0                              ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; Partition Interface                                    ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
;     -- Input Ports                                     ; 47                     ; 15                         ; 12                                              ; 16                  ; 44                    ; 353                            ; 189                            ;
;     -- Output Ports                                    ; 252                    ; 176                        ; 46                                              ; 28                  ; 62                    ; 205                            ; 275                            ;
;     -- Bidir Ports                                     ; 168                    ; 71                         ; 70                                              ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; Registered Ports                                       ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
;     -- Registered Input Ports                          ; 0                      ; 0                          ; 0                                               ; 0                   ; 13                    ; 99                             ; 0                              ;
;     -- Registered Output Ports                         ; 0                      ; 91                         ; 0                                               ; 0                   ; 28                    ; 191                            ; 0                              ;
;                                                        ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
; Port Connectivity                                      ;                        ;                            ;                                                 ;                     ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                       ; 0                      ; 1                          ; 0                                               ; 16                  ; 0                     ; 135                            ; 0                              ;
;     -- Output Ports driven by GND                      ; 0                      ; 0                          ; 0                                               ; 24                  ; 28                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                       ; 0                      ; 0                          ; 0                                               ; 0                   ; 0                     ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC                      ; 0                      ; 0                          ; 0                                               ; 4                   ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                      ; 0                      ; 0                          ; 0                                               ; 0                   ; 24                    ; 98                             ; 0                              ;
;     -- Output Ports with no Source                     ; 0                      ; 0                          ; 0                                               ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                      ; 0                      ; 0                          ; 0                                               ; 16                  ; 29                    ; 112                            ; 15                             ;
;     -- Output Ports with no Fanout                     ; 0                      ; 1                          ; 0                                               ; 0                   ; 29                    ; 193                            ; 0                              ;
+--------------------------------------------------------+------------------------+----------------------------+-------------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+-------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Partition                                       ; Type          ; Location          ; Status                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+-------------------+---------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|av_config_SCLK                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|av_config_SDAT                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Bidir Pad     ; IOPAD_X12_Y81_N0  ; Preserved from Post-Fit or Imported Netlist ;
;     -- Computer_System:The_System|av_config_SDAT~output                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System:The_System                      ; Output Buffer ; IOOBUF_X12_Y81_N2 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit0|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit0|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit0|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit0|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit0|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit0|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit0|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit1|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit1|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit1|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit1|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit1|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit1|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit1|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit2|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit2|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit2|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit2|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit2|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit2|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit2|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit3|segs[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit3|segs[1]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit3|segs[2]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit3|segs[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit3|segs[4]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit3|segs[5]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- HexDigit:Digit3|segs[6]                                                                                                                                                                                                                                                                                                                                                                                                  ; multi_hier                                      ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO09                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[13]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[14]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_cke                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_ck                                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dm[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dm[3]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                             ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_odt                                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO35                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_MDC                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD0                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD1                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD2                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TXD3                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_emac1_inst_TX_CTL                                                                                                                                                                                                                                                                                                                                                               ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_qspi_inst_SS0                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO40                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO41                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO61                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c0_inst_SCL                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c0_inst_SDA                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c1_inst_SCL                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_i2c1_inst_SDA                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO48                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO54                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_gpio_inst_GPIO53                                                                                                                                                                                                                                                                                                                                                                ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_MISO                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_MOSI                                                                                                                                                                                                                                                                                                                                                                 ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_spim1_inst_SS0                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_uart0_inst_TX                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                                                                    ; Computer_System:The_System                      ; Bidir Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a               ;                                             ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Input Port    ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;     -- Computer_System:The_System|hps_io_hps_io_usb1_inst_STP                                                                                                                                                                                                                                                                                                                                                                   ; Computer_System:The_System                      ; Output Port   ; n/a               ;                                             ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a               ;                                             ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced          ; Synthesized                                 ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a               ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.drawingclock_outclk_2                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_go                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_0_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_1_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_2_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_3_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_4_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_5_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_6_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_7_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_8_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_x_9_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_0_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_1_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_2_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_3_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_4_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_5_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_6_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_7_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_8_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_plot_y_9_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_0_.iterator_ready                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_go                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_0_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_1_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_2_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_3_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_4_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_5_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_6_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_7_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_8_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_x_9_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_0_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_1_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_2_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_3_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_4_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_5_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_6_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_7_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_8_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_plot_y_9_                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.mandelpipe_1_.iterator_ready                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_0_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_1_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_2_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_3_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_4_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_5_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_6_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_7_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_8_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iBlue_9_                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_0_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_1_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_2_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_3_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_4_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_5_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_6_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_7_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_8_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iGreen_9_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_0_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_1_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_2_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_3_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_4_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_5_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_6_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_7_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_8_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_iRed_9_                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_0_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_1_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_2_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_3_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_4_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_5_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_6_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_7_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_8_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_X_9_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_0_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_1_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_2_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_3_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_4_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_5_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_6_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_7_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_8_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
; pre_syn.bp.u1_oCoord_Y_9_                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;                   ;                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+-------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 26047                                                                                 ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 42786                                                                                 ;
;     -- 7 input functions                    ; 167                                                                                   ;
;     -- 6 input functions                    ; 7792                                                                                  ;
;     -- 5 input functions                    ; 10213                                                                                 ;
;     -- 4 input functions                    ; 5709                                                                                  ;
;     -- <=3 input functions                  ; 18905                                                                                 ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 15670                                                                                 ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 368                                                                                   ;
; I/O registers                               ; 186                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                     ;
; Total block memory bits                     ; 2468352                                                                               ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 87                                                                                    ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 5                                                                                     ;
;     -- PLLs                                 ; 5                                                                                     ;
;                                             ;                                                                                       ;
; Total DLLs                                  ; 1                                                                                     ;
; Maximum fan-out node                        ; VGA_PLL:drawingclock|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[2] ;
; Maximum fan-out                             ; 15478                                                                                 ;
; Total fan-out                               ; 263976                                                                                ;
; Average fan-out                             ; 4.16                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                          ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; M10K_16k_10:mandelpipe[0].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[10].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[11].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[12].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[13].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[14].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[15].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[16].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[17].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[18].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[19].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[1].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[20].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[21].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[22].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[23].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[24].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[25].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[26].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[27].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[28].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[29].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[2].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[30].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[31].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                              ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[3].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[4].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[5].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[6].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[7].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[8].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; M10K_16k_10:mandelpipe[9].memlol|altsyncram:mem_rtl_0|altsyncram_3al1:auto_generated|ALTSYNCRAM                                               ; M10K block ; Simple Dual Port ; 9600         ; 8            ; 9600         ; 8            ; 76800 ; None ;
; mandelbrot_iterator:mandelpipe[31].iterator|altshift_taps:iter_reg_rtl_0|shift_taps_f2v:auto_generated|altsyncram_n2a1:altsyncram4|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 4            ; 2688         ; 4            ; 2688         ; 10752 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------+
; Partition Merge DSP Block Usage Summary     ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Independent 27x27             ; 87          ;
; Total number of DSP blocks    ; 87          ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 87          ;
+-------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Mar 26 15:29:55 2019
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35006): Using previously generated Fitter netlist for partition "Computer_System:The_System"
Info (35007): Using synthesis netlist for partition "Computer_System_ARM_A9_HPS_hps_io_border:border"
Info (35007): Using synthesis netlist for partition "multi_hier"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 128 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 6 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 29 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 45 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 17 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "Computer_System:The_System|sdram_clk_clk", driven by node "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll", does not drive logic
Warning: OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll. The output clock port on the PLL must be connected.
    Info: Must be connected
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
Info (21057): Implemented 56474 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 157 output pins
    Info (21060): Implemented 168 bidirectional pins
    Info (21061): Implemented 52158 logic cells
    Info (21064): Implemented 3200 RAM segments
    Info (21065): Implemented 5 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 87 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 1153 megabytes
    Info: Processing ended: Tue Mar 26 15:30:17 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22


