Fitter report for fft_t
Mon Mar 03 19:34:00 2014
Quartus II 64-Bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Fitter DSP Block Usage Summary
 24. DSP Block Details
 25. Interconnect Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Mon Mar 03 19:34:00 2014     ;
; Quartus II 64-Bit Version          ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name                      ; fft_t                                     ;
; Top-level Entity Name              ; fft_t                                     ;
; Family                             ; Cyclone II                                ;
; Device                             ; EP2C8Q208C8                               ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 3,679 / 8,256 ( 45 % )                    ;
;     Total combinational functions  ; 2,541 / 8,256 ( 31 % )                    ;
;     Dedicated logic registers      ; 3,260 / 8,256 ( 39 % )                    ;
; Total registers                    ; 3260                                      ;
; Total pins                         ; 22 / 138 ( 16 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 68,736 / 165,888 ( 41 % )                 ;
; Embedded Multiplier 9-bit elements ; 12 / 36 ( 33 % )                          ;
; Total PLLs                         ; 0 / 2 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C8Q208C8                    ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  11.8%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 6151 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 6151 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4848    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 180     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 1120    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/CTQ/Desktop/FFT/FFT__Protype/FFT_Protype_1_No_Expand_No_ABS/fft_t.pin.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 3,679 / 8,256 ( 45 % )                                                                                                                                                                                ;
;     -- Combinational with no register       ; 419                                                                                                                                                                                                   ;
;     -- Register only                        ; 1138                                                                                                                                                                                                  ;
;     -- Combinational with a register        ; 2122                                                                                                                                                                                                  ;
;                                             ;                                                                                                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                                       ;
;     -- 4 input functions                    ; 641                                                                                                                                                                                                   ;
;     -- 3 input functions                    ; 994                                                                                                                                                                                                   ;
;     -- <=2 input functions                  ; 906                                                                                                                                                                                                   ;
;     -- Register only                        ; 1138                                                                                                                                                                                                  ;
;                                             ;                                                                                                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                                                                                                       ;
;     -- normal mode                          ; 1944                                                                                                                                                                                                  ;
;     -- arithmetic mode                      ; 597                                                                                                                                                                                                   ;
;                                             ;                                                                                                                                                                                                       ;
; Total registers*                            ; 3,260 / 8,646 ( 38 % )                                                                                                                                                                                ;
;     -- Dedicated logic registers            ; 3,260 / 8,256 ( 39 % )                                                                                                                                                                                ;
;     -- I/O registers                        ; 0 / 390 ( 0 % )                                                                                                                                                                                       ;
;                                             ;                                                                                                                                                                                                       ;
; Total LABs:  partially or completely used   ; 296 / 516 ( 57 % )                                                                                                                                                                                    ;
; User inserted logic elements                ; 0                                                                                                                                                                                                     ;
; Virtual pins                                ; 0                                                                                                                                                                                                     ;
; I/O pins                                    ; 22 / 138 ( 16 % )                                                                                                                                                                                     ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )                                                                                                                                                                                        ;
; Global signals                              ; 6                                                                                                                                                                                                     ;
; M4Ks                                        ; 29 / 36 ( 81 % )                                                                                                                                                                                      ;
; Total block memory bits                     ; 68,736 / 165,888 ( 41 % )                                                                                                                                                                             ;
; Total block memory implementation bits      ; 133,632 / 165,888 ( 81 % )                                                                                                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 12 / 36 ( 33 % )                                                                                                                                                                                      ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                                                                                                                                         ;
; Global clocks                               ; 6 / 8 ( 75 % )                                                                                                                                                                                        ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                                                                                                                                       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                                                                                                         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                                                                                         ;
; Average interconnect usage (total/H/V)      ; 14% / 14% / 13%                                                                                                                                                                                       ;
; Peak interconnect usage (total/H/V)         ; 30% / 30% / 30%                                                                                                                                                                                       ;
; Maximum fan-out node                        ; clk~clkctrl                                                                                                                                                                                           ;
; Maximum fan-out                             ; 2956                                                                                                                                                                                                  ;
; Highest non-global fan-out signal           ; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled~0 ;
; Highest non-global fan-out                  ; 2359                                                                                                                                                                                                  ;
; Total fan-out                               ; 19717                                                                                                                                                                                                 ;
; Average fan-out                             ; 2.93                                                                                                                                                                                                  ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                ;
+---------------------------------------------+----------------------+---------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub    ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+---------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                 ; Low                            ; Low                            ;
;                                             ;                      ;                     ;                                ;                                ;
; Total logic elements                        ; 2765 / 8256 ( 33 % ) ; 113 / 8256 ( 1 % )  ; 801 / 8256 ( 9 % )             ; 0 / 8256 ( 0 % )               ;
;     -- Combinational with no register       ; 292                  ; 40                  ; 87                             ; 0                              ;
;     -- Register only                        ; 699                  ; 8                   ; 431                            ; 0                              ;
;     -- Combinational with a register        ; 1774                 ; 65                  ; 283                            ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                     ;                                ;                                ;
;     -- 4 input functions                    ; 419                  ; 42                  ; 180                            ; 0                              ;
;     -- 3 input functions                    ; 843                  ; 41                  ; 110                            ; 0                              ;
;     -- <=2 input functions                  ; 804                  ; 22                  ; 80                             ; 0                              ;
;     -- Register only                        ; 699                  ; 8                   ; 431                            ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; Logic elements by mode                      ;                      ;                     ;                                ;                                ;
;     -- normal mode                          ; 1522                 ; 101                 ; 321                            ; 0                              ;
;     -- arithmetic mode                      ; 544                  ; 4                   ; 49                             ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; Total registers                             ; 2473                 ; 73                  ; 714                            ; 0                              ;
;     -- Dedicated logic registers            ; 2473 / 8256 ( 29 % ) ; 73 / 8256 ( < 1 % ) ; 714 / 8256 ( 8 % )             ; 0 / 8256 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                   ; 0                              ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; Total LABs:  partially or completely used   ; 222 / 516 ( 43 % )   ; 10 / 516 ( 1 % )    ; 69 / 516 ( 13 % )              ; 0 / 516 ( 0 % )                ;
;                                             ;                      ;                     ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                   ; 0                              ; 0                              ;
; I/O pins                                    ; 22                   ; 0                   ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 12 / 36 ( 33 % )     ; 0 / 36 ( 0 % )      ; 0 / 36 ( 0 % )                 ; 0 / 36 ( 0 % )                 ;
; Total memory bits                           ; 30848                ; 0                   ; 37888                          ; 0                              ;
; Total RAM block bits                        ; 87552                ; 0                   ; 46080                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M4K                                         ; 19 / 36 ( 52 % )     ; 0 / 36 ( 0 % )      ; 10 / 36 ( 27 % )               ; 0 / 36 ( 0 % )                 ;
; Clock control block                         ; 3 / 10 ( 30 % )      ; 2 / 10 ( 20 % )     ; 1 / 10 ( 10 % )                ; 0 / 10 ( 0 % )                 ;
;                                             ;                      ;                     ;                                ;                                ;
; Connections                                 ;                      ;                     ;                                ;                                ;
;     -- Input Connections                    ; 1                    ; 112                 ; 948                            ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 82                  ; 756                            ; 0                              ;
;     -- Output Connections                   ; 915                  ; 145                 ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 54                   ; 144                 ; 0                              ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; Internal Connections                        ;                      ;                     ;                                ;                                ;
;     -- Total Connections                    ; 16454                ; 722                 ; 3818                           ; 0                              ;
;     -- Registered Connections               ; 5885                 ; 501                 ; 2093                           ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; External Connections                        ;                      ;                     ;                                ;                                ;
;     -- Top                                  ; 0                    ; 104                 ; 812                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 104                  ; 16                  ; 137                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 812                  ; 137                 ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                   ; 0                              ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; Partition Interface                         ;                      ;                     ;                                ;                                ;
;     -- Input Ports                          ; 13                   ; 18                  ; 131                            ; 0                              ;
;     -- Output Ports                         ; 31                   ; 36                  ; 84                             ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                   ; 0                              ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; Registered Ports                            ;                      ;                     ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                   ; 24                             ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 26                  ; 1                              ; 0                              ;
;                                             ;                      ;                     ;                                ;                                ;
; Port Connectivity                           ;                      ;                     ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                   ; 4                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                   ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                   ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                   ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                   ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                   ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                   ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 14                  ; 75                             ; 0                              ;
+---------------------------------------------+----------------------+---------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk          ; 23    ; 1        ; 0            ; 9            ; 0           ; 3                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset_n      ; 27    ; 1        ; 0            ; 9            ; 2           ; 652                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sink_real[0] ; 43    ; 1        ; 0            ; 3            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sink_real[1] ; 44    ; 1        ; 0            ; 3            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sink_real[2] ; 45    ; 1        ; 0            ; 3            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sink_real[3] ; 46    ; 1        ; 0            ; 2            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sink_real[4] ; 47    ; 1        ; 0            ; 2            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sink_real[5] ; 48    ; 1        ; 0            ; 2            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sink_real[6] ; 56    ; 4        ; 1            ; 0            ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; sink_real[7] ; 57    ; 4        ; 1            ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; ADC_CLK        ; 58    ; 4        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; ADC_state      ; 59    ; 4        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DAC_CLK        ; 41    ; 1        ; 0            ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; point_out      ; 70    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; source_real[0] ; 40    ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; source_real[1] ; 39    ; 1        ; 0            ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; source_real[2] ; 37    ; 1        ; 0            ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; source_real[3] ; 35    ; 1        ; 0            ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; source_real[4] ; 34    ; 1        ; 0            ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; source_real[5] ; 33    ; 1        ; 0            ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; source_real[6] ; 31    ; 1        ; 0            ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; source_real[7] ; 30    ; 1        ; 0            ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 19 / 32 ( 59 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 35 ( 0 % )   ; 3.3V          ; --           ;
; 3        ; 1 / 35 ( 3 % )   ; 3.3V          ; --           ;
; 4        ; 5 / 36 ( 14 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ; 6          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 11       ; 8          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 13       ; 10         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 14       ; 18         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 15       ; 19         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 16       ; 20         ; 1        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ; 21         ; 1        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 18       ; 22         ; 1        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ; 23         ; 1        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 20       ; 24         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 25         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 26         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 27         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 28         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 29         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 30         ; 1        ; reset_n                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 31         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 32         ; 1        ; source_real[7]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 33         ; 1        ; source_real[6]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 33       ; 35         ; 1        ; source_real[5]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 36         ; 1        ; source_real[4]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ; 37         ; 1        ; source_real[3]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 36       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 39         ; 1        ; source_real[2]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 38       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ; 43         ; 1        ; source_real[1]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 40       ; 44         ; 1        ; source_real[0]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 41       ; 45         ; 1        ; DAC_CLK                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 42       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 43       ; 48         ; 1        ; sink_real[0]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 44       ; 49         ; 1        ; sink_real[1]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 45       ; 50         ; 1        ; sink_real[2]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 46       ; 51         ; 1        ; sink_real[3]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 47       ; 52         ; 1        ; sink_real[4]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 48       ; 53         ; 1        ; sink_real[5]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 51       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 56       ; 54         ; 4        ; sink_real[6]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 57       ; 55         ; 4        ; sink_real[7]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 56         ; 4        ; ADC_CLK                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 57         ; 4        ; ADC_state                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 58         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ; 59         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 62       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ; 60         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 61         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 67       ; 69         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ; 70         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 71         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 74         ; 4        ; point_out                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 72       ; 75         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 74       ; 76         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 75       ; 77         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 76       ; 78         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 79         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 80       ; 82         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 81       ; 83         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 82       ; 84         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 83       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 84       ; 85         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 85       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 86         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 87         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 88       ; 88         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 89       ; 89         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 90       ; 90         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 91       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 92       ; 91         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ; 92         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 95       ; 93         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 96       ; 94         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 97       ; 95         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 98       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 99       ; 96         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 100      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 101      ; 97         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 102      ; 98         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 103      ; 99         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 104      ; 100        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 105      ; 101        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 106      ; 102        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 107      ; 105        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 108      ; 106        ; 3        ; ~LVDS54p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 109      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 110      ; 107        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 108        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 113      ; 109        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 114      ; 110        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 115      ; 112        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 116      ; 113        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 117      ; 114        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 118      ; 117        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 119      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 120      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 121      ; 121        ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 122      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ; 122        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 125      ; 123        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 124        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 127      ; 125        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 128      ; 126        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 129      ; 127        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 130      ; 128        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 131      ; 129        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 132      ; 130        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 133      ; 131        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 134      ; 132        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 135      ; 133        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 136      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 134        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 138      ; 135        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 139      ; 136        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 137        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 142      ; 138        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 143      ; 141        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 144      ; 142        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 145      ; 143        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 146      ; 149        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 147      ; 150        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 148      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 149      ; 151        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 150      ; 152        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 151      ; 153        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 152      ; 154        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 153      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 155      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 158      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 160      ; 155        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 161      ; 156        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 162      ; 157        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 163      ; 158        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 164      ; 159        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 165      ; 160        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 166      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 167      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 168      ; 161        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 169      ; 162        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 170      ; 163        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 171      ; 164        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 172      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 165        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 174      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 175      ; 168        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 176      ; 169        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 177      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 178      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 179      ; 173        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 180      ; 174        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 181      ; 175        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 182      ; 176        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 183      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 184      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 185      ; 180        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 186      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 187      ; 181        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 188      ; 182        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 189      ; 183        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ; 184        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 192      ; 185        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 193      ; 186        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 194      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 195      ; 187        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 196      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 197      ; 191        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 198      ; 192        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 199      ; 195        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 200      ; 196        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 201      ; 197        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 202      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 203      ; 198        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 204      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 205      ; 199        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 206      ; 200        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 207      ; 201        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 208      ; 202        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fft_t                                                                                                                ; 3679 (2)    ; 3260 (0)                  ; 0 (0)         ; 68736       ; 29   ; 12           ; 12      ; 0         ; 22   ; 0            ; 419 (2)      ; 1138 (0)          ; 2122 (0)         ; |fft_t                                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |fft_fifo_design:inst1|                                                                                            ; 2743 (23)   ; 2462 (20)                 ; 0 (0)         ; 30848       ; 19   ; 12           ; 12      ; 0         ; 0    ; 0            ; 281 (3)      ; 699 (0)           ; 1763 (20)        ; |fft_t|fft_fifo_design:inst1                                                                                                                                                                                                                                                                                                                               ;              ;
;       |fft_control:fft_control|                                                                                       ; 2720 (0)    ; 2442 (0)                  ; 0 (0)         ; 30848       ; 19   ; 12           ; 12      ; 0         ; 0    ; 0            ; 278 (0)      ; 699 (0)           ; 1743 (0)         ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control                                                                                                                                                                                                                                                                                                       ;              ;
;          |fft_core:dut|                                                                                               ; 2720 (0)    ; 2442 (0)                  ; 0 (0)         ; 30848       ; 19   ; 12           ; 12      ; 0         ; 0    ; 0            ; 278 (0)      ; 699 (0)           ; 1743 (0)         ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut                                                                                                                                                                                                                                                                                          ;              ;
;             |asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|                                                ; 2720 (370)  ; 2442 (315)                ; 0 (0)         ; 30848       ; 19   ; 12           ; 12      ; 0         ; 0    ; 0            ; 278 (55)     ; 699 (67)          ; 1743 (245)       ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst                                                                                                                                                                                                                                 ;              ;
;                |asj_fft_3dp_rom_fft_111:twrom|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom                                                                                                                                                                                                   ;              ;
;                   |twid_rom_fft_111:\gen_M4K:cos_1n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_ae91:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ae91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:cos_2n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_be91:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_be91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:cos_3n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_ce91:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ce91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:sin_1n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_fe91:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_fe91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:sin_2n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_ge91:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ge91:auto_generated                                                                                         ;              ;
;                   |twid_rom_fft_111:\gen_M4K:sin_3n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n                                                                                                                                                                  ;              ;
;                      |altsyncram:\gen_auto:altsyncram_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                                        ;              ;
;                         |altsyncram_he91:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_he91:auto_generated                                                                                         ;              ;
;                |asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C                                                                                                                                                                                   ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                ;              ;
;                |asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D                                                                                                                                                                                   ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                ;              ;
;                |asj_fft_4dp_ram_fft_111:dat_A|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A                                                                                                                                                                                                   ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                                ;              ;
;                |asj_fft_4dp_ram_fft_111:dat_B|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B                                                                                                                                                                                                   ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                                ;              ;
;                   |asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A                                                                                                                                                        ;              ;
;                      |altsyncram:\gen_M4K:altsyncram_component|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                               ;              ;
;                         |altsyncram_cju3:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated                                                                                ;              ;
;                |asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|                                                             ; 16 (5)      ; 14 (3)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 14 (3)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc                                                                                                                                                                                        ;              ;
;                   |asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass| ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass                                                                                      ;              ;
;                |asj_fft_cnt_ctrl_fft_111:ccc|                                                                         ; 268 (268)   ; 268 (268)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 268 (268)        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc                                                                                                                                                                                                    ;              ;
;                |asj_fft_cxb_addr_fft_111:\gen_radix_2_last_pass:ram_cxb_rd_lpp|                                       ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_2_last_pass:ram_cxb_rd_lpp                                                                                                                                                                  ;              ;
;                |asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|                                                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 18 (18)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr                                                                                                                                                                                 ;              ;
;                |asj_fft_cxb_addr_fft_111:ram_cxb_rd|                                                                  ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd                                                                                                                                                                                             ;              ;
;                |asj_fft_cxb_data_fft_111:ram_cxb_wr_data|                                                             ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data                                                                                                                                                                                        ;              ;
;                |asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|                                                          ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data                                                                                                                                                                                     ;              ;
;                |asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|                                                       ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 12 (12)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen                                                                                                                                                                                  ;              ;
;                |asj_fft_dataadgen_fft_111:rd_adgen|                                                                   ; 30 (30)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 21 (21)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen                                                                                                                                                                                              ;              ;
;                |asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|                                                            ; 1269 (562)  ; 1136 (546)                ; 0 (0)         ; 0           ; 0    ; 12           ; 12      ; 0         ; 0    ; 0            ; 133 (16)     ; 371 (212)         ; 765 (289)        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft                                                                                                                                                                                       ;              ;
;                   |asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|                                                     ; 115 (115)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 109 (109)        ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt                                                                                                                                         ;              ;
;                   |asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|                                                         ; 115 (115)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 64 (64)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale                                                                                                                                             ;              ;
;                   |asj_fft_bfp_o_1pt_fft_111:\gen_cont:bfp_detect_1pt|                                                ; 24 (24)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 4 (4)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_111:\gen_cont:bfp_detect_1pt                                                                                                                                    ;              ;
;                   |asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|                                                        ; 60 (51)     ; 32 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 9 (0)             ; 35 (35)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect                                                                                                                                            ;              ;
;                      |asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass                                                              ;              ;
;                   |asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|                                                    ; 112 (14)    ; 112 (32)                  ; 0 (0)         ; 0           ; 0    ; 4            ; 4       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (14)           ; 70 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1                                                                                                                                        ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_r4f2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_s5f2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay                                                                                     ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay                                                                                     ;              ;
;                   |asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|                                                    ; 112 (14)    ; 112 (32)                  ; 0 (0)         ; 0           ; 0    ; 4            ; 4       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (14)           ; 70 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2                                                                                                                                        ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_r4f2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_s5f2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay                                                                                     ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay                                                                                     ;              ;
;                   |asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|                                                    ; 112 (14)    ; 112 (32)                  ; 0 (0)         ; 0           ; 0    ; 4            ; 4       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (14)           ; 70 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3                                                                                                                                        ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_r4f2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|                                                ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms                                                                                        ;              ;
;                         |altmult_add:ALTMULT_ADD_component|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ;              ;
;                            |mult_add_s5f2:auto_generated|                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 2       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated                         ;              ;
;                               |ded_mult_7v81:ded_mult1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1 ;              ;
;                               |ded_mult_7v81:ded_mult2|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2 ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|                                                  ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1                                                                                          ;              ;
;                         |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                             ; 17 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ;              ;
;                            |add_sub_4jj:auto_generated|                                                               ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated               ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay                                                                                     ;              ;
;                      |asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay                                                                                     ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|                                        ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                            ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 11 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ;              ;
;                         |add_sub_uij:auto_generated|                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated                                                 ;              ;
;                   |asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|                                                  ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 2 (2)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk                                                                                                                                      ;              ;
;                |asj_fft_in_write_sgl_fft_111:writer|                                                                  ; 54 (54)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 7 (7)             ; 42 (42)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer                                                                                                                                                                                             ;              ;
;                |asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|                                          ; 46 (37)     ; 36 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (9)       ; 0 (0)             ; 36 (28)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2                                                                                                                                                                     ;              ;
;                   |asj_fft_pround_fft_111:\gen_full_rnd:u0|                                                           ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u0                                                                                                                             ;              ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                             ;              ;
;                         |add_sub_7vj:auto_generated|                                                                  ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7vj:auto_generated                                                  ;              ;
;                |asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|                                     ; 41 (26)     ; 35 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 29 (14)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr                                                                                                                                                                ;              ;
;                   |asj_fft_tdl_bit_rst_fft_111:delay_en|                                                              ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_111:delay_en                                                                                                                           ;              ;
;                   |asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd|                                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd                                                                                                                     ;              ;
;                |asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|                                                       ; 32 (32)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 24 (24)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl                                                                                                                                                                                  ;              ;
;                |asj_fft_tdl_bit_fft_111:\gen_radix_2_last_pass:delay_mid|                                             ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_fft_111:\gen_radix_2_last_pass:delay_mid                                                                                                                                                                        ;              ;
;                |asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done2|                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (20)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done2                                                                                                                                                                          ;              ;
;                |asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done|                                                ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done                                                                                                                                                                           ;              ;
;                |asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np                                                                                                                                                                                       ;              ;
;                |asj_fft_tdl_bit_rst_fft_111:delay_lpp_en|                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_lpp_en                                                                                                                                                                                        ;              ;
;                |asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|                                                              ; 147 (147)   ; 147 (147)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 141 (141)         ; 6 (6)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay                                                                                                                                                                                         ;              ;
;                |asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay|                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay                                                                                                                                                                                         ;              ;
;                |asj_fft_twadgen_fft_111:twid_factors|                                                                 ; 62 (62)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 49 (49)           ; 7 (7)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_twadgen_fft_111:twid_factors                                                                                                                                                                                            ;              ;
;                |asj_fft_wrengen_fft_111:sel_we|                                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrengen_fft_111:sel_we                                                                                                                                                                                                  ;              ;
;                |asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|                                                  ; 16 (16)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 11 (11)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches                                                                                                                                                                             ;              ;
;                |auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|                         ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1                                                                                                                                                    ;              ;
;                |auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|                                      ; 87 (66)     ; 57 (41)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (24)      ; 8 (8)             ; 50 (34)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1                                                                                                                                                                 ;              ;
;                   |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                           ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 16 (0)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                         ;              ;
;                      |scfifo_e9h1:auto_generated|                                                                     ; 21 (2)      ; 16 (1)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 0 (0)             ; 16 (1)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated                                                                                              ;              ;
;                         |a_dpfifo_7k81:dpfifo|                                                                        ; 19 (11)     ; 15 (7)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (7)           ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo                                                                         ;              ;
;                            |altsyncram_eof1:FIFOram|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram                                                 ;              ;
;                            |cntr_bjb:rd_ptr_msb|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_bjb:rd_ptr_msb                                                     ;              ;
;                            |cntr_cjb:wr_ptr|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_cjb:wr_ptr                                                         ;              ;
;                            |cntr_oj7:usedw_counter|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter                                                  ;              ;
;                |auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|                                  ; 43 (43)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 20 (20)           ; 15 (15)          ; |fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1                                                                                                                                                             ;              ;
;    |sld_hub:auto_hub|                                                                                                 ; 113 (71)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (26)      ; 8 (8)             ; 65 (40)          ; |fft_t|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                       ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |fft_t|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                            ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                     ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |fft_t|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                          ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                                   ; 801 (1)     ; 714 (0)                   ; 0 (0)         ; 37888       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (1)       ; 431 (0)           ; 283 (0)          ; |fft_t|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                         ; 800 (266)   ; 714 (254)                 ; 0 (0)         ; 37888       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (12)      ; 431 (245)         ; 283 (9)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                             ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 43 (43)           ; 22 (0)           ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                 ;              ;
;             |lpm_decode:wdecoder|                                                                                     ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                             ;              ;
;                |decode_rqf:auto_generated|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                                                                   ;              ;
;             |lpm_mux:mux|                                                                                             ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                     ;              ;
;                |mux_7oc:auto_generated|                                                                               ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                                                                              ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 37888       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                ;              ;
;             |altsyncram_ps14:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 37888       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ps14:auto_generated                                                                                                                                                                                                 ;              ;
;                |altsyncram_1hq1:altsyncram1|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 37888       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ps14:auto_generated|altsyncram_1hq1:altsyncram1                                                                                                                                                                     ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                 ;              ;
;          |lpm_shiftreg:status_register|                                                                               ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                   ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                                 ; 92 (92)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 10 (10)           ; 50 (50)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                     ;              ;
;          |sld_ela_control:ela_control|                                                                                ; 213 (1)     ; 201 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 124 (0)           ; 77 (1)           ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                    ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                            ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                  ; 185 (0)     ; 185 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 111 (0)           ; 74 (0)           ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                                           ; 111 (111)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 74 (74)           ; 37 (37)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                  ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                       ; 111 (0)     ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (0)            ; 74 (0)           ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                              ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                        ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                           ; 23 (13)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 9 (0)             ; 2 (1)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                      ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                              ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                           ; 119 (12)    ; 101 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (12)      ; 0 (0)             ; 101 (0)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                               ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                               ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                     ;              ;
;                |cntr_2ci:auto_generated|                                                                              ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated                                                                                                             ;              ;
;             |lpm_counter:read_pointer_counter|                                                                        ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                              ;              ;
;                |cntr_m4j:auto_generated|                                                                              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                                                                      ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                    ;              ;
;                |cntr_qbi:auto_generated|                                                                              ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                                                                            ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                                 ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                       ;              ;
;                |cntr_gui:auto_generated|                                                                              ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                                                               ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                                        ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                              ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                                         ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                               ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                                      ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                            ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                                      ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |fft_t|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                          ;              ;
;    |test_point:inst5|                                                                                                 ; 20 (20)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 11 (11)          ; |fft_t|test_point:inst5                                                                                                                                                                                                                                                                                                                                    ;              ;
+-----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; point_out      ; Output   ; --            ; --            ; --                    ; --  ;
; ADC_CLK        ; Output   ; --            ; --            ; --                    ; --  ;
; DAC_CLK        ; Output   ; --            ; --            ; --                    ; --  ;
; ADC_state      ; Output   ; --            ; --            ; --                    ; --  ;
; source_real[7] ; Output   ; --            ; --            ; --                    ; --  ;
; source_real[6] ; Output   ; --            ; --            ; --                    ; --  ;
; source_real[5] ; Output   ; --            ; --            ; --                    ; --  ;
; source_real[4] ; Output   ; --            ; --            ; --                    ; --  ;
; source_real[3] ; Output   ; --            ; --            ; --                    ; --  ;
; source_real[2] ; Output   ; --            ; --            ; --                    ; --  ;
; source_real[1] ; Output   ; --            ; --            ; --                    ; --  ;
; source_real[0] ; Output   ; --            ; --            ; --                    ; --  ;
; clk            ; Input    ; (0) 351 ps    ; (0) 351 ps    ; --                    ; --  ;
; reset_n        ; Input    ; (0) 351 ps    ; (0) 351 ps    ; --                    ; --  ;
; sink_real[3]   ; Input    ; (6) 4641 ps   ; (6) 4641 ps   ; --                    ; --  ;
; sink_real[7]   ; Input    ; (6) 4686 ps   ; (6) 4686 ps   ; --                    ; --  ;
; sink_real[5]   ; Input    ; (6) 4641 ps   ; (6) 4641 ps   ; --                    ; --  ;
; sink_real[4]   ; Input    ; (6) 4641 ps   ; (6) 4641 ps   ; --                    ; --  ;
; sink_real[6]   ; Input    ; (6) 4686 ps   ; (6) 4686 ps   ; --                    ; --  ;
; sink_real[2]   ; Input    ; (6) 4641 ps   ; (6) 4641 ps   ; --                    ; --  ;
; sink_real[1]   ; Input    ; (6) 4641 ps   ; (6) 4641 ps   ; --                    ; --  ;
; sink_real[0]   ; Input    ; (6) 4641 ps   ; (6) 4641 ps   ; --                    ; --  ;
+----------------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                                                                                    ;                   ;         ;
; reset_n                                                                                                                                                                                                                ;                   ;         ;
; sink_real[3]                                                                                                                                                                                                           ;                   ;         ;
;      - fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[11]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[24]                                                                                                                        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24]~feeder                                                                                                              ; 0                 ; 6       ;
; sink_real[7]                                                                                                                                                                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[28]                                                                                                                     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[28]                                                                                                                        ; 0                 ; 6       ;
;      - fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[15]~feeder ; 0                 ; 6       ;
; sink_real[5]                                                                                                                                                                                                           ;                   ;         ;
;      - fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[13]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[26]                                                                                                                     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]~feeder                                                                                                                 ; 1                 ; 6       ;
; sink_real[4]                                                                                                                                                                                                           ;                   ;         ;
;      - fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[12]~feeder ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[25]~feeder                                                                                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[25]~feeder                                                                                                                 ; 1                 ; 6       ;
; sink_real[6]                                                                                                                                                                                                           ;                   ;         ;
;      - fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[14]        ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[27]                                                                                                                     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[27]~feeder                                                                                                                 ; 1                 ; 6       ;
; sink_real[2]                                                                                                                                                                                                           ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23]                                                                                                                     ; 1                 ; 6       ;
;      - fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[10]~feeder ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]~feeder                                                                                                                 ; 1                 ; 6       ;
; sink_real[1]                                                                                                                                                                                                           ;                   ;         ;
;      - fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[9]~feeder  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[22]~feeder                                                                                                              ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[22]~feeder                                                                                                                 ; 0                 ; 6       ;
; sink_real[0]                                                                                                                                                                                                           ;                   ;         ;
;      - fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_data_int[8]         ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[21]~feeder                                                                                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[21]~feeder                                                                                                                 ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                            ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                    ; JTAG_X1_Y10_N0     ; 368     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                    ; JTAG_X1_Y10_N0     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                             ; PIN_23             ; 2955    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; fft_fifo_design:inst1|always3~0                                                                                                                                                                                                                                                 ; LCCOMB_X13_Y6_N8   ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|slb_last[0]~2                                                                                                      ; LCCOMB_X9_Y13_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|delay_next_pass_counter~2                                              ; LCCOMB_X9_Y12_N28  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|slb_i[3]~0                                                             ; LCCOMB_X8_Y13_N30  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_1pt[1]                                                                                                        ; LCCOMB_X19_Y11_N0  ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_1pt[2]~0                                                                                                      ; LCCOMB_X16_Y12_N18 ; 32      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_nm1[1]                                                                                                        ; LCCOMB_X13_Y15_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_nm1[2]~0                                                                                                      ; LCCOMB_X14_Y12_N26 ; 32      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|state_cnt[0]~13                                                                                                   ; LCCOMB_X13_Y16_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|state_cnt~12                                                                                                      ; LCCOMB_X13_Y16_N18 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|counter_i~0                                                                                                             ; LCCOMB_X26_Y10_N10 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|offset_counter[2]~27                                                                            ; LCCOMB_X28_Y5_N4   ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|counter~0                                                                                  ; LCCOMB_X28_Y8_N24  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|cnt_k~0                                                                                                      ; LCCOMB_X19_Y7_N24  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|p[0]~6                                                                                                       ; LCCOMB_X19_Y7_N20  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|p[2]                                                                                                         ; LCFF_X18_Y7_N19    ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_fft_111:\gen_radix_2_last_pass:delay_mid|tdl_arr[4]                                                                                         ; LCFF_X25_Y7_N1     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1]                                                                                           ; LCFF_X12_Y17_N17   ; 76      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|LessThan0~2                                                                                 ; LCCOMB_X30_Y11_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|Selector7~0                                                                                 ; LCCOMB_X25_Y8_N12  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|count[0]~14                                                                                 ; LCCOMB_X30_Y10_N28 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|count[0]~16                                                                                 ; LCCOMB_X30_Y10_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|data_take                                                                                   ; LCCOMB_X26_Y7_N8   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                ; LCCOMB_X29_Y7_N6   ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|_~4 ; LCCOMB_X29_Y11_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|_~5 ; LCCOMB_X29_Y7_N20  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|send_sop_eop_p~0                                                                            ; LCCOMB_X25_Y8_N16  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|Mux1~0                                                                                  ; LCCOMB_X25_Y6_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|stall_controller_comb~0                                                                 ; LCCOMB_X25_Y5_N8   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled~0                                                                           ; LCCOMB_X26_Y10_N4  ; 2359    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[4]~31                                                                                                                                        ; LCCOMB_X26_Y5_N30  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[8]~30                                                                                                                                        ; LCCOMB_X29_Y5_N0   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s2_cur.LAST_LPP_C~0                                                                                                                                     ; LCCOMB_X24_Y6_N26  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count_offset[0]~11                                                                                                                                      ; LCCOMB_X22_Y6_N30  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sw_r_tdl[4][1]                                                                                                                                              ; LCFF_X23_Y5_N3     ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wc_vec[6]                                                                                                                                                   ; LCFF_X26_Y14_N11   ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wd_vec[6]                                                                                                                                                   ; LCFF_X8_Y14_N17    ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_a[0]                                                                                                                                                   ; LCFF_X14_Y13_N9    ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_a[1]                                                                                                                                                   ; LCFF_X14_Y13_N11   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_a[2]                                                                                                                                                   ; LCFF_X14_Y13_N13   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_a[3]                                                                                                                                                   ; LCFF_X14_Y13_N7    ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_b[0]                                                                                                                                                   ; LCFF_X9_Y10_N17    ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_b[1]                                                                                                                                                   ; LCFF_X9_Y10_N19    ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_b[2]                                                                                                                                                   ; LCFF_X9_Y10_N21    ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wren_b[3]                                                                                                                                                   ; LCFF_X9_Y10_N7     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                                                                                                                                         ; PIN_27             ; 652     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                                                                                                                                         ; PIN_27             ; 107     ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                        ; LCFF_X5_Y4_N23     ; 28      ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                                                ; LCCOMB_X6_Y4_N18   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                  ; LCFF_X8_Y4_N17     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                                                  ; LCFF_X8_Y4_N7      ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                                                  ; LCCOMB_X6_Y3_N16   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                         ; LCCOMB_X5_Y4_N12   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                                          ; LCCOMB_X6_Y5_N26   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~12                                                                                                                                                                                                                     ; LCCOMB_X5_Y5_N26   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                                                                                                     ; LCCOMB_X5_Y5_N6    ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                             ; LCFF_X4_Y4_N7      ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                            ; LCFF_X5_Y4_N11     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; LCFF_X4_Y4_N17     ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; LCFF_X4_Y4_N3      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                      ; LCCOMB_X5_Y4_N30   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; LCFF_X6_Y3_N25     ; 29      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~1                                                                                  ; LCCOMB_X8_Y8_N8    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~0                                                                                  ; LCCOMB_X8_Y8_N22   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                ; LCFF_X8_Y8_N25     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                                               ; LCCOMB_X8_Y10_N26  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                                  ; LCFF_X3_Y4_N17     ; 276     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                             ; LCCOMB_X8_Y10_N22  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                              ; LCCOMB_X8_Y8_N14   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                  ; LCCOMB_X8_Y3_N10   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                        ; LCCOMB_X9_Y3_N26   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated|counter_reg_bit1a[5]~0                  ; LCCOMB_X9_Y3_N0    ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_reg_bit1a[4]~0                                 ; LCCOMB_X8_Y3_N30   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~0                                    ; LCCOMB_X8_Y3_N8    ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                              ; LCCOMB_X9_Y3_N22   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~12                                                                                                                                                                        ; LCCOMB_X3_Y6_N28   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                                   ; LCCOMB_X4_Y6_N14   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~3                                                                                                                                                                                      ; LCCOMB_X5_Y6_N6    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                          ; LCCOMB_X6_Y6_N18   ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                     ;
+--------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location       ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                   ; JTAG_X1_Y10_N0 ; 368     ; Global Clock         ; GCLK7            ; --                        ;
; clk                                                                            ; PIN_23         ; 2955    ; Global Clock         ; GCLK2            ; --                        ;
; reset_n                                                                        ; PIN_27         ; 107     ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                       ; LCFF_X5_Y4_N23 ; 28      ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; LCFF_X4_Y4_N7  ; 12      ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; LCFF_X3_Y4_N17 ; 276     ; Global Clock         ; GCLK1            ; --                        ;
+--------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                 ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|was_stalled~0                                                                                                                ; 2359    ;
; reset_n                                                                                                                                                                                                                                                                                                              ; 651     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|ram_a_not_b_vec[1]                                                                                                                                                                               ; 175     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; 135     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_rdy_vec[10]                                                                                                                                                                                 ; 102     ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1]                                                                                                                                ; 76      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0]                                                                                                                                ; 76      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|slb_last[0]                                                                                                                                             ; 70      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|ram_a_not_b_vec[10]                                                                                                                                                                              ; 65      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sw_r_tdl[4][1]                                                                                                                                                                                   ; 64      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sw_r_tdl[4][0]                                                                                                                                                                                   ; 64      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                  ; 47      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|scale_dft_o_en                                                                                                                                         ; 47      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|block_dft_i_en                                                                                                                                         ; 46      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                  ; 43      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|ram_a_not_b_vec[7]                                                                                                                                                                               ; 39      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                                                                               ; 36      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_sel                                                                                                                                                                                          ; 33      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_nm1[2]~0                                                                                                                                           ; 32      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_nm1[1]                                                                                                                                             ; 32      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_1pt[2]~0                                                                                                                                           ; 32      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|p[1]                                                                                                                                              ; 30      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|p[0]                                                                                                                                              ; 30      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                 ; 29      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|i_array_out[2][6]~16                                                                                         ; 29      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][7]~16                                                                                     ; 29      ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                                                                                       ; 28      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd|tdl_arr[4][1]                                                                        ; 28      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd|tdl_arr[4][0]                                                                        ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; 26      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|p[2]                                                                                                                                              ; 26      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                         ; 24      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|slb_last[1]                                                                                                                                             ; 24      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|slb_last[2]                                                                                                                                             ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; 23      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                  ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                                                                                        ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~1                                                                                                                       ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~0                                                                                                                       ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                        ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                           ; 21      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|Selector7~0                                                                                                                      ; 20      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|i_array_out[2][6]~17                                                                                         ; 19      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][1]~17                                                                                     ; 19      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|stall_controller_comb~0                                                                                                      ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~3                                                                                                                                                                                                                           ; 17      ;
; ~GND                                                                                                                                                                                                                                                                                                                 ; 17      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_1pt[1]                                                                                                                                             ; 17      ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                       ; 16      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_1pt[1]~_wirecell                                                                                                                                   ; 16      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_nm1[0]                                                                                                                                             ; 16      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|slb_1pt[0]                                                                                                                                             ; 16      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_fft_111:\gen_radix_2_last_pass:delay_mid|tdl_arr[4]                                                                                                                              ; 16      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                     ; 15      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                  ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_load_on~1                                                                                                                                                                                                                                ; 14      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay|tdl_arr[1][2]                                                                                                                                            ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                                                                                         ; 13      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|sw[1]                                                                                                                                                         ; 13      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|sw[0]                                                                                                                                                         ; 13      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                                             ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                 ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~9                                                                                                                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                  ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[9]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[8]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[7]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[6]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[5]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[4]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[3]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[2]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[1]                                                                                             ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated|safe_q[0]                                                                                             ; 11      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_count[2]                                                                                                                                        ; 11      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay|tdl_arr[1][0]                                                                                                                                            ; 11      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s2_cur.IDLE                                                                                                                                                                                  ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                       ; 10      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_count[5]                                                                                                                                        ; 10      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_count[4]                                                                                                                                        ; 10      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                                                                                                                 ; 10      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|LessThan0~2                                                                                                                      ; 10      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                                                     ; 10      ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|val_out                                                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                    ; 9       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                         ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[4]~31                                                                                                                                                                             ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_count[3]                                                                                                                                        ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|counter_i~0                                                                                                                                                  ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|counter~0                                                                                                                       ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay|tdl_arr[1][1]                                                                                                                                            ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|offset_counter[2]~27                                                                                                                 ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|count[0]~16                                                                                                                      ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|count[0]~14                                                                                                                      ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count_offset[0]~11                                                                                                                                                                           ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|sign_sel                                                                                                                             ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[8]~30                                                                                                                                                                             ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_state.run1                                                                                                                  ; 9       ;
; fft_fifo_design:inst1|always3~0                                                                                                                                                                                                                                                                                      ; 9       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|sdft.ENABLE_DFT_O                                                                                                                                      ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                         ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|data_take                                                                                                                        ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_count[0]                                                                                                                                        ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_i[0]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_i[1]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_i[2]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_i[6]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_i[4]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_i[5]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_i[3]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_i[7]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_r[0]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_r[1]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_r[2]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_r[6]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_r[4]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_r[5]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_r[7]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|wr_address_i_int[5]                                                                                                                                          ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|wr_address_i_int[3]                                                                                                                                          ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|wr_address_i_int[1]                                                                                                                                          ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|data_in_r[3]                                                                                                                                                 ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|ram_a_not_b_vec[29]                                                                                                                                                                              ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|Mux7~0                                                                                                       ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|sdet.DISABLE                                                                                                ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[20][4]                                                                                                                                           ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|Mux7~4                                                                                                   ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[12]                                                                                                                                                                              ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[11]                                                                                                                                                                              ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[10]                                                                                                                                                                              ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[16]                                                                                                                                                                              ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[15]                                                                                                                                                                              ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[0]                                                                                                                                                                               ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|max_reached                                                                                                                      ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                                                                                  ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|Mux1~0                                                                                                                       ; 8       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|sdet.ENABLE                                                                                                 ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|run                                                                                                                                                                                                                                             ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                                                                                       ; 7       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_count[1]                                                                                                                                        ; 7       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|cnt_k~0                                                                                                                                           ; 7       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[20][2]                                                                                                                                           ; 7       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_state.end1                                                                                                                  ; 7       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_stall                                                                                                                       ; 7       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                            ; 7       ;
; test_point:inst5|Equal0~2                                                                                                                                                                                                                                                                                            ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated|counter_reg_bit1a[5]~0                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                                                                             ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                                    ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                                ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                             ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_count[6]                                                                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[4]                                                                                            ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[3][7]                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[2][7]                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][7]                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][7]                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|state_cnt[0]~13                                                                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|state_cnt~12                                                                                                                                           ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[20][5]                                                                                                                                           ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[20][0]                                                                                                                                           ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[3][7]                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[0][7]                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[1][7]                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[2][7]                                                                                        ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][4]                                                                                                                                 ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][2]                                                                                                                                 ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][0]                                                                                                                                 ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][4]                                                                                                                                 ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][2]                                                                                                                                 ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][0]                                                                                                                                 ; 6       ;
; fft_fifo_design:inst1|sink_eop_r                                                                                                                                                                                                                                                                                     ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[8]                                                                                                                                                     ; 6       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|gap_reg                                                                                                                                                ; 6       ;
; fft_fifo_design:inst1|sink_sop_r                                                                                                                                                                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                                                                             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|counter_reg_bit1a[4]~0                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~12                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                             ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux7~1                                                                                                                                                        ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|delay_next_pass_counter~2                                                                                   ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                        ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                        ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                        ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                        ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                        ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                        ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|reg_no_twiddle[6][1][7]                                                                                                                                ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|reg_no_twiddle[6][0][7]                                                                                                                                ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|en_gain_lut_8_pts                                                                                           ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[20][3]                                                                                                                                           ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                 ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_packet_error[0]                                                                                              ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_packet_error[1]                                                                                              ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|send_sop_s                                                                                                                       ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[1]                                                                                                                                                     ; 5       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[0]                                                                                                                                                                                ; 5       ;
; fft_fifo_design:inst1|fft_in_cnt[0]                                                                                                                                                                                                                                                                                  ; 5       ;
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                                                                        ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~12                                                                                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                                                                         ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                          ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated|safe_q[0]                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated|safe_q[1]                                                                    ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                       ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[5]                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[5]                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[3]                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[3]                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[1]                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_b[1]                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|sw[1]                                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|sw[0]                                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|wr_address_i_int[4]                                                                                                                                          ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|wr_address_i_int[2]                                                                                                                                          ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|wr_address_i_int[0]                                                                                                                                          ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[13]                                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[13]                                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[13]                                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[13]                                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|Equal0~1                                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|Equal0~0                                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|i_array_out[3][7]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|i_array_out[1][7]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|i_array_out[2][7]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|i_array_out[0][7]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|r_array_out[3][7]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|r_array_out[1][7]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|r_array_out[2][7]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale|r_array_out[0][7]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk|tdl_arr[3]                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|Equal0~0                                                                                                                                          ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|next_pass_i                                                                                                                                       ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[3][1][3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[2][1][3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[1][1][3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[0][1][3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|enable_op                                                                                                                                              ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|slb_i[3]~0                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|sdet.BLOCK_GAP                                                                                              ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|Equal0~0                                                                                                                                               ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|Mux5~0                                                                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|Mux7~1                                                                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen|Mux7~0                                                                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[20][1]                                                                                                                                           ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|tdl_arr[10]                                           ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[3][0][3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[0][0][3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[1][0][3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[2][0][3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5]                                                                                                                                   ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5]                                                                                                                                   ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][3]                                                                                                                                   ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3]                                                                                                                                   ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1]                                                                                                                                   ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][1]                                                                                                                                   ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][5]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][3]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][1]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][5]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][3]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][1]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[20]                                                                                                                                                                              ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][5]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][3]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][1]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wd_vec[6]                                                                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|rdaddress_c_bus[13]                                                                                                                                                                              ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][5]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][3]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][1]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|wc_vec[6]                                                                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|Selector4~1                                                                                                                      ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|Selector2~2                                                                                                                      ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|Selector3~0                                                                                                                      ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|Selector4~0                                                                                                                      ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                            ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|sink_ready_ctrl~0                                                                                                   ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|count_finished~2                                                                                                             ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_valid_int~1                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                               ; 4       ;
; test_point:inst5|point_out                                                                                                                                                                                                                                                                                           ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[2]                                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[0]                                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[7]                                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[7][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[5][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[6][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[4][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[3][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[1][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[2][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[0][0]                                                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|butterfly_st1[3][1][8]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|butterfly_st1[2][0][8]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|butterfly_st1[3][0][8]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|butterfly_st1[2][1][8]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|butterfly_st1[1][1][8]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|butterfly_st1[0][1][8]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|butterfly_st1[1][0][8]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|butterfly_st1[0][0][8]                                                                                                                                 ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|gap_reg                                                                                                     ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|count[6]                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|count[4]                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|count[2]                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[3][0]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[0][0]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[1][0]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[2][0]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[3][1]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[0][1]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[1][1]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[2][1]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[3][2]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[0][2]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[1][2]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[2][2]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[3][3]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[0][3]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[1][3]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[2][3]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[3][4]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[0][4]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[1][4]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[2][4]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[3][5]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[0][5]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[1][5]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[2][5]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[3][6]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[0][6]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[1][6]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[2][6]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[3][7]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[0][7]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[1][7]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data|ram_in_reg[2][7]                                                                                                                                        ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter|safe_q[0]         ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[1]                                                                                                                                                                                ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[2]                                                                                                                                                                                ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[3]                                                                                                                                                                                ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[4]                                                                                                                                                                                ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[5]                                                                                                                                                                                ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[6]                                                                                                                                                                                ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[7]                                                                                                                                                                                ; 4       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|data_count_sig[8]                                                                                                                                                                                ; 4       ;
; fft_fifo_design:inst1|fft_in_cnt[8]                                                                                                                                                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_in_cnt[7]                                                                                                                                                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_in_cnt[6]                                                                                                                                                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_in_cnt[5]                                                                                                                                                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_in_cnt[4]                                                                                                                                                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_in_cnt[3]                                                                                                                                                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_in_cnt[2]                                                                                                                                                                                                                                                                                  ; 4       ;
; fft_fifo_design:inst1|fft_in_cnt[1]                                                                                                                                                                                                                                                                                  ; 4       ;
; sink_real[0]                                                                                                                                                                                                                                                                                                         ; 3       ;
; sink_real[1]                                                                                                                                                                                                                                                                                                         ; 3       ;
; sink_real[2]                                                                                                                                                                                                                                                                                                         ; 3       ;
; sink_real[6]                                                                                                                                                                                                                                                                                                         ; 3       ;
; sink_real[4]                                                                                                                                                                                                                                                                                                         ; 3       ;
; sink_real[5]                                                                                                                                                                                                                                                                                                         ; 3       ;
; sink_real[7]                                                                                                                                                                                                                                                                                                         ; 3       ;
; sink_real[3]                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[16]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[17]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[18]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[19]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[21]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[22]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[25]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[26]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[27]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[28]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[29]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[30]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[31]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[33]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[34]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[35]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated|safe_q[3]                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated|safe_q[4]                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated|safe_q[5]                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated|safe_q[2]                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0]                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[2]                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[0]                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                  ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|_~5                                      ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|rd_ptr_lsb                               ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[1][6]                                                                                                                                            ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k_state.IDLE                                                                                                                                      ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|p[0]~6                                                                                                                                            ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|ram_a_not_b_vec[26]                                                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[3][1][3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[2][1][3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[1][1][3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[0][1][3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[3][1][3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[3][1][3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[2][1][3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[2][1][3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[1][1][3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[1][1][3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[0][1][3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[0][1][3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[3][6]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[2][6]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][6]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][6]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np|tdl_arr[5]                                                                                                                                             ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|sdft.IDLE                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|sdft.WAIT_FOR_OUTPUT                                                                                                                                   ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|Add0~1                                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|Add0~0                                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches|swd[1]~1                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay|tdl_arr[20][6]                                                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|slb_last[0]~2                                                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|slb_i[0]                                                                                                    ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|slb_i[1]                                                                                                    ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|slb_i[2]                                                                                                    ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|slb_i[3]                                                                                                    ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[3][0][3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[0][0][3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[1][0][3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[2][0][3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[3][0][3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[0][0][3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[1][0][3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[2][0][3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[3][0][3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[0][0][3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[1][0][3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|do_tdl[2][0][3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[3][6]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[0][6]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[1][6]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[2][6]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_111:delay_en|tdl_arr[4]                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_next_state~1                                                                                                                ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|dffe_af                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|usedw_is_0_dff                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|usedw_is_1_dff                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                                                   ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|master_sink_ena                                                                                                                                                                                  ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|source_state.sop                                                                                                             ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sink_ready_ctrl_d                                                                                                                                                                                ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|sop                                                                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|source_stall_reg                                                                                                    ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                      ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[14]                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[15]                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[16]                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[17]                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[18]                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[19]                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[20]                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|at_source_data[21]                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[6]                                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[5]                                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[4]                                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|count[3]                                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[7][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[5][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[7][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[5][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[7][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[5][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[6][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[4][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[6][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[4][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[6][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[4][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[3][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[1][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[3][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[1][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[3][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[1][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[2][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[0][1]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[2][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[0][2]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[2][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data|ram_in_reg[0][3]                                                                                                                                     ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated|pipeline_dffe[9] ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated|pipeline_dffe[9] ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[6]                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[5]                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[4]                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[0]                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[3]                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[2]                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl|k[1]                                                                                                                                              ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[3][3]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[2][3]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][3]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][3]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[3][4]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[2][4]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][4]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][4]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[3][5]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[2][5]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][5]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][5]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|del_np_cnt[4]                                                                                               ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|sdet.BLOCK_READY                                                                                            ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|sdft.BLOCK_DFT_I                                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|state_cnt[0]                                                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|state_cnt[1]                                                                                                                                           ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|count[0]                                                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|count[8]                                                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|count[7]                                                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|count[5]                                                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|count[3]                                                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|sdft.ENABLE_BFP_O                                                                                                                                      ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[3][3]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[0][3]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[1][3]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[2][3]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[3][4]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[0][4]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[1][4]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[2][4]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[3][5]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[0][5]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[1][5]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|r_array_out[2][5]                                                                                        ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter|safe_q[2]         ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter|safe_q[1]         ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                                          ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[8]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[7]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[6]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[5]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[4]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[3]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[2]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[1]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|out_cnt[0]                                                                                                                       ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[8]                                                                                                                                                                                                                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[7]                                                                                                                                                                                                                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[6]                                                                                                                                                                                                                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[5]                                                                                                                                                                                                                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[4]                                                                                                                                                                                                                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[3]                                                                                                                                                                                                                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[2]                                                                                                                                                                                                                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[1]                                                                                                                                                                                                                                                                                 ; 3       ;
; fft_fifo_design:inst1|fft_out_cnt[0]                                                                                                                                                                                                                                                                                 ; 3       ;
; clk                                                                                                                                                                                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~1                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~2                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~6                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~2                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[1]                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[3]                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated|safe_q[4]                                                                                   ; 2       ;
; sld_hub:auto_hub|Equal6~0                                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]~0                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|irsr_reg[4]~1                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|Equal0~1                                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|Equal0~0                                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|fifo_wrreq~0_wirecell                                                                                                            ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1|Selector2~3                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|_~4                                      ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|ram_read_address[2]~2                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|ram_read_address[1]~1                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|ram_read_address[0]~0                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux4~0                                                                                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux5~0                                                                                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux6~0                                                                                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux1~1                                                                                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux1~0                                                                                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|Mux7~0                                                                                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][0]                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[2][0]                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[3][0]                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][0]                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[1][1]                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[2][1]                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[3][1]                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt|i_array_out[0][1]                                                                                        ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[4]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[4]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[2]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[2]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_c[0]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen|rd_addr_d[0]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[3][5]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[3][3]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[3][1]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[2][5]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[2][3]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[2][1]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][5]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][4]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][3]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][2]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][1]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[1][0]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][5]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][4]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][3]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][2]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][1]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd|ram_in_reg[0][0]                                                                                                                                             ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer|wr_address_i_int[6]                                                                                                                                          ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[18]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[16]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[0]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[18]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[16]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[0]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[18]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[16]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[0]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[18]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[16]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[0]                                                                                                                                                  ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[11]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[23]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_a_bus[21]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[11]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[23]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_a_bus[21]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[11]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[23]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|rdaddress_b_bus[21]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[11]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[23]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|wraddress_b_bus[21]                                                                                                                                                 ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[0]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[0]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[0]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[0]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[1]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[1]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[1]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[1]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[2]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[2]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[2]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[2]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[6]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[6]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[6]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[6]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[4]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[4]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[4]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[4]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[5]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[5]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[5]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[5]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[3]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[3]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[3]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[3]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[7]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[7]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[7]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[7]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[8]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[8]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[8]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[8]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[9]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[9]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[9]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[9]                                                                                                                                                    ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[10]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[10]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[10]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[10]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[14]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[14]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[14]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[14]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[12]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[12]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[12]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[12]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[13]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[13]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[13]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[13]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out3[15]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out2[15]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out1[15]                                                                                                                                                   ; 2       ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc|ram_data_out0[15]                                                                                                                                                   ; 2       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                   ; Location                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ae91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024  ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1    ; fft_core_1n512cos.hex ; M4K_X27_Y16                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_be91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024  ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1    ; fft_core_2n512cos.hex ; M4K_X27_Y16                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ce91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024  ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1    ; fft_core_3n512cos.hex ; M4K_X27_Y14                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_fe91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024  ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1    ; fft_core_1n512sin.hex ; M4K_X27_Y16                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ge91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024  ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1    ; fft_core_2n512sin.hex ; M4K_X27_Y16                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_he91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024  ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 2    ; fft_core_3n512sin.hex ; M4K_X27_Y16, M4K_X27_Y14                                                                                               ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                  ; M4K_X27_Y12                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                  ; M4K_X27_Y11                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                  ; M4K_X11_Y8                                                                                                             ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                  ; M4K_X27_Y8                                                                                                             ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                  ; M4K_X27_Y13                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                  ; M4K_X27_Y10                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                  ; M4K_X11_Y7                                                                                                             ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1    ; None                  ; M4K_X27_Y9                                                                                                             ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None                  ; M4K_X11_Y15                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None                  ; M4K_X11_Y16                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None                  ; M4K_X11_Y14                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None                  ; M4K_X11_Y13                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None                  ; M4K_X11_Y12                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None                  ; M4K_X11_Y10                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None                  ; M4K_X11_Y9                                                                                                             ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None                  ; M4K_X11_Y11                                                                                                            ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 18           ; 8            ; 18           ; yes                    ; no                      ; yes                    ; yes                     ; 144   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1    ; None                  ; M4K_X27_Y7                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ps14:auto_generated|altsyncram_1hq1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; True Dual Port   ; Dual Clocks  ; 1024         ; 37           ; 1024         ; 37           ; yes                    ; no                      ; yes                    ; no                      ; 37888 ; 1024                        ; 37                          ; 1024                        ; 37                          ; 37888               ; 10   ; None                  ; M4K_X11_Y4, M4K_X11_Y2, M4K_X11_Y5, M4K_X11_Y3, M4K_X11_Y6, M4K_X27_Y4, M4K_X27_Y2, M4K_X27_Y3, M4K_X27_Y6, M4K_X27_Y5 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 12          ; 2                   ; 36                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 18                ;
; Embedded Multiplier Blocks            ; 6           ; --                  ; 18                ;
; Embedded Multiplier 9-bit elements    ; 12          ; 2                   ; 36                ;
; Signed Embedded Multipliers           ; 12          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                             ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y15_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y15_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y16_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y10_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y10_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y9_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y9_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y12_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y12_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|mac_mult8 ;                           ; DSPMULT_X20_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|mac_out9     ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y13_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|mac_mult8 ;                           ; DSPMULT_X20_Y13_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 4,547 / 26,052 ( 17 % ) ;
; C16 interconnects          ; 18 / 1,156 ( 2 % )      ;
; C4 interconnects           ; 2,407 / 17,952 ( 13 % ) ;
; Direct links               ; 708 / 26,052 ( 3 % )    ;
; Global clocks              ; 6 / 8 ( 75 % )          ;
; Local interconnects        ; 1,990 / 8,256 ( 24 % )  ;
; R24 interconnects          ; 80 / 1,020 ( 8 % )      ;
; R4 interconnects           ; 3,201 / 22,440 ( 14 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.43) ; Number of LABs  (Total = 296) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 13                            ;
; 3                                           ; 9                             ;
; 4                                           ; 4                             ;
; 5                                           ; 11                            ;
; 6                                           ; 8                             ;
; 7                                           ; 10                            ;
; 8                                           ; 11                            ;
; 9                                           ; 12                            ;
; 10                                          ; 6                             ;
; 11                                          ; 8                             ;
; 12                                          ; 1                             ;
; 13                                          ; 8                             ;
; 14                                          ; 3                             ;
; 15                                          ; 2                             ;
; 16                                          ; 181                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.23) ; Number of LABs  (Total = 296) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 54                            ;
; 1 Clock                            ; 276                           ;
; 1 Clock enable                     ; 230                           ;
; 1 Sync. clear                      ; 27                            ;
; 1 Sync. load                       ; 46                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 9                             ;
; 2 Clocks                           ; 16                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 22.13) ; Number of LABs  (Total = 296) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 7                             ;
; 3                                            ; 3                             ;
; 4                                            ; 10                            ;
; 5                                            ; 4                             ;
; 6                                            ; 4                             ;
; 7                                            ; 1                             ;
; 8                                            ; 9                             ;
; 9                                            ; 8                             ;
; 10                                           ; 10                            ;
; 11                                           ; 4                             ;
; 12                                           ; 1                             ;
; 13                                           ; 4                             ;
; 14                                           ; 6                             ;
; 15                                           ; 2                             ;
; 16                                           ; 13                            ;
; 17                                           ; 0                             ;
; 18                                           ; 9                             ;
; 19                                           ; 2                             ;
; 20                                           ; 4                             ;
; 21                                           ; 2                             ;
; 22                                           ; 8                             ;
; 23                                           ; 4                             ;
; 24                                           ; 9                             ;
; 25                                           ; 9                             ;
; 26                                           ; 15                            ;
; 27                                           ; 12                            ;
; 28                                           ; 31                            ;
; 29                                           ; 19                            ;
; 30                                           ; 21                            ;
; 31                                           ; 19                            ;
; 32                                           ; 43                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.15) ; Number of LABs  (Total = 296) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 53                            ;
; 2                                               ; 17                            ;
; 3                                               ; 21                            ;
; 4                                               ; 18                            ;
; 5                                               ; 15                            ;
; 6                                               ; 14                            ;
; 7                                               ; 13                            ;
; 8                                               ; 24                            ;
; 9                                               ; 31                            ;
; 10                                              ; 17                            ;
; 11                                              ; 14                            ;
; 12                                              ; 14                            ;
; 13                                              ; 13                            ;
; 14                                              ; 9                             ;
; 15                                              ; 4                             ;
; 16                                              ; 14                            ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.34) ; Number of LABs  (Total = 296) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 9                             ;
; 3                                            ; 31                            ;
; 4                                            ; 21                            ;
; 5                                            ; 16                            ;
; 6                                            ; 6                             ;
; 7                                            ; 8                             ;
; 8                                            ; 16                            ;
; 9                                            ; 13                            ;
; 10                                           ; 12                            ;
; 11                                           ; 12                            ;
; 12                                           ; 18                            ;
; 13                                           ; 17                            ;
; 14                                           ; 22                            ;
; 15                                           ; 12                            ;
; 16                                           ; 2                             ;
; 17                                           ; 8                             ;
; 18                                           ; 6                             ;
; 19                                           ; 11                            ;
; 20                                           ; 5                             ;
; 21                                           ; 7                             ;
; 22                                           ; 7                             ;
; 23                                           ; 4                             ;
; 24                                           ; 4                             ;
; 25                                           ; 5                             ;
; 26                                           ; 1                             ;
; 27                                           ; 4                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 3                             ;
; 31                                           ; 3                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Mon Mar 03 19:33:45 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fft_t -c fft_t
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP2C8Q208C8 for design "fft_t"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5Q208C8 is compatible
    Info (176445): Device EP2C5Q208I8 is compatible
    Info (176445): Device EP2C8Q208I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS54p/nCEO~ is reserved at location 108
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fft_t.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC_CLK
        Info (176357): Destination node DAC_CLK
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset_n (placed in PIN 27 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|gap_reg
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|gap_reg
        Info (176357): Destination node fft_fifo_design:inst1|sink_sop_r
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count[0]
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count[1]
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count[2]
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count[3]
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count[4]
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count[5]
        Info (176357): Destination node fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|lpp_count[6]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node sld_hub:auto_hub|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|clr_reg~_wirecell
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 12 output pins without output pin load capacitance assignment
    Info (306007): Pin "point_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ADC_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DAC_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ADC_state" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "source_real[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "source_real[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "source_real[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "source_real[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "source_real[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "source_real[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "source_real[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "source_real[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (144001): Generated suppressed messages file C:/Users/CTQ/Desktop/FFT/FFT__Protype/FFT_Protype_1_No_Expand_No_ABS/fft_t.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Mon Mar 03 19:34:02 2014
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/CTQ/Desktop/FFT/FFT__Protype/FFT_Protype_1_No_Expand_No_ABS/fft_t.fit.smsg.


