// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module DCache(
  input          clock,
                 reset,
                 auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_out_b_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_out_b_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0]  auto_out_b_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_out_b_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_b_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 io_cpu_req_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_cpu_req_bits_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [5:0]   io_cpu_req_bits_tag,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [4:0]   io_cpu_req_bits_cmd,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_cpu_req_bits_size,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_cpu_req_bits_signed,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_cpu_req_bits_dprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_cpu_req_bits_dv,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s1_kill,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_cpu_s1_data_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [3:0]   io_cpu_s1_data_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_resp_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_ae_ptw,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_ae_final,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_pf,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_gf,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_hr,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_hw,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_hx,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [43:0]  io_ptw_resp_bits_pte_ppn,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_resp_bits_pte_d,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_pte_a,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_pte_g,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_pte_u,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_pte_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_pte_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_pte_r,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_pte_v,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_resp_bits_gpa_is_pte,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_ptbr_mode,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [8:0]   io_ptw_ptbr_asid,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [21:0]  io_ptw_ptbr_ppn,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_status_debug,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_status_mxr,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_status_sum,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_0_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_ptw_pmp_0_cfg_res,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_0_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_0_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_0_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_0_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0]  io_ptw_pmp_0_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_ptw_pmp_0_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_1_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_ptw_pmp_1_cfg_res,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_1_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_1_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_1_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_1_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0]  io_ptw_pmp_1_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_ptw_pmp_1_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_2_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_ptw_pmp_2_cfg_res,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_2_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_2_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_2_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_2_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0]  io_ptw_pmp_2_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_ptw_pmp_2_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_3_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_ptw_pmp_3_cfg_res,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_3_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_3_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_3_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_3_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0]  io_ptw_pmp_3_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_ptw_pmp_3_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_4_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_ptw_pmp_4_cfg_res,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_4_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_4_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_4_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_4_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0]  io_ptw_pmp_4_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_ptw_pmp_4_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_5_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_ptw_pmp_5_cfg_res,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_5_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_5_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_5_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_5_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0]  io_ptw_pmp_5_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_ptw_pmp_5_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_6_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_ptw_pmp_6_cfg_res,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_6_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_6_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_6_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_6_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0]  io_ptw_pmp_6_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_ptw_pmp_6_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_7_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]   io_ptw_pmp_7_cfg_res,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_7_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input          io_ptw_pmp_7_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_7_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_pmp_7_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0]  io_ptw_pmp_7_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0]  io_ptw_pmp_7_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  output         auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_out_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         io_cpu_req_ready,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_nack,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_resp_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [31:0]  io_cpu_resp_bits_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [5:0]   io_cpu_resp_bits_tag,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [4:0]   io_cpu_resp_bits_cmd,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [1:0]   io_cpu_resp_bits_size,	// src/main/scala/rocket/HellaCache.scala:234:14
  output         io_cpu_resp_bits_signed,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [1:0]   io_cpu_resp_bits_dprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  output         io_cpu_resp_bits_dv,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [31:0]  io_cpu_resp_bits_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [3:0]   io_cpu_resp_bits_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  output         io_cpu_resp_bits_replay,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_resp_bits_has_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [31:0]  io_cpu_resp_bits_data_word_bypass,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_resp_bits_data_raw,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_resp_bits_store_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output         io_cpu_replay_next,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_xcpt_ma_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_xcpt_ma_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_xcpt_pf_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_xcpt_pf_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_xcpt_gf_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_xcpt_gf_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_xcpt_ae_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_s2_xcpt_ae_st,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [31:0]  io_cpu_s2_gpa,	// src/main/scala/rocket/HellaCache.scala:234:14
  output         io_cpu_ordered,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_perf_release,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_cpu_perf_grant,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_req_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [19:0]  io_ptw_req_bits_bits_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  output         io_ptw_req_bits_bits_need_gpa,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_req_bits_bits_vstage1,	// src/main/scala/rocket/HellaCache.scala:234:14
                 io_ptw_req_bits_bits_stage2	// src/main/scala/rocket/HellaCache.scala:234:14
);

  wire              _io_cpu_replay_next_output;	// src/main/scala/rocket/DCache.scala:926:39
  wire              _io_cpu_s2_xcpt_ma_st_output;	// src/main/scala/rocket/DCache.scala:909:24
  wire              _io_cpu_s2_xcpt_ma_ld_output;	// src/main/scala/rocket/DCache.scala:909:24
  wire              _io_cpu_s2_xcpt_ae_st_output;	// src/main/scala/rocket/DCache.scala:909:24
  wire              _io_cpu_s2_xcpt_ae_ld_output;	// src/main/scala/rocket/DCache.scala:909:24
  wire              _io_cpu_s2_xcpt_gf_st_output;	// src/main/scala/rocket/DCache.scala:909:24
  wire              _io_cpu_s2_xcpt_gf_ld_output;	// src/main/scala/rocket/DCache.scala:909:24
  wire              _io_cpu_s2_xcpt_pf_st_output;	// src/main/scala/rocket/DCache.scala:909:24
  wire              _io_cpu_s2_xcpt_pf_ld_output;	// src/main/scala/rocket/DCache.scala:909:24
  wire [17:0]       metaArb_io_in_7_bits_data;	// src/main/scala/rocket/DCache.scala:890:97
  wire              metaArb_io_in_4_valid;	// src/main/scala/util/package.scala:81:59
  wire [15:0]       dataArb_io_in_2_bits_addr;	// src/main/scala/rocket/DCache.scala:880:72
  wire              dataArb_io_in_2_valid;	// src/main/scala/rocket/DCache.scala:877:41
  wire [1:0]        newCoh_state;	// src/main/scala/rocket/DCache.scala:789:27
  wire [25:0]       _GEN;	// src/main/scala/rocket/DCache.scala:750:30, :818:44, :821:34
  wire [9:0]        metaArb_io_in_6_bits_idx;	// src/main/scala/rocket/DCache.scala:749:29, :818:44, :820:33
  wire              metaArb_io_in_6_valid;	// src/main/scala/rocket/DCache.scala:746:26, :818:44, :819:30
  wire              dataArb_io_in_1_bits_write;	// src/main/scala/rocket/DCache.scala:704:33, :729:68, :732:29
  wire              dataArb_io_in_1_valid;	// src/main/scala/rocket/DCache.scala:698:26, :729:68, :732:29, :734:32
  wire [17:0]       metaArb_io_in_3_bits_data;	// src/main/scala/rocket/DCache.scala:723:134
  wire              metaArb_io_in_3_valid;	// src/main/scala/rocket/DCache.scala:718:53
  wire [15:0]       dataArb_io_in_1_bits_addr;	// src/main/scala/rocket/DCache.scala:705:32
  wire [3:0]        dataArb_io_in_0_bits_eccMask;	// src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wordMask;	// src/main/scala/rocket/DCache.scala:532:55
  wire [511:0]      dataArb_io_in_0_bits_wdata;	// src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_addr;	// src/main/scala/rocket/DCache.scala:526:36
  wire              dataArb_io_in_0_valid;	// src/main/scala/rocket/DCache.scala:494:44
  wire [17:0]       metaArb_io_in_2_bits_data;	// src/main/scala/rocket/DCache.scala:444:97
  wire [17:0]       metaArb_io_in_1_bits_data;	// src/main/scala/rocket/DCache.scala:435:14
  wire [9:0]        metaArb_io_in_1_bits_idx;	// src/main/scala/rocket/DCache.scala:430:35
  wire [9:0]        metaArb_io_in_3_bits_idx;	// src/main/scala/rocket/DCache.scala:430:76
  wire [9:0]        metaArb_io_in_4_bits_idx;	// src/main/scala/rocket/DCache.scala:1176:47
  wire              metaArb_io_in_1_valid;	// src/main/scala/rocket/DCache.scala:427:43
  wire              metaArb_io_in_2_valid;	// src/main/scala/rocket/DCache.scala:423:62
  wire [15:0]       s2_meta_corrected_0_tag;	// src/main/scala/rocket/DCache.scala:338:99
  wire              readEnable;	// src/main/scala/rocket/DCache.scala:291:59
  wire              writeEnable;	// src/main/scala/rocket/DCache.scala:287:27
  wire [9:0]        metaArb_io_in_7_bits_idx;	// src/main/scala/rocket/DCache.scala:240:58
  wire [15:0]       dataArb_io_in_3_bits_addr;	// src/main/scala/rocket/DCache.scala:222:30
  wire [15:0]       _metaArb_io_in_5_bits_addr_T;	// src/main/scala/rocket/DCache.scala:222:89
  wire              dataArb_io_in_3_valid;	// src/main/scala/rocket/DCache.scala:219:46
  reg  [9:0]        flushCounter;	// src/main/scala/rocket/DCache.scala:202:29
  reg               resetting;	// src/main/scala/rocket/DCache.scala:201:26
  reg  [1:0]        s1_tlb_req_prv;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [4:0]        s1_tlb_req_cmd;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [1:0]        s1_tlb_req_size;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [31:0]       s1_tlb_req_vaddr;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [1:0]        s1_req_dprv;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [1:0]        s1_req_size;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [4:0]        s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [31:0]       s1_req_addr;	// src/main/scala/rocket/DCache.scala:173:25
  wire [31:0]       s0_req_addr;	// src/main/scala/rocket/DCache.scala:169:24
  reg  [31:0]       probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29
  wire [511:0]      tl_out_a_bits_data;	// src/main/scala/rocket/DCache.scala:136:22
  wire [63:0]       tl_out_a_bits_mask;	// src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_bits_user_amba_prot_privileged;	// src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/rocket/DCache.scala:136:22
  wire [31:0]       tl_out_a_bits_address;	// src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_bits_source;	// src/main/scala/rocket/DCache.scala:136:22
  wire [3:0]        tl_out_a_bits_size;	// src/main/scala/rocket/DCache.scala:136:22
  wire [2:0]        tl_out_a_bits_param;	// src/main/scala/rocket/DCache.scala:136:22
  wire [2:0]        tl_out_a_bits_opcode;	// src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_valid;	// src/main/scala/rocket/DCache.scala:136:22
  wire              _pma_checker_mpu_physaddr_31;	// src/main/scala/rocket/TLB.scala:403:25
  wire              _tlb_mpu_physaddr_31;	// src/main/scala/rocket/TLB.scala:403:25
  wire [17:0]       _tag_array_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire              _lfsr_prng_io_out_0;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_1;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_2;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_3;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_4;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_5;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_6;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_7;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_8;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_9;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_10;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_11;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_12;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_13;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_14;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _lfsr_prng_io_out_15;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire              _pma_checker_entries_barrier_5_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_5_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_4_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_3_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_2_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_1_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_entries_barrier_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _pma_checker_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19
  wire              _pma_checker_pmp_io_w;	// src/main/scala/rocket/TLB.scala:405:19
  wire              _pma_checker_pmp_io_x;	// src/main/scala/rocket/TLB.scala:405:19
  wire              _tlb_entries_barrier_5_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_5_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_4_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_3_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_2_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_1_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_u;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_ae_ptw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_ae_final;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_ae_stage2;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_pf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_gf;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_sw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_sx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_sr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_hw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_hx;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_hr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_pw;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_px;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_pr;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_ppp;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_pal;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_paa;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_eff;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_entries_barrier_io_y_c;	// src/main/scala/util/package.scala:267:25
  wire              _tlb_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19
  wire              _tlb_pmp_io_w;	// src/main/scala/rocket/TLB.scala:405:19
  wire              _tlb_pmp_io_x;	// src/main/scala/rocket/TLB.scala:405:19
  wire              nodeOut_a_ready = auto_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_b_valid = auto_out_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_b_bits_opcode = auto_out_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_b_bits_param = auto_out_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_b_bits_size = auto_out_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_b_bits_source = auto_out_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]       nodeOut_b_bits_address = auto_out_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       nodeOut_b_bits_mask = auto_out_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0]      nodeOut_b_bits_data = auto_out_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_b_bits_corrupt = auto_out_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_ready = auto_out_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_d_valid = auto_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_d_bits_opcode = auto_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_d_bits_param = auto_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_d_bits_size = auto_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_d_bits_source = auto_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_d_bits_sink = auto_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_d_bits_denied = auto_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0]      nodeOut_d_bits_data = auto_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_e_ready = auto_out_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              tlb_satp_mode = io_ptw_ptbr_mode;	// src/main/scala/rocket/TLB.scala:362:17
  wire [8:0]        tlb_satp_asid = io_ptw_ptbr_asid;	// src/main/scala/rocket/TLB.scala:362:17
  wire [21:0]       tlb_satp_ppn = io_ptw_ptbr_ppn;	// src/main/scala/rocket/TLB.scala:362:17
  wire              tlb_newEntry_u = io_ptw_resp_bits_pte_u;	// src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_ae_ptw = io_ptw_resp_bits_ae_ptw;	// src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_ae_final = io_ptw_resp_bits_ae_final;	// src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_pf = io_ptw_resp_bits_pf;	// src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_gf = io_ptw_resp_bits_gf;	// src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_hw = io_ptw_resp_bits_hw;	// src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_hx = io_ptw_resp_bits_hx;	// src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_hr = io_ptw_resp_bits_hr;	// src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_sum = io_ptw_status_sum;	// src/main/scala/rocket/TLB.scala:502:16
  wire              tlb_mxr = io_ptw_status_mxr;	// src/main/scala/rocket/TLB.scala:510:31
  wire [5:0]        s0_req_tag = io_cpu_req_bits_tag;	// src/main/scala/rocket/DCache.scala:169:24
  wire [4:0]        s0_req_cmd = io_cpu_req_bits_cmd;	// src/main/scala/rocket/DCache.scala:169:24
  wire [1:0]        s0_req_size = io_cpu_req_bits_size;	// src/main/scala/rocket/DCache.scala:169:24
  wire              s0_req_signed = io_cpu_req_bits_signed;	// src/main/scala/rocket/DCache.scala:169:24
  wire [1:0]        s0_req_dprv = io_cpu_req_bits_dprv;	// src/main/scala/rocket/DCache.scala:169:24
  wire              s0_req_dv = io_cpu_req_bits_dv;	// src/main/scala/rocket/DCache.scala:169:24
  wire [6:0]        tlb_hits = 7'h40;	// src/main/scala/rocket/TLB.scala:434:17
  wire [6:0]        pma_checker_hits = 7'h40;	// src/main/scala/rocket/TLB.scala:434:17
  wire [6:0]        tlb_gf_ld_array = 7'h0;	// src/main/scala/rocket/TLB.scala:592:24
  wire [6:0]        tlb_gf_st_array = 7'h0;	// src/main/scala/rocket/TLB.scala:593:24
  wire [6:0]        tlb_gf_inst_array = 7'h0;	// src/main/scala/rocket/TLB.scala:594:26
  wire [6:0]        tlb_gpa_hits_need_gpa_mask = 7'h0;	// src/main/scala/rocket/TLB.scala:597:73
  wire [6:0]        pma_checker_gf_ld_array = 7'h0;	// src/main/scala/rocket/TLB.scala:592:24
  wire [6:0]        pma_checker_gf_st_array = 7'h0;	// src/main/scala/rocket/TLB.scala:593:24
  wire [6:0]        pma_checker_gf_inst_array = 7'h0;	// src/main/scala/rocket/TLB.scala:594:26
  wire [6:0]        pma_checker_gpa_hits_need_gpa_mask = 7'h0;	// src/main/scala/rocket/TLB.scala:597:73
  wire [5:0]        tlb_real_hits = 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/util/package.scala:45:27
  wire [5:0]        tlb_stage1_bypass = 6'h0;	// src/main/scala/rocket/TLB.scala:509:61, :512:74
  wire [5:0]        pma_checker_real_hits = 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/util/package.scala:45:27
  wire [5:0]        pma_checker_special_entry_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24, :512:74
  wire [5:0]        pma_checker_superpage_entries_0_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24, :512:74
  wire [5:0]        pma_checker_superpage_entries_1_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24, :512:74
  wire [5:0]        pma_checker_superpage_entries_2_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24, :512:74
  wire [5:0]        pma_checker_superpage_entries_3_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24, :512:74
  wire [5:0]        pma_checker_sectored_entries_0_0_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24, :512:74
  wire [5:0]        pma_checker_stage1_bypass = 6'h0;	// src/main/scala/rocket/TLB.scala:509:61, :512:74
  wire [1:0]        tlb_real_hits_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_real_hits_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_waddr = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:469:22
  wire [1:0]        tlb_idx = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:163:13
  wire [1:0]        pma_checker_real_hits_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_real_hits_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_special_entry_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_special_entry_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_special_entry_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_special_entry_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_waddr = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:469:22
  wire [1:0]        pma_checker_superpage_entries_0_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_0_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_0_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_0_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_1_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_1_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_1_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_1_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_2_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_2_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_2_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_2_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_3_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_3_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_3_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_3_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_idx = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:163:13
  wire [1:0]        pma_checker_sectored_entries_0_0_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_sectored_entries_0_0_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_sectored_entries_0_0_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_sectored_entries_0_0_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        dataArb_io_in_3_bits_wordMask_mask_upper_mask_1 = 2'h0;	// src/main/scala/rocket/DCache.scala:225:27, src/main/scala/rocket/HellaCache.scala:234:14
  wire [1:0]        s1_meta_hit_state_meta_state = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Metadata.scala:160:20
  wire [1:0]        voluntaryNewCoh_state = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Metadata.scala:160:20
  wire [1:0]        metaArb_io_in_1_bits_data_new_meta_coh_meta_state = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Metadata.scala:160:20
  wire [1:0]        probe_bits_res_param = 2'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14
  wire [1:0]        metaArb_io_in_0_bits_data_meta_state = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Metadata.scala:160:20
  wire [1:0]        metaArb_io_in_0_bits_data_meta_1_coh_state = 2'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, :299:20
  wire              nodeOut_a_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_bits_user_amba_prot_bufferable = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_bits_user_amba_prot_modifiable = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_bits_user_amba_prot_readalloc = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_bits_user_amba_prot_writealloc = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_bits_user_amba_prot_privileged = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              tl_out_a_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:136:22
  wire              nodeOut_a_deq_bits_user_amba_prot_secure = 1'h1;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              a_source = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              tl_out_a_bits_a_mask_acc = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_1 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_2 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_3 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_4 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_5 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_6 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_7 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_8 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_9 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_10 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_11 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_12 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_13 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_14 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_15 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_16 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_17 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_18 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_19 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_20 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_21 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_22 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_23 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_24 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_25 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_26 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_27 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_28 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_29 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_30 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_31 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_32 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_33 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_34 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_35 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_36 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_37 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_38 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_39 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_40 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_41 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_42 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_43 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_44 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_45 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_46 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_47 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_48 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_49 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_50 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_51 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_52 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_53 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_54 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_55 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_56 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_57 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_58 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_59 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_60 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_61 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_size_5 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire              tl_out_a_bits_a_mask_acc_62 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_63 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_64 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_65 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_66 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_67 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_68 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_69 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_70 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_71 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_72 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_73 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_74 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_75 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_76 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_77 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_78 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_79 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_80 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_81 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_82 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_83 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_84 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_85 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_86 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_87 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_88 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_89 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_90 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_91 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_92 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_93 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_94 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_95 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_96 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_97 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_98 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_99 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_100 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_101 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_102 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_103 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_104 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_105 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_106 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_107 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_108 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_109 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_110 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_111 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_112 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_113 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_114 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_115 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_116 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_117 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_118 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_119 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_120 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_121 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_122 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_123 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_124 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire              tl_out_a_bits_a_mask_acc_125 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:215:29
  wire [24:0]       pma_checker_special_entry_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]       pma_checker_superpage_entries_0_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]       pma_checker_superpage_entries_1_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]       pma_checker_superpage_entries_2_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]       pma_checker_superpage_entries_3_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]       pma_checker_sectored_entries_0_0_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [15:0]       metaArb_io_in_0_bits_data_meta_1_tag = 16'h0;	// src/main/scala/rocket/DCache.scala:344:40, src/main/scala/rocket/HellaCache.scala:299:20
  wire [1:0]        tl_out_a_bits_a_mask_lo_lo_lo_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_lo_lo_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_lo_lo_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_lo_lo_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_lo_hi_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_lo_hi_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_lo_hi_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_lo_hi_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_hi_lo_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_hi_lo_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_hi_lo_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_hi_lo_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_hi_hi_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_hi_hi_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_hi_hi_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_lo_hi_hi_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_lo_lo_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_lo_lo_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_lo_lo_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_lo_lo_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_lo_hi_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_lo_hi_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_lo_hi_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_lo_hi_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_hi_lo_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_hi_lo_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_hi_lo_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_hi_lo_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_hi_hi_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_hi_hi_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_hi_hi_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        tl_out_a_bits_a_mask_hi_hi_hi_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [5:0]        tlb_stage2_bypass = 6'h3F;	// src/main/scala/rocket/TLB.scala:515:27, :599:14
  wire [5:0]        tlb_gpa_hits_hit_mask = 6'h3F;	// src/main/scala/rocket/TLB.scala:598:82, :599:14
  wire [5:0]        tlb_gpa_hits = 6'h3F;	// src/main/scala/rocket/TLB.scala:599:14
  wire [5:0]        pma_checker_stage2_bypass = 6'h3F;	// src/main/scala/rocket/TLB.scala:515:27, :599:14
  wire [5:0]        pma_checker_gpa_hits_hit_mask = 6'h3F;	// src/main/scala/rocket/TLB.scala:598:82, :599:14
  wire [5:0]        pma_checker_gpa_hits = 6'h3F;	// src/main/scala/rocket/TLB.scala:599:14
  wire              nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_c_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              tlb_priv_v = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:358:34
  wire              tlb_stage1_en = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:363:29
  wire              tlb_vstage1_en = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:365:48
  wire              tlb_stage2_en = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:367:48
  wire              tlb_vm_enabled = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:388:61
  wire              tlb_vsatp_mode_mismatch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:392:78
  wire              tlb_do_refill = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:397:29
  wire              tlb_sector_hits_0 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:162:55
  wire              tlb_superpage_hits_0 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:178:18
  wire              tlb_superpage_hits_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:178:18
  wire              tlb_superpage_hits_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:178:18
  wire              tlb_superpage_hits_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:178:18
  wire              tlb_hitsVec_0 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              tlb_hitsVec_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              tlb_hitsVec_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              tlb_hitsVec_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              tlb_hitsVec_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              tlb_hitsVec_5 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              tlb_refill_v = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:440:33
  wire              tlb_newEntry_ae_stage2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_fragmented_superpage = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_cmd_readx = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:567:37
  wire              tlb_tlb_hit_if_not_gpa_miss = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:602:43
  wire              tlb_tlb_hit = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:603:40
  wire              tlb_tlb_miss = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:605:64
  wire              tlb_state_reg_left_subtree_state = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/package.scala:163:13
  wire              tlb_state_reg_right_subtree_state = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Replacement.scala:198:38
  wire              tlb_multipleHits_leftOne = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              tlb_multipleHits_leftOne_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              tlb_multipleHits_rightOne = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              tlb_multipleHits_rightOne_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:16
  wire              tlb_multipleHits_rightTwo = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              tlb_multipleHits_leftOne_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:16
  wire              tlb_multipleHits_leftTwo = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              tlb_multipleHits_leftOne_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              tlb_multipleHits_leftOne_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              tlb_multipleHits_rightOne_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              tlb_multipleHits_rightOne_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:16
  wire              tlb_multipleHits_rightTwo_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              tlb_multipleHits_rightOne_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:16
  wire              tlb_multipleHits_rightTwo_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              tlb_multipleHits = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              pma_checker_priv_v = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:358:34
  wire              pma_checker_satp_mode = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:362:17
  wire              pma_checker_stage1_en = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:363:29
  wire              pma_checker_vstage1_en = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:365:48
  wire              pma_checker_stage2_en = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:367:48
  wire              pma_checker_vm_enabled = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:388:61
  wire              pma_checker_vsatp_mode_mismatch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:392:78
  wire              pma_checker_do_refill = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:397:29
  wire              pma_checker_invalidate_refill = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:399:88
  wire              pma_checker_sector_hits_0 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:162:55
  wire              pma_checker_superpage_hits_0 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:178:18
  wire              pma_checker_superpage_hits_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:178:18
  wire              pma_checker_superpage_hits_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:178:18
  wire              pma_checker_superpage_hits_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:178:18
  wire              pma_checker_hitsVec_0 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              pma_checker_hitsVec_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              pma_checker_hitsVec_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              pma_checker_hitsVec_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              pma_checker_hitsVec_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              pma_checker_hitsVec_5 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:432:44
  wire              pma_checker_refill_v = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:440:33
  wire              pma_checker_newEntry_u = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_g = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_ae_ptw = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_ae_final = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_ae_stage2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_pf = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_gf = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_sw = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_sx = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_sr = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_hw = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_hx = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_hr = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_newEntry_fragmented_superpage = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:441:24
  wire              pma_checker_sum = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:502:16
  wire              pma_checker_mxr = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:510:31
  wire              pma_checker_cmd_readx = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:567:37
  wire              pma_checker_tlb_hit_if_not_gpa_miss = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:602:43
  wire              pma_checker_tlb_hit = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:603:40
  wire              pma_checker_tlb_miss = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:605:64
  wire              pma_checker_state_reg_left_subtree_state = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/package.scala:163:13
  wire              pma_checker_state_reg_right_subtree_state = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Replacement.scala:198:38
  wire              pma_checker_multipleHits_leftOne = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              pma_checker_multipleHits_leftOne_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              pma_checker_multipleHits_rightOne = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              pma_checker_multipleHits_rightOne_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:16
  wire              pma_checker_multipleHits_rightTwo = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              pma_checker_multipleHits_leftOne_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:16
  wire              pma_checker_multipleHits_leftTwo = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              pma_checker_multipleHits_leftOne_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              pma_checker_multipleHits_leftOne_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              pma_checker_multipleHits_rightOne_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:178:18
  wire              pma_checker_multipleHits_rightOne_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:16
  wire              pma_checker_multipleHits_rightTwo_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              pma_checker_multipleHits_rightOne_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:16
  wire              pma_checker_multipleHits_rightTwo_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              pma_checker_multipleHits = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:183:49
  wire              tl_out_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:136:22
  wire              nodeOut_a_deq_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              nodeOut_a_deq_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              s0_req_no_alloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:169:24
  wire              s0_req_no_xcpt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:169:24
  wire              s1_waw_hazard = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:193:27
  wire              dataArb_io_in_3_bits_wordMask_mask_upper_mask = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:225:27
  wire              s1_victim_way = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:276:27
  wire              s2_store_merge = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:365:28
  wire              s2_data_error = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/package.scala:81:59
  wire              s2_data_error_uncorrectable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/package.scala:81:59
  wire              s2_valid_data_error = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:398:63
  wire              s2_cannot_victimize = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:405:45
  wire              s2_correct = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:464:97
  wire              s2_valid_correct = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:466:74
  wire              pstore1_merge_likely = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:476:68
  wire              pstore1_merge = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:477:38
  wire              pstore_drain_s2_kill = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:492:25
  wire              dataArb_io_in_0_valid_s2_kill = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:492:25
  wire              get_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire              get_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire              get_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire              get_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire              get_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire              get_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire              get_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire              get_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:454:17
  wire              put_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:473:17
  wire              put_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:473:17
  wire              put_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:473:17
  wire              put_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:473:17
  wire              put_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:473:17
  wire              put_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:473:17
  wire              put_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:473:17
  wire              put_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:473:17
  wire              putpartial_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:492:17
  wire              putpartial_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:492:17
  wire              putpartial_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:492:17
  wire              putpartial_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:492:17
  wire              putpartial_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:492:17
  wire              putpartial_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:492:17
  wire              putpartial_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:492:17
  wire              putpartial_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:492:17
  wire              atomics_a_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_4_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_4_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_4_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_4_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_4_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_4_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_4_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_4_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_user_amba_prot_bufferable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              atomics_user_amba_prot_modifiable = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              atomics_user_amba_prot_readalloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              atomics_user_amba_prot_writealloc = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              atomics_user_amba_prot_privileged = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              atomics_user_amba_prot_secure = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              atomics_user_amba_prot_fetch = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              atomics_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18
  wire              tl_out_a_bits_a_source = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17
  wire              tl_out_a_bits_a_mask_size = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire              tl_out_a_bits_a_mask_bit = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire              tl_out_a_bits_a_mask_size_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire              tl_out_a_bits_a_mask_bit_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire              tl_out_a_bits_a_mask_size_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire              tl_out_a_bits_a_mask_bit_2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire              tl_out_a_bits_a_mask_size_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire              tl_out_a_bits_a_mask_bit_3 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire              tl_out_a_bits_a_mask_size_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:209:26
  wire              tl_out_a_bits_a_mask_bit_4 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire              tl_out_a_bits_a_mask_bit_5 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:210:26
  wire              nackResponseMessage_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              nackResponseMessage_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              nackResponseMessage_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              nackResponseMessage_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              nackResponseMessage_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              nackResponseMessage_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              nackResponseMessage_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              nackResponseMessage_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:412:17
  wire              dirtyReleaseMessage_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:428:17
  wire              dirtyReleaseMessage_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:428:17
  wire              dirtyReleaseMessage_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:428:17
  wire              dirtyReleaseMessage_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:428:17
  wire              dirtyReleaseMessage_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:428:17
  wire              dirtyReleaseMessage_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:428:17
  wire              dirtyReleaseMessage_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:428:17
  wire              dirtyReleaseMessage_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:428:17
  wire              probe_bits_res_source = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:1178:19
  wire              probe_bits_res_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:1178:19
  wire              nodeOut_c_bits_legal = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Parameters.scala:673:26
  wire              nodeOut_c_bits_c_source = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_c_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_c_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_c_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_c_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_c_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_c_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_c_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_c_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:378:17
  wire              nodeOut_c_bits_legal_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Parameters.scala:673:26
  wire              nodeOut_c_bits_c_1_source = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              nodeOut_c_bits_c_1_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              nodeOut_c_bits_c_1_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              nodeOut_c_bits_c_1_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              nodeOut_c_bits_c_1_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              nodeOut_c_bits_c_1_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              nodeOut_c_bits_c_1_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              nodeOut_c_bits_c_1_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              nodeOut_c_bits_c_1_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:393:17
  wire              io_cpu_resp_bits_data_doZero = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/AMOALU.scala:42:31
  wire [2:0]        nodeOut_c_bits_c_1_opcode = 3'h7;	// src/main/scala/tilelink/Edges.scala:393:17
  wire [2:0]        tlb_real_hits_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_real_hits_hi = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_real_hits_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_real_hits_hi = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_special_entry_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_special_entry_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_special_entry_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_0_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_0_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_0_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_1_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_1_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_1_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_2_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_2_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_2_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_3_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_3_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_3_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_sectored_entries_0_0_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_sectored_entries_0_0_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_sectored_entries_0_0_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        get_param = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]        put_opcode = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]        put_param = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]        putpartial_param = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:492:17
  wire [2:0]        atomics_a_1_param = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]        atomics_a_5_param = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        probe_bits_res_opcode = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire [3:0]        s0_req_mask = 4'h0;	// src/main/scala/rocket/DCache.scala:169:24, src/main/scala/rocket/HellaCache.scala:234:14
  wire [3:0]        dataArb_io_in_3_bits_wordMask_mask_upper_mask_2 = 4'h0;	// src/main/scala/rocket/DCache.scala:225:27, src/main/scala/rocket/HellaCache.scala:234:14
  wire [3:0]        probe_bits_res_size = 4'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14
  wire [7:0]        dataArb_io_in_3_bits_wordMask_mask_upper_mask_3 = 8'h0;	// src/main/scala/rocket/DCache.scala:225:27
  wire [6:0]        tlb_hr_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:516:21, :518:21
  wire [6:0]        tlb_hw_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:517:21, :518:21
  wire [6:0]        tlb_hx_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:518:21
  wire [6:0]        pma_checker_hr_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:516:21, :518:21
  wire [6:0]        pma_checker_hw_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:517:21, :518:21
  wire [6:0]        pma_checker_hx_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:518:21
  wire [3:0]        tl_out_a_bits_a_mask_lo_lo_lo_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_lo_lo_lo_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_lo_lo_hi_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_lo_lo_hi_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_lo_hi_lo_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_lo_hi_lo_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_lo_hi_hi_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_lo_hi_hi_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_hi_lo_lo_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_hi_lo_lo_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_hi_lo_hi_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_hi_lo_hi_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_hi_hi_lo_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_hi_hi_lo_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_hi_hi_hi_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]        tl_out_a_bits_a_mask_hi_hi_hi_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [19:0]       pma_checker_refill_ppn = 20'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:395:44
  wire [19:0]       pma_checker_newEntry_ppn = 20'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:441:24
  wire [8:0]        pma_checker_satp_asid = 9'h0;	// src/main/scala/rocket/DCache.scala:267:18, src/main/scala/rocket/TLB.scala:362:17
  wire [31:0]       s0_req_data = 32'h0;	// src/main/scala/rocket/DCache.scala:169:24, src/main/scala/rocket/HellaCache.scala:234:14
  wire [31:0]       nodeOut_c_bits_c_address = 32'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Edges.scala:378:17
  wire [31:0]       nodeOut_c_bits_c_1_address = 32'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Edges.scala:393:17
  wire [3:0]        tl_out_a_bits_a_size = 4'h6;	// src/main/scala/rocket/DCache.scala:841:52, :842:23, :847:23, src/main/scala/tilelink/Edges.scala:347:17
  wire [3:0]        nodeOut_c_bits_c_size = 4'h6;	// src/main/scala/rocket/DCache.scala:841:52, :842:23, :847:23, src/main/scala/tilelink/Edges.scala:378:17
  wire [3:0]        nodeOut_c_bits_c_1_size = 4'h6;	// src/main/scala/rocket/DCache.scala:841:52, :842:23, :847:23, src/main/scala/tilelink/Edges.scala:393:17
  wire [511:0]      get_data = 512'h0;	// src/main/scala/tilelink/Edges.scala:393:17, :454:17
  wire [511:0]      tl_out_a_bits_a_data = 512'h0;	// src/main/scala/tilelink/Edges.scala:347:17, :393:17
  wire [511:0]      nackResponseMessage_data = 512'h0;	// src/main/scala/tilelink/Edges.scala:393:17, :412:17
  wire [511:0]      cleanReleaseMessage_data = 512'h0;	// src/main/scala/tilelink/Edges.scala:393:17, :412:17
  wire [511:0]      dirtyReleaseMessage_data = 512'h0;	// src/main/scala/tilelink/Edges.scala:393:17, :428:17
  wire [511:0]      probe_bits_res_data = 512'h0;	// src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:393:17
  wire [511:0]      nodeOut_c_bits_c_data = 512'h0;	// src/main/scala/tilelink/Edges.scala:378:17, :393:17
  wire [511:0]      nodeOut_c_bits_c_1_data = 512'h0;	// src/main/scala/tilelink/Edges.scala:393:17
  wire [2:0]        tl_out_a_bits_a_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:347:17, :378:17
  wire [2:0]        tl_out_a_bits_a_mask_sizeOH_shiftAmount = 3'h6;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/Edges.scala:378:17
  wire [2:0]        nodeOut_c_bits_c_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:378:17
  wire [2:0]        get_opcode = 3'h4;	// src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]        atomics_a_4_param = 3'h4;	// src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        nackResponseMessage_opcode = 3'h4;	// src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, src/main/scala/tilelink/Edges.scala:412:17
  wire [2:0]        cleanReleaseMessage_opcode = 3'h4;	// src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, src/main/scala/tilelink/Edges.scala:412:17
  wire [63:0]       probe_bits_res_mask = 64'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire [2:0]        nackResponseMessage_param = 3'h5;	// src/main/scala/tilelink/Edges.scala:412:17, :428:17
  wire [2:0]        dirtyReleaseMessage_opcode = 3'h5;	// src/main/scala/tilelink/Edges.scala:428:17
  wire [63:0]       tl_out_a_bits_a_mask = 64'hFFFFFFFFFFFFFFFF;	// src/main/scala/tilelink/Edges.scala:347:17, src/main/scala/util/Misc.scala:222:10
  wire [31:0]       tl_out_a_bits_a_mask_lo = 32'hFFFFFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       tl_out_a_bits_a_mask_hi = 32'hFFFFFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       tl_out_a_bits_a_mask_lo_lo = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       tl_out_a_bits_a_mask_lo_hi = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       tl_out_a_bits_a_mask_hi_lo = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       tl_out_a_bits_a_mask_hi_hi = 16'hFFFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        tl_out_a_bits_a_mask_lo_lo_lo = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        tl_out_a_bits_a_mask_lo_lo_hi = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        tl_out_a_bits_a_mask_lo_hi_lo = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        tl_out_a_bits_a_mask_lo_hi_hi = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        tl_out_a_bits_a_mask_hi_lo_lo = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        tl_out_a_bits_a_mask_hi_lo_hi = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        tl_out_a_bits_a_mask_hi_hi_lo = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        tl_out_a_bits_a_mask_hi_hi_hi = 8'hFF;	// src/main/scala/util/Misc.scala:222:10
  wire [5:0]        tl_out_a_bits_a_mask_sizeOH = 6'h1;	// src/main/scala/util/Misc.scala:202:81
  wire [2:0]        atomics_a_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:508:17, :524:17
  wire [2:0]        atomics_a_param = 3'h3;	// src/main/scala/tilelink/Edges.scala:508:17, :524:17
  wire [2:0]        atomics_a_1_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:508:17, :524:17
  wire [2:0]        atomics_a_2_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:508:17, :524:17
  wire [2:0]        atomics_a_3_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:508:17, :524:17
  wire [2:0]        atomics_a_8_param = 3'h3;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        atomics_a_3_param = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17, :524:17
  wire [2:0]        atomics_a_4_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        atomics_a_5_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        atomics_a_6_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        atomics_a_7_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        atomics_a_7_param = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        atomics_a_8_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]        putpartial_opcode = 3'h1;	// src/main/scala/tilelink/Edges.scala:492:17, :508:17
  wire [2:0]        atomics_a_2_param = 3'h1;	// src/main/scala/tilelink/Edges.scala:508:17, :524:17
  wire [2:0]        atomics_a_6_param = 3'h1;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [30:0]       pma_checker_special_entry_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       pma_checker_superpage_entries_0_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       pma_checker_superpage_entries_1_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       pma_checker_superpage_entries_2_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       pma_checker_superpage_entries_3_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       pma_checker_sectored_entries_0_0_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]       pma_checker_satp_ppn = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24, :362:17
  wire [21:0]       pma_checker_special_entry_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]       pma_checker_superpage_entries_0_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]       pma_checker_superpage_entries_1_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]       pma_checker_superpage_entries_2_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]       pma_checker_superpage_entries_3_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]       pma_checker_sectored_entries_0_0_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       pma_checker_special_entry_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       pma_checker_superpage_entries_0_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       pma_checker_superpage_entries_1_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       pma_checker_superpage_entries_2_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       pma_checker_superpage_entries_3_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       pma_checker_sectored_entries_0_0_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire              nodeOut_a_deq_ready = nodeOut_a_ready;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_a_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [2:0]        nodeOut_a_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [2:0]        nodeOut_a_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [3:0]        nodeOut_a_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire              nodeOut_a_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [31:0]       nodeOut_a_deq_bits_address;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire              nodeOut_a_deq_bits_user_amba_prot_bufferable;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire              nodeOut_a_deq_bits_user_amba_prot_modifiable;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire              nodeOut_a_deq_bits_user_amba_prot_readalloc;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire              nodeOut_a_deq_bits_user_amba_prot_writealloc;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire              nodeOut_a_deq_bits_user_amba_prot_privileged;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [63:0]       nodeOut_a_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [511:0]      nodeOut_a_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [511:0]      s2_data_corrected;	// src/main/scala/util/package.scala:45:27
  wire              uncachedRespIdxOH_shiftAmount = nodeOut_d_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]        nodeOut_e_bits_e_sink = nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:445:17
  wire [19:0]       tlb_vpn = s1_tlb_req_vaddr[31:12];	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:324:30
  wire [19:0]       tlb_ppn = tlb_vpn;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:324:30
  wire              tlb_priv_s = s1_tlb_req_prv[0];	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:359:20
  wire              tlb_priv_uses_vm = ~(s1_tlb_req_prv[1]);	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:361:27
  wire [19:0]       tlb_refill_ppn = io_ptw_resp_bits_pte_ppn[19:0];	// src/main/scala/rocket/TLB.scala:395:44
  wire [19:0]       tlb_newEntry_ppn = io_ptw_resp_bits_pte_ppn[19:0];	// src/main/scala/rocket/TLB.scala:395:44, :441:24
  wire [19:0]       tlb_mpu_ppn = s1_tlb_req_vaddr[31:12];	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:401:20, :402:146
  wire [11:0]       tlb_io_resp_gpa_offset = s1_tlb_req_vaddr[11:0];	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:403:52, :648:21
  wire [31:0]       tlb_mpu_physaddr = {tlb_mpu_ppn, tlb_io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:401:20, :403:25, :648:21
  wire [2:0]        tlb_mpu_priv = {io_ptw_status_debug, s1_tlb_req_prv};	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:404:{27,103}
  wire [19:0]       _GEN_0 = {tlb_mpu_physaddr[31:14], ~(tlb_mpu_physaddr[13:12])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [5:0]        _GEN_1 = {tlb_mpu_physaddr[31:28], ~(tlb_mpu_physaddr[27:26])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [9:0]        _GEN_2 = tlb_mpu_physaddr[25:16] ^ 10'h200;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:403:25
  wire [15:0]       _GEN_3 = {tlb_mpu_physaddr[31:26], _GEN_2};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [15:0]       _GEN_4 = {tlb_mpu_physaddr[31:17], ~(tlb_mpu_physaddr[16])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]        _GEN_5 = {tlb_mpu_physaddr[31], ~(tlb_mpu_physaddr[30:29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire              tlb_legal_address =
    _GEN_0 == 20'h0 | _GEN_1 == 6'h0 | _GEN_3 == 16'h0 | tlb_mpu_physaddr[31:12] == 20'h0
    | _GEN_4 == 16'h0 | tlb_mpu_physaddr[31:28] == 4'h8 | _GEN_5 == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/DCache.scala:344:40, :1178:19, src/main/scala/rocket/TLB.scala:403:25, :412:67, :512:74, src/main/scala/util/package.scala:16:47
  wire              tlb_cacheable = tlb_legal_address & _tlb_mpu_physaddr_31;	// src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, :417:49
  wire              tlb_newEntry_c = tlb_cacheable;	// src/main/scala/rocket/TLB.scala:417:49, :441:24
  wire              tlb_homogeneous =
    tlb_mpu_physaddr[31:12] == 20'h0 | _GEN_0 == 20'h0 | _GEN_4 == 16'h0 | _GEN_3 == 16'h0
    | _GEN_1 == 6'h0 | _GEN_5 == 3'h0 | tlb_mpu_physaddr[31:28] == 4'h8;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/DCache.scala:344:40, :1178:19, src/main/scala/rocket/TLB.scala:403:25, :512:74, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:16:47
  wire              tlb_deny_access_to_debug =
    ~(tlb_mpu_priv[2]) & tlb_mpu_physaddr[31:12] == 20'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/TLB.scala:403:25, :404:27, :420:{39,50}
  wire              tlb_prot_r =
    tlb_legal_address & ~tlb_deny_access_to_debug & _tlb_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19, :412:67, :420:50, :421:{44,66}
  wire              tlb_newEntry_pr = tlb_prot_r;	// src/main/scala/rocket/TLB.scala:421:66, :441:24
  wire [3:0]        _GEN_6 =
    {tlb_mpu_physaddr[31:30], tlb_mpu_physaddr[27], tlb_mpu_physaddr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]        _GEN_7 = {tlb_mpu_physaddr[31:30], ~(tlb_mpu_physaddr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [1:0]        _GEN_8 = {tlb_mpu_physaddr[31], ~(tlb_mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire              tlb_prot_w =
    tlb_legal_address
    & (_GEN_6 == 4'h0 | _GEN_7 == 3'h0 | _GEN_8 == 2'h0 | tlb_mpu_physaddr[31:30] == 2'h2)
    & ~tlb_deny_access_to_debug & _tlb_pmp_io_w;	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:403:25, :405:19, :412:67, :420:50, :421:44, :422:70, :470:82, src/main/scala/tilelink/Parameters.scala:616:89
  wire              tlb_newEntry_pw = tlb_prot_w;	// src/main/scala/rocket/TLB.scala:422:70, :441:24
  wire              tlb_prot_pp =
    tlb_legal_address
    & (_GEN_6 == 4'h0 | _GEN_7 == 3'h0 | _GEN_8 == 2'h0
       | tlb_mpu_physaddr[31:30] == 2'h2);	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, :470:82, src/main/scala/tilelink/Parameters.scala:616:89
  wire              tlb_newEntry_ppp = tlb_prot_pp;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire              tlb_prot_al = tlb_legal_address & (_GEN_6 == 4'h0 | _GEN_7 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire              tlb_newEntry_pal = tlb_prot_al;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire              tlb_prot_aa = tlb_legal_address & (_GEN_6 == 4'h0 | _GEN_7 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire              tlb_newEntry_paa = tlb_prot_aa;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  assign _tlb_mpu_physaddr_31 = tlb_mpu_physaddr[31];	// src/main/scala/rocket/TLB.scala:403:25
  wire              tlb_prot_x =
    tlb_legal_address
    & ({tlb_mpu_physaddr[31:30], tlb_mpu_physaddr[27], tlb_mpu_physaddr[25]} == 4'h0
       | _GEN_8 == 2'h0 | tlb_mpu_physaddr[31:30] == 2'h2) & ~tlb_deny_access_to_debug
    & _tlb_pmp_io_x;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:403:25, :405:19, :412:67, :420:50, :421:44, :426:65, :470:82, src/main/scala/tilelink/Parameters.scala:616:89
  wire              tlb_newEntry_px = tlb_prot_x;	// src/main/scala/rocket/TLB.scala:426:65, :441:24
  wire              tlb_prot_eff =
    tlb_legal_address
    & ({tlb_mpu_physaddr[31:30],
        tlb_mpu_physaddr[27],
        tlb_mpu_physaddr[25],
        tlb_mpu_physaddr[16],
        tlb_mpu_physaddr[13]} == 6'h0
       | {tlb_mpu_physaddr[31:30],
          tlb_mpu_physaddr[27],
          _GEN_2[9],
          tlb_mpu_physaddr[16]} == 5'h0 | _GEN_7 == 3'h0 | _GEN_8 == 2'h0);	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/DCache.scala:94:20, :1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, :512:74, src/main/scala/tilelink/Parameters.scala:616:89
  wire              tlb_newEntry_eff = tlb_prot_eff;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire [1:0]        tlb_hitsVec_idx = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:163:13
  wire              tlb_newEntry_g = io_ptw_resp_bits_pte_g & io_ptw_resp_bits_pte_v;	// src/main/scala/rocket/TLB.scala:441:24, :445:25
  wire              tlb_newEntry_sr =
    io_ptw_resp_bits_pte_v
    & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w)
    & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_r;	// src/main/scala/rocket/PTW.scala:141:{38,44,47}, :149:35, src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_sw =
    io_ptw_resp_bits_pte_v
    & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w)
    & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_w & io_ptw_resp_bits_pte_d;	// src/main/scala/rocket/PTW.scala:141:{38,44,47}, :151:40, src/main/scala/rocket/TLB.scala:441:24
  wire              tlb_newEntry_sx =
    io_ptw_resp_bits_pte_v
    & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w)
    & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_x;	// src/main/scala/rocket/PTW.scala:141:{38,44,47}, :153:35, src/main/scala/rocket/TLB.scala:441:24
  wire [1:0]        _GEN_9 = {tlb_newEntry_c, 1'h0};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        tlb_special_entry_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_special_entry_data_0_lo_lo_lo = _GEN_9;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_0_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_lo_lo_lo = _GEN_9;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_1_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_lo_lo_lo = _GEN_9;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_2_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_lo_lo_lo = _GEN_9;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_3_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_lo_lo_lo = _GEN_9;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_sectored_entries_0_0_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_lo_lo_lo = _GEN_9;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        _GEN_10 = {tlb_newEntry_pal, tlb_newEntry_paa};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        tlb_special_entry_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_special_entry_data_0_lo_lo_hi_hi = _GEN_10;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_0_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_lo_lo_hi_hi = _GEN_10;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_1_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_lo_lo_hi_hi = _GEN_10;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_2_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_lo_lo_hi_hi = _GEN_10;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_3_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_lo_lo_hi_hi = _GEN_10;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_sectored_entries_0_0_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_lo_lo_hi_hi = _GEN_10;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_special_entry_data_0_lo_lo_hi =
    {tlb_special_entry_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        tlb_special_entry_data_0_lo_lo =
    {tlb_special_entry_data_0_lo_lo_hi, tlb_special_entry_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        _GEN_11 = {tlb_newEntry_px, tlb_newEntry_pr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        tlb_special_entry_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_special_entry_data_0_lo_hi_lo_hi = _GEN_11;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_0_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_lo_hi_lo_hi = _GEN_11;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_1_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_lo_hi_lo_hi = _GEN_11;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_2_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_lo_hi_lo_hi = _GEN_11;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_3_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_lo_hi_lo_hi = _GEN_11;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_sectored_entries_0_0_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_lo_hi_lo_hi = _GEN_11;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_special_entry_data_0_lo_hi_lo =
    {tlb_special_entry_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        _GEN_12 = {tlb_newEntry_hx, tlb_newEntry_hr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        tlb_special_entry_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_special_entry_data_0_lo_hi_hi_hi = _GEN_12;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_0_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_lo_hi_hi_hi = _GEN_12;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_1_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_lo_hi_hi_hi = _GEN_12;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_2_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_lo_hi_hi_hi = _GEN_12;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_3_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_lo_hi_hi_hi = _GEN_12;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_sectored_entries_0_0_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_lo_hi_hi_hi = _GEN_12;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_special_entry_data_0_lo_hi_hi =
    {tlb_special_entry_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_special_entry_data_0_lo_hi =
    {tlb_special_entry_data_0_lo_hi_hi, tlb_special_entry_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       tlb_special_entry_data_0_lo =
    {tlb_special_entry_data_0_lo_hi, tlb_special_entry_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        _GEN_13 = {tlb_newEntry_sx, tlb_newEntry_sr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        tlb_special_entry_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_special_entry_data_0_hi_lo_lo_hi = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_0_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_hi_lo_lo_hi = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_1_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_hi_lo_lo_hi = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_2_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_hi_lo_lo_hi = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_3_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_hi_lo_lo_hi = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_sectored_entries_0_0_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_hi_lo_lo_hi = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_special_entry_data_0_hi_lo_lo =
    {tlb_special_entry_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        _GEN_14 = {tlb_newEntry_pf, tlb_newEntry_gf};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        tlb_special_entry_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_special_entry_data_0_hi_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_0_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_hi_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_1_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_hi_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_2_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_hi_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_3_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_hi_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_sectored_entries_0_0_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_hi_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_special_entry_data_0_hi_lo_hi =
    {tlb_special_entry_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_special_entry_data_0_hi_lo =
    {tlb_special_entry_data_0_hi_lo_hi, tlb_special_entry_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        _GEN_15 = {tlb_newEntry_ae_ptw, tlb_newEntry_ae_final};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        tlb_special_entry_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_special_entry_data_0_hi_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_0_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_hi_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_1_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_hi_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_2_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_hi_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_superpage_entries_3_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_hi_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_sectored_entries_0_0_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_hi_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_special_entry_data_0_hi_hi_lo =
    {tlb_special_entry_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [20:0]       _GEN_16 = {tlb_newEntry_ppn, tlb_newEntry_u};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [20:0]       tlb_special_entry_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_special_entry_data_0_hi_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       tlb_superpage_entries_0_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_hi_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       tlb_superpage_entries_1_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_hi_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       tlb_superpage_entries_2_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_hi_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       tlb_superpage_entries_3_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_hi_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]       tlb_sectored_entries_0_0_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_hi_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]       tlb_special_entry_data_0_hi_hi_hi =
    {tlb_special_entry_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]       tlb_special_entry_data_0_hi_hi =
    {tlb_special_entry_data_0_hi_hi_hi, tlb_special_entry_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       tlb_special_entry_data_0_hi =
    {tlb_special_entry_data_0_hi_hi, tlb_special_entry_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_0_data_0_lo_lo_hi =
    {tlb_superpage_entries_0_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        tlb_superpage_entries_0_data_0_lo_lo =
    {tlb_superpage_entries_0_data_0_lo_lo_hi, tlb_superpage_entries_0_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_0_data_0_lo_hi_lo =
    {tlb_superpage_entries_0_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_superpage_entries_0_data_0_lo_hi_hi =
    {tlb_superpage_entries_0_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_superpage_entries_0_data_0_lo_hi =
    {tlb_superpage_entries_0_data_0_lo_hi_hi, tlb_superpage_entries_0_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       tlb_superpage_entries_0_data_0_lo =
    {tlb_superpage_entries_0_data_0_lo_hi, tlb_superpage_entries_0_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_0_data_0_hi_lo_lo =
    {tlb_superpage_entries_0_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_superpage_entries_0_data_0_hi_lo_hi =
    {tlb_superpage_entries_0_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_superpage_entries_0_data_0_hi_lo =
    {tlb_superpage_entries_0_data_0_hi_lo_hi, tlb_superpage_entries_0_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_0_data_0_hi_hi_lo =
    {tlb_superpage_entries_0_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]       tlb_superpage_entries_0_data_0_hi_hi_hi =
    {tlb_superpage_entries_0_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]       tlb_superpage_entries_0_data_0_hi_hi =
    {tlb_superpage_entries_0_data_0_hi_hi_hi, tlb_superpage_entries_0_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       tlb_superpage_entries_0_data_0_hi =
    {tlb_superpage_entries_0_data_0_hi_hi, tlb_superpage_entries_0_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_1_data_0_lo_lo_hi =
    {tlb_superpage_entries_1_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        tlb_superpage_entries_1_data_0_lo_lo =
    {tlb_superpage_entries_1_data_0_lo_lo_hi, tlb_superpage_entries_1_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_1_data_0_lo_hi_lo =
    {tlb_superpage_entries_1_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_superpage_entries_1_data_0_lo_hi_hi =
    {tlb_superpage_entries_1_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_superpage_entries_1_data_0_lo_hi =
    {tlb_superpage_entries_1_data_0_lo_hi_hi, tlb_superpage_entries_1_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       tlb_superpage_entries_1_data_0_lo =
    {tlb_superpage_entries_1_data_0_lo_hi, tlb_superpage_entries_1_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_1_data_0_hi_lo_lo =
    {tlb_superpage_entries_1_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_superpage_entries_1_data_0_hi_lo_hi =
    {tlb_superpage_entries_1_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_superpage_entries_1_data_0_hi_lo =
    {tlb_superpage_entries_1_data_0_hi_lo_hi, tlb_superpage_entries_1_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_1_data_0_hi_hi_lo =
    {tlb_superpage_entries_1_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]       tlb_superpage_entries_1_data_0_hi_hi_hi =
    {tlb_superpage_entries_1_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]       tlb_superpage_entries_1_data_0_hi_hi =
    {tlb_superpage_entries_1_data_0_hi_hi_hi, tlb_superpage_entries_1_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       tlb_superpage_entries_1_data_0_hi =
    {tlb_superpage_entries_1_data_0_hi_hi, tlb_superpage_entries_1_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_2_data_0_lo_lo_hi =
    {tlb_superpage_entries_2_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        tlb_superpage_entries_2_data_0_lo_lo =
    {tlb_superpage_entries_2_data_0_lo_lo_hi, tlb_superpage_entries_2_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_2_data_0_lo_hi_lo =
    {tlb_superpage_entries_2_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_superpage_entries_2_data_0_lo_hi_hi =
    {tlb_superpage_entries_2_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_superpage_entries_2_data_0_lo_hi =
    {tlb_superpage_entries_2_data_0_lo_hi_hi, tlb_superpage_entries_2_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       tlb_superpage_entries_2_data_0_lo =
    {tlb_superpage_entries_2_data_0_lo_hi, tlb_superpage_entries_2_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_2_data_0_hi_lo_lo =
    {tlb_superpage_entries_2_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_superpage_entries_2_data_0_hi_lo_hi =
    {tlb_superpage_entries_2_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_superpage_entries_2_data_0_hi_lo =
    {tlb_superpage_entries_2_data_0_hi_lo_hi, tlb_superpage_entries_2_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_2_data_0_hi_hi_lo =
    {tlb_superpage_entries_2_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]       tlb_superpage_entries_2_data_0_hi_hi_hi =
    {tlb_superpage_entries_2_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]       tlb_superpage_entries_2_data_0_hi_hi =
    {tlb_superpage_entries_2_data_0_hi_hi_hi, tlb_superpage_entries_2_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       tlb_superpage_entries_2_data_0_hi =
    {tlb_superpage_entries_2_data_0_hi_hi, tlb_superpage_entries_2_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_3_data_0_lo_lo_hi =
    {tlb_superpage_entries_3_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        tlb_superpage_entries_3_data_0_lo_lo =
    {tlb_superpage_entries_3_data_0_lo_lo_hi, tlb_superpage_entries_3_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_3_data_0_lo_hi_lo =
    {tlb_superpage_entries_3_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_superpage_entries_3_data_0_lo_hi_hi =
    {tlb_superpage_entries_3_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_superpage_entries_3_data_0_lo_hi =
    {tlb_superpage_entries_3_data_0_lo_hi_hi, tlb_superpage_entries_3_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       tlb_superpage_entries_3_data_0_lo =
    {tlb_superpage_entries_3_data_0_lo_hi, tlb_superpage_entries_3_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_3_data_0_hi_lo_lo =
    {tlb_superpage_entries_3_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_superpage_entries_3_data_0_hi_lo_hi =
    {tlb_superpage_entries_3_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_superpage_entries_3_data_0_hi_lo =
    {tlb_superpage_entries_3_data_0_hi_lo_hi, tlb_superpage_entries_3_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_superpage_entries_3_data_0_hi_hi_lo =
    {tlb_superpage_entries_3_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]       tlb_superpage_entries_3_data_0_hi_hi_hi =
    {tlb_superpage_entries_3_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]       tlb_superpage_entries_3_data_0_hi_hi =
    {tlb_superpage_entries_3_data_0_hi_hi_hi, tlb_superpage_entries_3_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       tlb_superpage_entries_3_data_0_hi =
    {tlb_superpage_entries_3_data_0_hi_hi, tlb_superpage_entries_3_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_sectored_entries_0_0_data_lo_lo_hi =
    {tlb_sectored_entries_0_0_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        tlb_sectored_entries_0_0_data_lo_lo =
    {tlb_sectored_entries_0_0_data_lo_lo_hi, tlb_sectored_entries_0_0_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_sectored_entries_0_0_data_lo_hi_lo =
    {tlb_sectored_entries_0_0_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_sectored_entries_0_0_data_lo_hi_hi =
    {tlb_sectored_entries_0_0_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_sectored_entries_0_0_data_lo_hi =
    {tlb_sectored_entries_0_0_data_lo_hi_hi, tlb_sectored_entries_0_0_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       tlb_sectored_entries_0_0_data_lo =
    {tlb_sectored_entries_0_0_data_lo_hi, tlb_sectored_entries_0_0_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_sectored_entries_0_0_data_hi_lo_lo =
    {tlb_sectored_entries_0_0_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        tlb_sectored_entries_0_0_data_hi_lo_hi =
    {tlb_sectored_entries_0_0_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        tlb_sectored_entries_0_0_data_hi_lo =
    {tlb_sectored_entries_0_0_data_hi_lo_hi, tlb_sectored_entries_0_0_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        tlb_sectored_entries_0_0_data_hi_hi_lo =
    {tlb_sectored_entries_0_0_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]       tlb_sectored_entries_0_0_data_hi_hi_hi =
    {tlb_sectored_entries_0_0_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]       tlb_sectored_entries_0_0_data_hi_hi =
    {tlb_sectored_entries_0_0_data_hi_hi_hi, tlb_sectored_entries_0_0_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]       tlb_sectored_entries_0_0_data_hi =
    {tlb_sectored_entries_0_0_data_hi_hi, tlb_sectored_entries_0_0_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        tlb_ptw_ae_array_lo_hi =
    {_tlb_entries_barrier_2_io_y_ae_ptw, _tlb_entries_barrier_1_io_y_ae_ptw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_ptw_ae_array_lo =
    {tlb_ptw_ae_array_lo_hi, _tlb_entries_barrier_io_y_ae_ptw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_ptw_ae_array_hi_hi =
    {_tlb_entries_barrier_5_io_y_ae_ptw, _tlb_entries_barrier_4_io_y_ae_ptw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_ptw_ae_array_hi =
    {tlb_ptw_ae_array_hi_hi, _tlb_entries_barrier_3_io_y_ae_ptw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_ptw_ae_array = {1'h0, tlb_ptw_ae_array_hi, tlb_ptw_ae_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:498:25, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_final_ae_array_lo_hi =
    {_tlb_entries_barrier_2_io_y_ae_final, _tlb_entries_barrier_1_io_y_ae_final};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_final_ae_array_lo =
    {tlb_final_ae_array_lo_hi, _tlb_entries_barrier_io_y_ae_final};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_final_ae_array_hi_hi =
    {_tlb_entries_barrier_5_io_y_ae_final, _tlb_entries_barrier_4_io_y_ae_final};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_final_ae_array_hi =
    {tlb_final_ae_array_hi_hi, _tlb_entries_barrier_3_io_y_ae_final};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_final_ae_array =
    {1'h0, tlb_final_ae_array_hi, tlb_final_ae_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:499:27, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_ptw_pf_array_lo_hi =
    {_tlb_entries_barrier_2_io_y_pf, _tlb_entries_barrier_1_io_y_pf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_ptw_pf_array_lo =
    {tlb_ptw_pf_array_lo_hi, _tlb_entries_barrier_io_y_pf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_ptw_pf_array_hi_hi =
    {_tlb_entries_barrier_5_io_y_pf, _tlb_entries_barrier_4_io_y_pf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_ptw_pf_array_hi =
    {tlb_ptw_pf_array_hi_hi, _tlb_entries_barrier_3_io_y_pf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_ptw_pf_array = {1'h0, tlb_ptw_pf_array_hi, tlb_ptw_pf_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:500:25, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_ptw_gf_array_lo_hi =
    {_tlb_entries_barrier_2_io_y_gf, _tlb_entries_barrier_1_io_y_gf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_ptw_gf_array_lo =
    {tlb_ptw_gf_array_lo_hi, _tlb_entries_barrier_io_y_gf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_ptw_gf_array_hi_hi =
    {_tlb_entries_barrier_5_io_y_gf, _tlb_entries_barrier_4_io_y_gf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_ptw_gf_array_hi =
    {tlb_ptw_gf_array_hi_hi, _tlb_entries_barrier_3_io_y_gf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_ptw_gf_array = {1'h0, tlb_ptw_gf_array_hi, tlb_ptw_gf_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:501:25, src/main/scala/util/package.scala:45:27
  wire [1:0]        _GEN_17 =
    {_tlb_entries_barrier_2_io_y_u, _tlb_entries_barrier_1_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_priv_rw_ok_lo_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_priv_rw_ok_lo_hi = _GEN_17;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_priv_rw_ok_lo_hi_1;	// src/main/scala/util/package.scala:45:27
  assign tlb_priv_rw_ok_lo_hi_1 = _GEN_17;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_priv_x_ok_lo_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_priv_x_ok_lo_hi = _GEN_17;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_priv_x_ok_lo_hi_1;	// src/main/scala/util/package.scala:45:27
  assign tlb_priv_x_ok_lo_hi_1 = _GEN_17;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_priv_rw_ok_lo =
    {tlb_priv_rw_ok_lo_hi, _tlb_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_18 =
    {_tlb_entries_barrier_5_io_y_u, _tlb_entries_barrier_4_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_priv_rw_ok_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_priv_rw_ok_hi_hi = _GEN_18;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_priv_rw_ok_hi_hi_1;	// src/main/scala/util/package.scala:45:27
  assign tlb_priv_rw_ok_hi_hi_1 = _GEN_18;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_priv_x_ok_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_priv_x_ok_hi_hi = _GEN_18;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_priv_x_ok_hi_hi_1;	// src/main/scala/util/package.scala:45:27
  assign tlb_priv_x_ok_hi_hi_1 = _GEN_18;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_priv_rw_ok_hi =
    {tlb_priv_rw_ok_hi_hi, _tlb_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_priv_rw_ok_lo_1 =
    {tlb_priv_rw_ok_lo_hi_1, _tlb_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_priv_rw_ok_hi_1 =
    {tlb_priv_rw_ok_hi_hi_1, _tlb_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [5:0]        tlb_priv_rw_ok =
    (~tlb_priv_s | tlb_sum ? {tlb_priv_rw_ok_hi, tlb_priv_rw_ok_lo} : 6'h0)
    | (tlb_priv_s ? ~{tlb_priv_rw_ok_hi_1, tlb_priv_rw_ok_lo_1} : 6'h0);	// src/main/scala/rocket/TLB.scala:359:20, :502:16, :505:{23,24,32,70,75,84}, :512:74, src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_priv_x_ok_lo = {tlb_priv_x_ok_lo_hi, _tlb_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_priv_x_ok_hi =
    {tlb_priv_x_ok_hi_hi, _tlb_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_priv_x_ok_lo_1 =
    {tlb_priv_x_ok_lo_hi_1, _tlb_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_priv_x_ok_hi_1 =
    {tlb_priv_x_ok_hi_hi_1, _tlb_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [5:0]        tlb_priv_x_ok =
    tlb_priv_s
      ? ~{tlb_priv_x_ok_hi, tlb_priv_x_ok_lo}
      : {tlb_priv_x_ok_hi_1, tlb_priv_x_ok_lo_1};	// src/main/scala/rocket/TLB.scala:359:20, :508:{22,31}, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_stage1_bypass_lo_hi =
    {_tlb_entries_barrier_2_io_y_ae_stage2, _tlb_entries_barrier_1_io_y_ae_stage2};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_stage1_bypass_lo =
    {tlb_stage1_bypass_lo_hi, _tlb_entries_barrier_io_y_ae_stage2};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_stage1_bypass_hi_hi =
    {_tlb_entries_barrier_5_io_y_ae_stage2, _tlb_entries_barrier_4_io_y_ae_stage2};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_stage1_bypass_hi =
    {tlb_stage1_bypass_hi_hi, _tlb_entries_barrier_3_io_y_ae_stage2};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_r_array_lo_hi =
    {_tlb_entries_barrier_2_io_y_sr, _tlb_entries_barrier_1_io_y_sr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_r_array_lo = {tlb_r_array_lo_hi, _tlb_entries_barrier_io_y_sr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_r_array_hi_hi =
    {_tlb_entries_barrier_5_io_y_sr, _tlb_entries_barrier_4_io_y_sr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_r_array_hi = {tlb_r_array_hi_hi, _tlb_entries_barrier_3_io_y_sr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_19 =
    {_tlb_entries_barrier_2_io_y_sx, _tlb_entries_barrier_1_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_r_array_lo_hi_1;	// src/main/scala/util/package.scala:45:27
  assign tlb_r_array_lo_hi_1 = _GEN_19;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_x_array_lo_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_x_array_lo_hi = _GEN_19;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_r_array_lo_1 =
    {tlb_r_array_lo_hi_1, _tlb_entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_20 =
    {_tlb_entries_barrier_5_io_y_sx, _tlb_entries_barrier_4_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_r_array_hi_hi_1;	// src/main/scala/util/package.scala:45:27
  assign tlb_r_array_hi_hi_1 = _GEN_20;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_x_array_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_x_array_hi_hi = _GEN_20;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_r_array_hi_1 =
    {tlb_r_array_hi_hi_1, _tlb_entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_r_array =
    {1'h1,
     tlb_priv_rw_ok
       & ({tlb_r_array_hi, tlb_r_array_lo}
          | (tlb_mxr ? {tlb_r_array_hi_1, tlb_r_array_lo_1} : 6'h0))};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:505:70, :510:31, :512:{20,41,69,74}, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_w_array_lo_hi =
    {_tlb_entries_barrier_2_io_y_sw, _tlb_entries_barrier_1_io_y_sw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_w_array_lo = {tlb_w_array_lo_hi, _tlb_entries_barrier_io_y_sw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_w_array_hi_hi =
    {_tlb_entries_barrier_5_io_y_sw, _tlb_entries_barrier_4_io_y_sw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_w_array_hi = {tlb_w_array_hi_hi, _tlb_entries_barrier_3_io_y_sw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_w_array =
    {1'h1, tlb_priv_rw_ok & {tlb_w_array_hi, tlb_w_array_lo}};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:505:70, :513:{20,41}, src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_x_array_lo = {tlb_x_array_lo_hi, _tlb_entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_x_array_hi = {tlb_x_array_hi_hi, _tlb_entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_x_array =
    {1'h1, tlb_priv_x_ok & {tlb_x_array_hi, tlb_x_array_lo}};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:508:22, :514:{20,40}, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_hr_array_lo_hi =
    {_tlb_entries_barrier_2_io_y_hr, _tlb_entries_barrier_1_io_y_hr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_hr_array_lo = {tlb_hr_array_lo_hi, _tlb_entries_barrier_io_y_hr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_hr_array_hi_hi =
    {_tlb_entries_barrier_5_io_y_hr, _tlb_entries_barrier_4_io_y_hr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_hr_array_hi =
    {tlb_hr_array_hi_hi, _tlb_entries_barrier_3_io_y_hr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_21 =
    {_tlb_entries_barrier_2_io_y_hx, _tlb_entries_barrier_1_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_hr_array_lo_hi_1;	// src/main/scala/util/package.scala:45:27
  assign tlb_hr_array_lo_hi_1 = _GEN_21;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_hx_array_lo_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_hx_array_lo_hi = _GEN_21;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_hr_array_lo_1 =
    {tlb_hr_array_lo_hi_1, _tlb_entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_22 =
    {_tlb_entries_barrier_5_io_y_hx, _tlb_entries_barrier_4_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_hr_array_hi_hi_1;	// src/main/scala/util/package.scala:45:27
  assign tlb_hr_array_hi_hi_1 = _GEN_22;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_hx_array_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_hx_array_hi_hi = _GEN_22;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_hr_array_hi_1 =
    {tlb_hr_array_hi_hi_1, _tlb_entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_hw_array_lo_hi =
    {_tlb_entries_barrier_2_io_y_hw, _tlb_entries_barrier_1_io_y_hw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_hw_array_lo = {tlb_hw_array_lo_hi, _tlb_entries_barrier_io_y_hw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_hw_array_hi_hi =
    {_tlb_entries_barrier_5_io_y_hw, _tlb_entries_barrier_4_io_y_hw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_hw_array_hi =
    {tlb_hw_array_hi_hi, _tlb_entries_barrier_3_io_y_hw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_hx_array_lo = {tlb_hx_array_lo_hi, _tlb_entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_hx_array_hi =
    {tlb_hx_array_hi_hi, _tlb_entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_pr_array_lo =
    {_tlb_entries_barrier_1_io_y_pr, _tlb_entries_barrier_io_y_pr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_pr_array_hi_hi =
    {_tlb_entries_barrier_4_io_y_pr, _tlb_entries_barrier_3_io_y_pr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_pr_array_hi =
    {tlb_pr_array_hi_hi, _tlb_entries_barrier_2_io_y_pr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb__pr_array_T_4 = tlb_ptw_ae_array | tlb_final_ae_array;	// src/main/scala/rocket/TLB.scala:498:25, :499:27, :521:104
  wire [6:0]        tlb_pr_array =
    {{2{tlb_prot_r}}, tlb_pr_array_hi, tlb_pr_array_lo} & ~tlb__pr_array_T_4;	// src/main/scala/rocket/TLB.scala:421:66, :521:{21,26,87,89,104}, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_pw_array_lo =
    {_tlb_entries_barrier_1_io_y_pw, _tlb_entries_barrier_io_y_pw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_pw_array_hi_hi =
    {_tlb_entries_barrier_4_io_y_pw, _tlb_entries_barrier_3_io_y_pw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_pw_array_hi =
    {tlb_pw_array_hi_hi, _tlb_entries_barrier_2_io_y_pw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_pw_array =
    {{2{tlb_prot_w}}, tlb_pw_array_hi, tlb_pw_array_lo} & ~tlb__pr_array_T_4;	// src/main/scala/rocket/TLB.scala:422:70, :521:104, :523:{21,26,87,89}, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_px_array_lo =
    {_tlb_entries_barrier_1_io_y_px, _tlb_entries_barrier_io_y_px};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_px_array_hi_hi =
    {_tlb_entries_barrier_4_io_y_px, _tlb_entries_barrier_3_io_y_px};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_px_array_hi =
    {tlb_px_array_hi_hi, _tlb_entries_barrier_2_io_y_px};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_px_array =
    {{2{tlb_prot_x}}, tlb_px_array_hi, tlb_px_array_lo} & ~tlb__pr_array_T_4;	// src/main/scala/rocket/TLB.scala:426:65, :521:104, :525:{21,26,87,89}, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_eff_array_lo =
    {_tlb_entries_barrier_1_io_y_eff, _tlb_entries_barrier_io_y_eff};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_eff_array_hi_hi =
    {_tlb_entries_barrier_4_io_y_eff, _tlb_entries_barrier_3_io_y_eff};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_eff_array_hi =
    {tlb_eff_array_hi_hi, _tlb_entries_barrier_2_io_y_eff};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_eff_array =
    {{2{tlb_prot_eff}}, tlb_eff_array_hi, tlb_eff_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :527:{22,27}, src/main/scala/util/package.scala:45:27
  wire [1:0]        _GEN_23 =
    {_tlb_entries_barrier_1_io_y_c, _tlb_entries_barrier_io_y_c};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_c_array_lo;	// src/main/scala/util/package.scala:45:27
  assign tlb_c_array_lo = _GEN_23;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_prefetchable_array_lo;	// src/main/scala/util/package.scala:45:27
  assign tlb_prefetchable_array_lo = _GEN_23;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        _GEN_24 =
    {_tlb_entries_barrier_4_io_y_c, _tlb_entries_barrier_3_io_y_c};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_c_array_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_c_array_hi_hi = _GEN_24;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_prefetchable_array_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign tlb_prefetchable_array_hi_hi = _GEN_24;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        tlb_c_array_hi = {tlb_c_array_hi_hi, _tlb_entries_barrier_2_io_y_c};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_c_array = {{2{tlb_cacheable}}, tlb_c_array_hi, tlb_c_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :529:{20,25}, src/main/scala/util/package.scala:45:27
  wire [6:0]        tlb_lrscAllowed = tlb_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :572:24
  wire [1:0]        tlb_ppp_array_lo =
    {_tlb_entries_barrier_1_io_y_ppp, _tlb_entries_barrier_io_y_ppp};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_ppp_array_hi_hi =
    {_tlb_entries_barrier_4_io_y_ppp, _tlb_entries_barrier_3_io_y_ppp};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_ppp_array_hi =
    {tlb_ppp_array_hi_hi, _tlb_entries_barrier_2_io_y_ppp};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_ppp_array =
    {{2{tlb_prot_pp}}, tlb_ppp_array_hi, tlb_ppp_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :531:{22,27}, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_paa_array_lo =
    {_tlb_entries_barrier_1_io_y_paa, _tlb_entries_barrier_io_y_paa};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_paa_array_hi_hi =
    {_tlb_entries_barrier_4_io_y_paa, _tlb_entries_barrier_3_io_y_paa};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_paa_array_hi =
    {tlb_paa_array_hi_hi, _tlb_entries_barrier_2_io_y_paa};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_paa_array =
    {{2{tlb_prot_aa}}, tlb_paa_array_hi, tlb_paa_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :533:{22,27}, src/main/scala/util/package.scala:45:27
  wire [1:0]        tlb_pal_array_lo =
    {_tlb_entries_barrier_1_io_y_pal, _tlb_entries_barrier_io_y_pal};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        tlb_pal_array_hi_hi =
    {_tlb_entries_barrier_4_io_y_pal, _tlb_entries_barrier_3_io_y_pal};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        tlb_pal_array_hi =
    {tlb_pal_array_hi_hi, _tlb_entries_barrier_2_io_y_pal};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_pal_array =
    {{2{tlb_prot_al}}, tlb_pal_array_hi, tlb_pal_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :535:{22,27}, src/main/scala/util/package.scala:45:27
  wire [6:0]        tlb_ppp_array_if_cached = tlb_ppp_array | tlb_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :531:22, :536:39
  wire [6:0]        tlb_paa_array_if_cached = tlb_paa_array | tlb_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :533:22, :537:39
  wire [6:0]        tlb_pal_array_if_cached = tlb_pal_array | tlb_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :535:22, :538:39
  wire [2:0]        tlb_prefetchable_array_hi =
    {tlb_prefetchable_array_hi_hi, _tlb_entries_barrier_2_io_y_c};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        tlb_prefetchable_array =
    {tlb_cacheable & tlb_homogeneous,
     1'h0,
     tlb_prefetchable_array_hi,
     tlb_prefetchable_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:417:49, :539:{31,43}, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:45:27
  wire              tlb_misaligned =
    |(s1_tlb_req_vaddr[3:0] & (4'h1 << s1_tlb_req_size) - 4'h1);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:542:{39,69,77}, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_lrsc_T = s1_tlb_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_lrsc_T_1 = s1_tlb_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb_cmd_lrsc = tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1;	// src/main/scala/rocket/TLB.scala:562:33, src/main/scala/util/package.scala:16:47, :81:59
  wire              tlb__cmd_amo_logical_T = s1_tlb_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_amo_logical_T_1 = s1_tlb_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_amo_logical_T_2 = s1_tlb_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_amo_logical_T_3 = s1_tlb_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb_cmd_amo_logical =
    tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2
    | tlb__cmd_amo_logical_T_3;	// src/main/scala/rocket/TLB.scala:563:40, src/main/scala/util/package.scala:16:47, :81:59
  wire              tlb__cmd_amo_arithmetic_T = s1_tlb_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_amo_arithmetic_T_1 = s1_tlb_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_amo_arithmetic_T_2 = s1_tlb_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_amo_arithmetic_T_3 = s1_tlb_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb__cmd_amo_arithmetic_T_4 = s1_tlb_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire              tlb_cmd_amo_arithmetic =
    tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1 | tlb__cmd_amo_arithmetic_T_2
    | tlb__cmd_amo_arithmetic_T_3 | tlb__cmd_amo_arithmetic_T_4;	// src/main/scala/rocket/TLB.scala:564:43, src/main/scala/util/package.scala:16:47, :81:59
  wire              tlb_cmd_put_partial = s1_tlb_req_cmd == 5'h11;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:565:41
  wire              tlb_cmd_read =
    s1_tlb_req_cmd == 5'h0 | s1_tlb_req_cmd == 5'h10 | tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1
    | tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2
    | tlb__cmd_amo_logical_T_3 | tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1
    | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3
    | tlb__cmd_amo_arithmetic_T_4;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/DCache.scala:94:20, :185:29, src/main/scala/util/package.scala:16:47
  wire              tlb_cmd_write =
    s1_tlb_req_cmd == 5'h1 | tlb_cmd_put_partial | tlb__cmd_lrsc_T_1
    | tlb__cmd_amo_logical_T | tlb__cmd_amo_logical_T_1 | tlb__cmd_amo_logical_T_2
    | tlb__cmd_amo_logical_T_3 | tlb__cmd_amo_arithmetic_T | tlb__cmd_amo_arithmetic_T_1
    | tlb__cmd_amo_arithmetic_T_2 | tlb__cmd_amo_arithmetic_T_3
    | tlb__cmd_amo_arithmetic_T_4;	// src/main/scala/rocket/Consts.scala:86:{32,76}, src/main/scala/rocket/DCache.scala:185:29, :614:37, src/main/scala/rocket/TLB.scala:565:41, src/main/scala/util/package.scala:16:47
  wire              tlb_cmd_write_perms =
    tlb_cmd_write | s1_tlb_req_cmd == 5'h5 | s1_tlb_req_cmd == 5'h17;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:569:35, src/main/scala/util/package.scala:16:47
  wire [6:0]        tlb_ae_array =
    (tlb_misaligned ? tlb_eff_array : 7'h0) | (tlb_cmd_lrsc ? ~tlb_lrscAllowed : 7'h0);	// src/main/scala/rocket/TLB.scala:527:22, :542:77, :562:33, :572:24, :574:{8,37}, :575:{8,19}
  wire [6:0]        tlb_ae_ld_array = tlb_cmd_read ? tlb_ae_array | ~tlb_pr_array : 7'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:521:87, :574:37, :578:{24,44,46}
  wire [6:0]        tlb_ae_st_array =
    (tlb_cmd_write_perms ? tlb_ae_array | ~tlb_pw_array : 7'h0)
    | (tlb_cmd_put_partial ? ~tlb_ppp_array_if_cached : 7'h0)
    | (tlb_cmd_amo_logical ? ~tlb_pal_array_if_cached : 7'h0)
    | (tlb_cmd_amo_arithmetic ? ~tlb_paa_array_if_cached : 7'h0);	// src/main/scala/rocket/TLB.scala:523:87, :536:39, :537:39, :538:39, :563:40, :564:43, :565:41, :569:35, :574:37, :580:{8,35,37}, :581:{8,26}, :582:{8,26,53}, :583:{8,29}
  wire [6:0]        tlb_must_alloc_array =
    (tlb_cmd_put_partial ? ~tlb_ppp_array : 7'h0)
    | (tlb_cmd_amo_logical ? ~tlb_pal_array : 7'h0)
    | (tlb_cmd_amo_arithmetic ? ~tlb_paa_array : 7'h0) | {7{tlb_cmd_lrsc}};	// src/main/scala/rocket/TLB.scala:531:22, :533:22, :535:22, :562:33, :563:40, :564:43, :565:41, :585:{8,26}, :586:{8,26}, :587:{8,29,46}, :588:8
  wire [6:0]        tlb_pf_ld_array =
    tlb_cmd_read
      ? (~tlb_r_array & ~tlb_ptw_ae_array | tlb_ptw_pf_array) & ~tlb_ptw_gf_array
      : 7'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :512:20, :589:{24,37,71,73,88,104,106}
  wire [6:0]        tlb_pf_st_array =
    tlb_cmd_write_perms
      ? (~tlb_w_array & ~tlb_ptw_ae_array | tlb_ptw_pf_array) & ~tlb_ptw_gf_array
      : 7'h0;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :513:20, :569:35, :589:{73,106}, :590:{24,44,53,70,86}
  wire [6:0]        tlb_pf_inst_array =
    (~tlb_x_array & ~tlb_ptw_ae_array | tlb_ptw_pf_array) & ~tlb_ptw_gf_array;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :514:20, :589:{73,106}, :591:{25,34,51,67}
  wire [1:0]        tlb_lo = {tlb_superpage_hits_1, tlb_superpage_hits_0};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:178:18
  wire [1:0]        tlb_lo_1 = tlb_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [1:0]        tlb_hi = {tlb_superpage_hits_3, tlb_superpage_hits_2};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:178:18
  wire [1:0]        tlb_hi_1 = tlb_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  wire [1:0]        tlb_state_reg_touch_way_sized =
    {|tlb_hi_1, tlb_hi_1[1] | tlb_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:163:13
  wire              tlb_state_reg_set_left_older = ~(tlb_state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire [1:0]        tlb_state_reg_hi =
    {tlb_state_reg_set_left_older,
     tlb_state_reg_set_left_older
       ? tlb_state_reg_left_subtree_state
       : ~(tlb_state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [20:0]       tlb_io_resp_gpa_page = {1'h0, tlb_vpn};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:324:30, :647:{19,36}
  wire [19:0]       pma_checker_vpn = s1_req_addr[31:12];	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:324:30
  wire [19:0]       pma_checker_ppn = pma_checker_vpn;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:324:30
  wire              pma_checker_priv_s = s1_req_dprv[0];	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:359:20
  wire              pma_checker_priv_uses_vm = ~(s1_req_dprv[1]);	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:361:27
  wire [19:0]       pma_checker_mpu_ppn = s1_req_addr[31:12];	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:401:20, :402:146
  wire [11:0]       pma_checker_io_resp_gpa_offset = s1_req_addr[11:0];	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:403:52, :648:21
  wire [31:0]       pma_checker_mpu_physaddr =
    {pma_checker_mpu_ppn, pma_checker_io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:401:20, :403:25, :648:21
  wire [2:0]        pma_checker_mpu_priv = {1'h0, s1_req_dprv};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:404:{27,103}
  wire [19:0]       _GEN_25 =
    {pma_checker_mpu_physaddr[31:14], ~(pma_checker_mpu_physaddr[13:12])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [5:0]        _GEN_26 =
    {pma_checker_mpu_physaddr[31:28], ~(pma_checker_mpu_physaddr[27:26])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [9:0]        _GEN_27 = pma_checker_mpu_physaddr[25:16] ^ 10'h200;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:403:25
  wire [15:0]       _GEN_28 = {pma_checker_mpu_physaddr[31:26], _GEN_27};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [15:0]       _GEN_29 =
    {pma_checker_mpu_physaddr[31:17], ~(pma_checker_mpu_physaddr[16])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]        _GEN_30 =
    {pma_checker_mpu_physaddr[31], ~(pma_checker_mpu_physaddr[30:29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire              pma_checker_legal_address =
    _GEN_25 == 20'h0 | _GEN_26 == 6'h0 | _GEN_28 == 16'h0
    | pma_checker_mpu_physaddr[31:12] == 20'h0 | _GEN_29 == 16'h0
    | pma_checker_mpu_physaddr[31:28] == 4'h8 | _GEN_30 == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/DCache.scala:344:40, :1178:19, src/main/scala/rocket/TLB.scala:403:25, :412:67, :512:74, src/main/scala/util/package.scala:16:47
  wire              pma_checker_cacheable =
    pma_checker_legal_address & _pma_checker_mpu_physaddr_31;	// src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, :417:49
  wire              pma_checker_newEntry_c = pma_checker_cacheable;	// src/main/scala/rocket/TLB.scala:417:49, :441:24
  wire              pma_checker_homogeneous =
    pma_checker_mpu_physaddr[31:12] == 20'h0 | _GEN_25 == 20'h0 | _GEN_29 == 16'h0
    | _GEN_28 == 16'h0 | _GEN_26 == 6'h0 | _GEN_30 == 3'h0
    | pma_checker_mpu_physaddr[31:28] == 4'h8;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/DCache.scala:344:40, :1178:19, src/main/scala/rocket/TLB.scala:403:25, :512:74, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:16:47
  wire              pma_checker_deny_access_to_debug =
    ~(pma_checker_mpu_priv[2]) & pma_checker_mpu_physaddr[31:12] == 20'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/TLB.scala:403:25, :404:27, :420:{39,50}
  wire              pma_checker_prot_r =
    pma_checker_legal_address & ~pma_checker_deny_access_to_debug & _pma_checker_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19, :412:67, :420:50, :421:{44,66}
  wire              pma_checker_newEntry_pr = pma_checker_prot_r;	// src/main/scala/rocket/TLB.scala:421:66, :441:24
  wire [3:0]        _GEN_31 =
    {pma_checker_mpu_physaddr[31:30],
     pma_checker_mpu_physaddr[27],
     pma_checker_mpu_physaddr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]        _GEN_32 =
    {pma_checker_mpu_physaddr[31:30], ~(pma_checker_mpu_physaddr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire [1:0]        _GEN_33 =
    {pma_checker_mpu_physaddr[31], ~(pma_checker_mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/TLB.scala:403:25
  wire              pma_checker_prot_w =
    pma_checker_legal_address
    & (_GEN_31 == 4'h0 | _GEN_32 == 3'h0 | _GEN_33 == 2'h0
       | pma_checker_mpu_physaddr[31:30] == 2'h2) & ~pma_checker_deny_access_to_debug
    & _pma_checker_pmp_io_w;	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:403:25, :405:19, :412:67, :420:50, :421:44, :422:70, :470:82, src/main/scala/tilelink/Parameters.scala:616:89
  wire              pma_checker_newEntry_pw = pma_checker_prot_w;	// src/main/scala/rocket/TLB.scala:422:70, :441:24
  wire              pma_checker_prot_pp =
    pma_checker_legal_address
    & (_GEN_31 == 4'h0 | _GEN_32 == 3'h0 | _GEN_33 == 2'h0
       | pma_checker_mpu_physaddr[31:30] == 2'h2);	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, :470:82, src/main/scala/tilelink/Parameters.scala:616:89
  wire              pma_checker_newEntry_ppp = pma_checker_prot_pp;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire              pma_checker_prot_al =
    pma_checker_legal_address & (_GEN_31 == 4'h0 | _GEN_32 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire              pma_checker_newEntry_pal = pma_checker_prot_al;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire              pma_checker_prot_aa =
    pma_checker_legal_address & (_GEN_31 == 4'h0 | _GEN_32 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire              pma_checker_newEntry_paa = pma_checker_prot_aa;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  assign _pma_checker_mpu_physaddr_31 = pma_checker_mpu_physaddr[31];	// src/main/scala/rocket/TLB.scala:403:25
  wire              pma_checker_prot_x =
    pma_checker_legal_address
    & ({pma_checker_mpu_physaddr[31:30],
        pma_checker_mpu_physaddr[27],
        pma_checker_mpu_physaddr[25]} == 4'h0 | _GEN_33 == 2'h0
       | pma_checker_mpu_physaddr[31:30] == 2'h2) & ~pma_checker_deny_access_to_debug
    & _pma_checker_pmp_io_x;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:403:25, :405:19, :412:67, :420:50, :421:44, :426:65, :470:82, src/main/scala/tilelink/Parameters.scala:616:89
  wire              pma_checker_newEntry_px = pma_checker_prot_x;	// src/main/scala/rocket/TLB.scala:426:65, :441:24
  wire              pma_checker_prot_eff =
    pma_checker_legal_address
    & ({pma_checker_mpu_physaddr[31:30],
        pma_checker_mpu_physaddr[27],
        pma_checker_mpu_physaddr[25],
        pma_checker_mpu_physaddr[16],
        pma_checker_mpu_physaddr[13]} == 6'h0
       | {pma_checker_mpu_physaddr[31:30],
          pma_checker_mpu_physaddr[27],
          _GEN_27[9],
          pma_checker_mpu_physaddr[16]} == 5'h0 | _GEN_32 == 3'h0 | _GEN_33 == 2'h0);	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/DCache.scala:94:20, :1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, :512:74, src/main/scala/tilelink/Parameters.scala:616:89
  wire              pma_checker_newEntry_eff = pma_checker_prot_eff;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire [1:0]        pma_checker_hitsVec_idx = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:163:13
  wire [1:0]        _GEN_34 = {pma_checker_newEntry_c, 1'h0};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        pma_checker_special_entry_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_special_entry_data_0_lo_lo_lo = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_0_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_0_data_0_lo_lo_lo = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_1_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_1_data_0_lo_lo_lo = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_2_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_2_data_0_lo_lo_lo = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_3_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_3_data_0_lo_lo_lo = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_sectored_entries_0_0_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_0_data_lo_lo_lo = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        _GEN_35 = {pma_checker_newEntry_pal, pma_checker_newEntry_paa};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        pma_checker_special_entry_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_special_entry_data_0_lo_lo_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_0_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_0_data_0_lo_lo_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_1_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_1_data_0_lo_lo_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_2_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_2_data_0_lo_lo_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_3_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_3_data_0_lo_lo_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_sectored_entries_0_0_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_0_data_lo_lo_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_special_entry_data_0_lo_lo_hi =
    {pma_checker_special_entry_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        pma_checker_special_entry_data_0_lo_lo =
    {pma_checker_special_entry_data_0_lo_lo_hi,
     pma_checker_special_entry_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        _GEN_36 = {pma_checker_newEntry_px, pma_checker_newEntry_pr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]        pma_checker_special_entry_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_special_entry_data_0_lo_hi_lo_hi = _GEN_36;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_0_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_0_data_0_lo_hi_lo_hi = _GEN_36;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_1_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_1_data_0_lo_hi_lo_hi = _GEN_36;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_2_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_2_data_0_lo_hi_lo_hi = _GEN_36;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_superpage_entries_3_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_3_data_0_lo_hi_lo_hi = _GEN_36;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_sectored_entries_0_0_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_0_data_lo_hi_lo_hi = _GEN_36;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_special_entry_data_0_lo_hi_lo =
    {pma_checker_special_entry_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        _GEN_37 = {2'h0, pma_checker_newEntry_pw};	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]        pma_checker_special_entry_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_special_entry_data_0_lo_hi_hi = _GEN_37;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_0_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_0_data_0_lo_hi_hi = _GEN_37;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_1_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_1_data_0_lo_hi_hi = _GEN_37;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_2_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_2_data_0_lo_hi_hi = _GEN_37;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_3_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_3_data_0_lo_hi_hi = _GEN_37;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_sectored_entries_0_0_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_0_data_lo_hi_hi = _GEN_37;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]        pma_checker_special_entry_data_0_lo_hi =
    {pma_checker_special_entry_data_0_lo_hi_hi,
     pma_checker_special_entry_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       pma_checker_special_entry_data_0_lo =
    {pma_checker_special_entry_data_0_lo_hi, pma_checker_special_entry_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_0_data_0_lo_lo_hi =
    {pma_checker_superpage_entries_0_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        pma_checker_superpage_entries_0_data_0_lo_lo =
    {pma_checker_superpage_entries_0_data_0_lo_lo_hi,
     pma_checker_superpage_entries_0_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_0_data_0_lo_hi_lo =
    {pma_checker_superpage_entries_0_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        pma_checker_superpage_entries_0_data_0_lo_hi =
    {pma_checker_superpage_entries_0_data_0_lo_hi_hi,
     pma_checker_superpage_entries_0_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       pma_checker_superpage_entries_0_data_0_lo =
    {pma_checker_superpage_entries_0_data_0_lo_hi,
     pma_checker_superpage_entries_0_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_1_data_0_lo_lo_hi =
    {pma_checker_superpage_entries_1_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        pma_checker_superpage_entries_1_data_0_lo_lo =
    {pma_checker_superpage_entries_1_data_0_lo_lo_hi,
     pma_checker_superpage_entries_1_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_1_data_0_lo_hi_lo =
    {pma_checker_superpage_entries_1_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        pma_checker_superpage_entries_1_data_0_lo_hi =
    {pma_checker_superpage_entries_1_data_0_lo_hi_hi,
     pma_checker_superpage_entries_1_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       pma_checker_superpage_entries_1_data_0_lo =
    {pma_checker_superpage_entries_1_data_0_lo_hi,
     pma_checker_superpage_entries_1_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_2_data_0_lo_lo_hi =
    {pma_checker_superpage_entries_2_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        pma_checker_superpage_entries_2_data_0_lo_lo =
    {pma_checker_superpage_entries_2_data_0_lo_lo_hi,
     pma_checker_superpage_entries_2_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_2_data_0_lo_hi_lo =
    {pma_checker_superpage_entries_2_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        pma_checker_superpage_entries_2_data_0_lo_hi =
    {pma_checker_superpage_entries_2_data_0_lo_hi_hi,
     pma_checker_superpage_entries_2_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       pma_checker_superpage_entries_2_data_0_lo =
    {pma_checker_superpage_entries_2_data_0_lo_hi,
     pma_checker_superpage_entries_2_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_3_data_0_lo_lo_hi =
    {pma_checker_superpage_entries_3_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        pma_checker_superpage_entries_3_data_0_lo_lo =
    {pma_checker_superpage_entries_3_data_0_lo_lo_hi,
     pma_checker_superpage_entries_3_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_superpage_entries_3_data_0_lo_hi_lo =
    {pma_checker_superpage_entries_3_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        pma_checker_superpage_entries_3_data_0_lo_hi =
    {pma_checker_superpage_entries_3_data_0_lo_hi_hi,
     pma_checker_superpage_entries_3_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       pma_checker_superpage_entries_3_data_0_lo =
    {pma_checker_superpage_entries_3_data_0_lo_hi,
     pma_checker_superpage_entries_3_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_sectored_entries_0_0_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_0_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]        pma_checker_sectored_entries_0_0_data_lo_lo =
    {pma_checker_sectored_entries_0_0_data_lo_lo_hi,
     pma_checker_sectored_entries_0_0_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]        pma_checker_sectored_entries_0_0_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_0_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]        pma_checker_sectored_entries_0_0_data_lo_hi =
    {pma_checker_sectored_entries_0_0_data_lo_hi_hi,
     pma_checker_sectored_entries_0_0_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]       pma_checker_sectored_entries_0_0_data_lo =
    {pma_checker_sectored_entries_0_0_data_lo_hi,
     pma_checker_sectored_entries_0_0_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]        pma_checker_ptw_ae_array_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_ae_ptw,
     _pma_checker_entries_barrier_1_io_y_ae_ptw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_ptw_ae_array_lo =
    {pma_checker_ptw_ae_array_lo_hi, _pma_checker_entries_barrier_io_y_ae_ptw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_ptw_ae_array_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_ae_ptw,
     _pma_checker_entries_barrier_4_io_y_ae_ptw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_ptw_ae_array_hi =
    {pma_checker_ptw_ae_array_hi_hi, _pma_checker_entries_barrier_3_io_y_ae_ptw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_ptw_ae_array =
    {1'h0, pma_checker_ptw_ae_array_hi, pma_checker_ptw_ae_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:498:25, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_final_ae_array_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_ae_final,
     _pma_checker_entries_barrier_1_io_y_ae_final};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_final_ae_array_lo =
    {pma_checker_final_ae_array_lo_hi, _pma_checker_entries_barrier_io_y_ae_final};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_final_ae_array_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_ae_final,
     _pma_checker_entries_barrier_4_io_y_ae_final};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_final_ae_array_hi =
    {pma_checker_final_ae_array_hi_hi, _pma_checker_entries_barrier_3_io_y_ae_final};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_final_ae_array =
    {1'h0, pma_checker_final_ae_array_hi, pma_checker_final_ae_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:499:27, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_ptw_pf_array_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_pf, _pma_checker_entries_barrier_1_io_y_pf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_ptw_pf_array_lo =
    {pma_checker_ptw_pf_array_lo_hi, _pma_checker_entries_barrier_io_y_pf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_ptw_pf_array_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_pf, _pma_checker_entries_barrier_4_io_y_pf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_ptw_pf_array_hi =
    {pma_checker_ptw_pf_array_hi_hi, _pma_checker_entries_barrier_3_io_y_pf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_ptw_pf_array =
    {1'h0, pma_checker_ptw_pf_array_hi, pma_checker_ptw_pf_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:500:25, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_ptw_gf_array_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_gf, _pma_checker_entries_barrier_1_io_y_gf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_ptw_gf_array_lo =
    {pma_checker_ptw_gf_array_lo_hi, _pma_checker_entries_barrier_io_y_gf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_ptw_gf_array_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_gf, _pma_checker_entries_barrier_4_io_y_gf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_ptw_gf_array_hi =
    {pma_checker_ptw_gf_array_hi_hi, _pma_checker_entries_barrier_3_io_y_gf};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_ptw_gf_array =
    {1'h0, pma_checker_ptw_gf_array_hi, pma_checker_ptw_gf_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:501:25, src/main/scala/util/package.scala:45:27
  wire [1:0]        _GEN_38 =
    {_pma_checker_entries_barrier_2_io_y_u, _pma_checker_entries_barrier_1_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_priv_rw_ok_lo_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_priv_rw_ok_lo_hi = _GEN_38;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_priv_rw_ok_lo_hi_1;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_priv_rw_ok_lo_hi_1 = _GEN_38;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_priv_x_ok_lo_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_priv_x_ok_lo_hi = _GEN_38;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_priv_x_ok_lo_hi_1;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_priv_x_ok_lo_hi_1 = _GEN_38;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_priv_rw_ok_lo =
    {pma_checker_priv_rw_ok_lo_hi, _pma_checker_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_39 =
    {_pma_checker_entries_barrier_5_io_y_u, _pma_checker_entries_barrier_4_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_priv_rw_ok_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_priv_rw_ok_hi_hi = _GEN_39;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_priv_rw_ok_hi_hi_1;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_priv_rw_ok_hi_hi_1 = _GEN_39;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_priv_x_ok_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_priv_x_ok_hi_hi = _GEN_39;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_priv_x_ok_hi_hi_1;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_priv_x_ok_hi_hi_1 = _GEN_39;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_priv_rw_ok_hi =
    {pma_checker_priv_rw_ok_hi_hi, _pma_checker_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_priv_rw_ok_lo_1 =
    {pma_checker_priv_rw_ok_lo_hi_1, _pma_checker_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_priv_rw_ok_hi_1 =
    {pma_checker_priv_rw_ok_hi_hi_1, _pma_checker_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [5:0]        pma_checker_priv_rw_ok =
    (pma_checker_priv_s ? 6'h0 : {pma_checker_priv_rw_ok_hi, pma_checker_priv_rw_ok_lo})
    | (pma_checker_priv_s
         ? ~{pma_checker_priv_rw_ok_hi_1, pma_checker_priv_rw_ok_lo_1}
         : 6'h0);	// src/main/scala/rocket/TLB.scala:359:20, :505:{23,70,75,84}, :512:74, src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_priv_x_ok_lo =
    {pma_checker_priv_x_ok_lo_hi, _pma_checker_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_priv_x_ok_hi =
    {pma_checker_priv_x_ok_hi_hi, _pma_checker_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_priv_x_ok_lo_1 =
    {pma_checker_priv_x_ok_lo_hi_1, _pma_checker_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_priv_x_ok_hi_1 =
    {pma_checker_priv_x_ok_hi_hi_1, _pma_checker_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [5:0]        pma_checker_priv_x_ok =
    pma_checker_priv_s
      ? ~{pma_checker_priv_x_ok_hi, pma_checker_priv_x_ok_lo}
      : {pma_checker_priv_x_ok_hi_1, pma_checker_priv_x_ok_lo_1};	// src/main/scala/rocket/TLB.scala:359:20, :508:{22,31}, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_stage1_bypass_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_ae_stage2,
     _pma_checker_entries_barrier_1_io_y_ae_stage2};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_stage1_bypass_lo =
    {pma_checker_stage1_bypass_lo_hi, _pma_checker_entries_barrier_io_y_ae_stage2};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_stage1_bypass_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_ae_stage2,
     _pma_checker_entries_barrier_4_io_y_ae_stage2};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_stage1_bypass_hi =
    {pma_checker_stage1_bypass_hi_hi, _pma_checker_entries_barrier_3_io_y_ae_stage2};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_r_array_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_sr, _pma_checker_entries_barrier_1_io_y_sr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_r_array_lo =
    {pma_checker_r_array_lo_hi, _pma_checker_entries_barrier_io_y_sr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_r_array_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_sr, _pma_checker_entries_barrier_4_io_y_sr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_r_array_hi =
    {pma_checker_r_array_hi_hi, _pma_checker_entries_barrier_3_io_y_sr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_40 =
    {_pma_checker_entries_barrier_2_io_y_sx, _pma_checker_entries_barrier_1_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_r_array_lo_hi_1;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_r_array_lo_hi_1 = _GEN_40;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_x_array_lo_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_x_array_lo_hi = _GEN_40;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_r_array_lo_1 =
    {pma_checker_r_array_lo_hi_1, _pma_checker_entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_41 =
    {_pma_checker_entries_barrier_5_io_y_sx, _pma_checker_entries_barrier_4_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_r_array_hi_hi_1;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_r_array_hi_hi_1 = _GEN_41;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_x_array_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_x_array_hi_hi = _GEN_41;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_r_array_hi_1 =
    {pma_checker_r_array_hi_hi_1, _pma_checker_entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_r_array =
    {1'h1, pma_checker_priv_rw_ok & {pma_checker_r_array_hi, pma_checker_r_array_lo}};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:505:70, :512:{20,41}, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_w_array_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_sw, _pma_checker_entries_barrier_1_io_y_sw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_w_array_lo =
    {pma_checker_w_array_lo_hi, _pma_checker_entries_barrier_io_y_sw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_w_array_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_sw, _pma_checker_entries_barrier_4_io_y_sw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_w_array_hi =
    {pma_checker_w_array_hi_hi, _pma_checker_entries_barrier_3_io_y_sw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_w_array =
    {1'h1, pma_checker_priv_rw_ok & {pma_checker_w_array_hi, pma_checker_w_array_lo}};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:505:70, :513:{20,41}, src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_x_array_lo =
    {pma_checker_x_array_lo_hi, _pma_checker_entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_x_array_hi =
    {pma_checker_x_array_hi_hi, _pma_checker_entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_x_array =
    {1'h1, pma_checker_priv_x_ok & {pma_checker_x_array_hi, pma_checker_x_array_lo}};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:508:22, :514:{20,40}, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_hr_array_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_hr, _pma_checker_entries_barrier_1_io_y_hr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_hr_array_lo =
    {pma_checker_hr_array_lo_hi, _pma_checker_entries_barrier_io_y_hr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_hr_array_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_hr, _pma_checker_entries_barrier_4_io_y_hr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_hr_array_hi =
    {pma_checker_hr_array_hi_hi, _pma_checker_entries_barrier_3_io_y_hr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_42 =
    {_pma_checker_entries_barrier_2_io_y_hx, _pma_checker_entries_barrier_1_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_hr_array_lo_hi_1;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_hr_array_lo_hi_1 = _GEN_42;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_hx_array_lo_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_hx_array_lo_hi = _GEN_42;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_hr_array_lo_1 =
    {pma_checker_hr_array_lo_hi_1, _pma_checker_entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        _GEN_43 =
    {_pma_checker_entries_barrier_5_io_y_hx, _pma_checker_entries_barrier_4_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_hr_array_hi_hi_1;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_hr_array_hi_hi_1 = _GEN_43;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_hx_array_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_hx_array_hi_hi = _GEN_43;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_hr_array_hi_1 =
    {pma_checker_hr_array_hi_hi_1, _pma_checker_entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_hw_array_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_hw, _pma_checker_entries_barrier_1_io_y_hw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_hw_array_lo =
    {pma_checker_hw_array_lo_hi, _pma_checker_entries_barrier_io_y_hw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_hw_array_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_hw, _pma_checker_entries_barrier_4_io_y_hw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_hw_array_hi =
    {pma_checker_hw_array_hi_hi, _pma_checker_entries_barrier_3_io_y_hw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_hx_array_lo =
    {pma_checker_hx_array_lo_hi, _pma_checker_entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_hx_array_hi =
    {pma_checker_hx_array_hi_hi, _pma_checker_entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_pr_array_lo =
    {_pma_checker_entries_barrier_1_io_y_pr, _pma_checker_entries_barrier_io_y_pr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_pr_array_hi_hi =
    {_pma_checker_entries_barrier_4_io_y_pr, _pma_checker_entries_barrier_3_io_y_pr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_pr_array_hi =
    {pma_checker_pr_array_hi_hi, _pma_checker_entries_barrier_2_io_y_pr};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker__pr_array_T_4 =
    pma_checker_ptw_ae_array | pma_checker_final_ae_array;	// src/main/scala/rocket/TLB.scala:498:25, :499:27, :521:104
  wire [6:0]        pma_checker_pr_array =
    {{2{pma_checker_prot_r}}, pma_checker_pr_array_hi, pma_checker_pr_array_lo}
    & ~pma_checker__pr_array_T_4;	// src/main/scala/rocket/TLB.scala:421:66, :521:{21,26,87,89,104}, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_pw_array_lo =
    {_pma_checker_entries_barrier_1_io_y_pw, _pma_checker_entries_barrier_io_y_pw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_pw_array_hi_hi =
    {_pma_checker_entries_barrier_4_io_y_pw, _pma_checker_entries_barrier_3_io_y_pw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_pw_array_hi =
    {pma_checker_pw_array_hi_hi, _pma_checker_entries_barrier_2_io_y_pw};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_pw_array =
    {{2{pma_checker_prot_w}}, pma_checker_pw_array_hi, pma_checker_pw_array_lo}
    & ~pma_checker__pr_array_T_4;	// src/main/scala/rocket/TLB.scala:422:70, :521:104, :523:{21,26,87,89}, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_px_array_lo =
    {_pma_checker_entries_barrier_1_io_y_px, _pma_checker_entries_barrier_io_y_px};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_px_array_hi_hi =
    {_pma_checker_entries_barrier_4_io_y_px, _pma_checker_entries_barrier_3_io_y_px};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_px_array_hi =
    {pma_checker_px_array_hi_hi, _pma_checker_entries_barrier_2_io_y_px};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_px_array =
    {{2{pma_checker_prot_x}}, pma_checker_px_array_hi, pma_checker_px_array_lo}
    & ~pma_checker__pr_array_T_4;	// src/main/scala/rocket/TLB.scala:426:65, :521:104, :525:{21,26,87,89}, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_eff_array_lo =
    {_pma_checker_entries_barrier_1_io_y_eff, _pma_checker_entries_barrier_io_y_eff};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_eff_array_hi_hi =
    {_pma_checker_entries_barrier_4_io_y_eff, _pma_checker_entries_barrier_3_io_y_eff};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_eff_array_hi =
    {pma_checker_eff_array_hi_hi, _pma_checker_entries_barrier_2_io_y_eff};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_eff_array =
    {{2{pma_checker_prot_eff}}, pma_checker_eff_array_hi, pma_checker_eff_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :527:{22,27}, src/main/scala/util/package.scala:45:27
  wire [1:0]        _GEN_44 =
    {_pma_checker_entries_barrier_1_io_y_c, _pma_checker_entries_barrier_io_y_c};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_c_array_lo;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_c_array_lo = _GEN_44;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_prefetchable_array_lo;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_prefetchable_array_lo = _GEN_44;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        _GEN_45 =
    {_pma_checker_entries_barrier_4_io_y_c, _pma_checker_entries_barrier_3_io_y_c};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_c_array_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_c_array_hi_hi = _GEN_45;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_prefetchable_array_hi_hi;	// src/main/scala/util/package.scala:45:27
  assign pma_checker_prefetchable_array_hi_hi = _GEN_45;	// src/main/scala/util/package.scala:45:27
  wire [2:0]        pma_checker_c_array_hi =
    {pma_checker_c_array_hi_hi, _pma_checker_entries_barrier_2_io_y_c};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_c_array =
    {{2{pma_checker_cacheable}}, pma_checker_c_array_hi, pma_checker_c_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :529:{20,25}, src/main/scala/util/package.scala:45:27
  wire [6:0]        pma_checker_lrscAllowed = pma_checker_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :572:24
  wire [1:0]        pma_checker_ppp_array_lo =
    {_pma_checker_entries_barrier_1_io_y_ppp, _pma_checker_entries_barrier_io_y_ppp};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_ppp_array_hi_hi =
    {_pma_checker_entries_barrier_4_io_y_ppp, _pma_checker_entries_barrier_3_io_y_ppp};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_ppp_array_hi =
    {pma_checker_ppp_array_hi_hi, _pma_checker_entries_barrier_2_io_y_ppp};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_ppp_array =
    {{2{pma_checker_prot_pp}}, pma_checker_ppp_array_hi, pma_checker_ppp_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :531:{22,27}, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_paa_array_lo =
    {_pma_checker_entries_barrier_1_io_y_paa, _pma_checker_entries_barrier_io_y_paa};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_paa_array_hi_hi =
    {_pma_checker_entries_barrier_4_io_y_paa, _pma_checker_entries_barrier_3_io_y_paa};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_paa_array_hi =
    {pma_checker_paa_array_hi_hi, _pma_checker_entries_barrier_2_io_y_paa};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_paa_array =
    {{2{pma_checker_prot_aa}}, pma_checker_paa_array_hi, pma_checker_paa_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :533:{22,27}, src/main/scala/util/package.scala:45:27
  wire [1:0]        pma_checker_pal_array_lo =
    {_pma_checker_entries_barrier_1_io_y_pal, _pma_checker_entries_barrier_io_y_pal};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [1:0]        pma_checker_pal_array_hi_hi =
    {_pma_checker_entries_barrier_4_io_y_pal, _pma_checker_entries_barrier_3_io_y_pal};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [2:0]        pma_checker_pal_array_hi =
    {pma_checker_pal_array_hi_hi, _pma_checker_entries_barrier_2_io_y_pal};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_pal_array =
    {{2{pma_checker_prot_al}}, pma_checker_pal_array_hi, pma_checker_pal_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :535:{22,27}, src/main/scala/util/package.scala:45:27
  wire [6:0]        pma_checker_ppp_array_if_cached =
    pma_checker_ppp_array | pma_checker_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :531:22, :536:39
  wire [6:0]        pma_checker_paa_array_if_cached =
    pma_checker_paa_array | pma_checker_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :533:22, :537:39
  wire [6:0]        pma_checker_pal_array_if_cached =
    pma_checker_pal_array | pma_checker_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :535:22, :538:39
  wire [2:0]        pma_checker_prefetchable_array_hi =
    {pma_checker_prefetchable_array_hi_hi, _pma_checker_entries_barrier_2_io_y_c};	// src/main/scala/util/package.scala:45:27, :267:25
  wire [6:0]        pma_checker_prefetchable_array =
    {pma_checker_cacheable & pma_checker_homogeneous,
     1'h0,
     pma_checker_prefetchable_array_hi,
     pma_checker_prefetchable_array_lo};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:417:49, :539:{31,43}, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:45:27
  wire              pma_checker_misaligned =
    |(s1_req_addr[3:0] & (4'h1 << s1_req_size) - 4'h1);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:542:{39,69,77}, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_lrsc_T = s1_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_lrsc_T_1 = s1_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker_cmd_lrsc =
    pma_checker__cmd_lrsc_T | pma_checker__cmd_lrsc_T_1;	// src/main/scala/rocket/TLB.scala:562:33, src/main/scala/util/package.scala:16:47, :81:59
  wire              pma_checker__cmd_amo_logical_T = s1_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_amo_logical_T_1 = s1_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_amo_logical_T_2 = s1_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_amo_logical_T_3 = s1_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker_cmd_amo_logical =
    pma_checker__cmd_amo_logical_T | pma_checker__cmd_amo_logical_T_1
    | pma_checker__cmd_amo_logical_T_2 | pma_checker__cmd_amo_logical_T_3;	// src/main/scala/rocket/TLB.scala:563:40, src/main/scala/util/package.scala:16:47, :81:59
  wire              pma_checker__cmd_amo_arithmetic_T = s1_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_amo_arithmetic_T_1 = s1_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_amo_arithmetic_T_2 = s1_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_amo_arithmetic_T_3 = s1_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker__cmd_amo_arithmetic_T_4 = s1_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker_cmd_amo_arithmetic =
    pma_checker__cmd_amo_arithmetic_T | pma_checker__cmd_amo_arithmetic_T_1
    | pma_checker__cmd_amo_arithmetic_T_2 | pma_checker__cmd_amo_arithmetic_T_3
    | pma_checker__cmd_amo_arithmetic_T_4;	// src/main/scala/rocket/TLB.scala:564:43, src/main/scala/util/package.scala:16:47, :81:59
  wire              pma_checker_cmd_put_partial = s1_req_cmd == 5'h11;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:565:41
  wire              pma_checker_cmd_read =
    s1_req_cmd == 5'h0 | s1_req_cmd == 5'h10 | pma_checker__cmd_lrsc_T
    | pma_checker__cmd_lrsc_T_1 | pma_checker__cmd_amo_logical_T
    | pma_checker__cmd_amo_logical_T_1 | pma_checker__cmd_amo_logical_T_2
    | pma_checker__cmd_amo_logical_T_3 | pma_checker__cmd_amo_arithmetic_T
    | pma_checker__cmd_amo_arithmetic_T_1 | pma_checker__cmd_amo_arithmetic_T_2
    | pma_checker__cmd_amo_arithmetic_T_3 | pma_checker__cmd_amo_arithmetic_T_4;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/DCache.scala:94:20, :173:25, src/main/scala/util/package.scala:16:47
  wire              pma_checker_cmd_write =
    s1_req_cmd == 5'h1 | pma_checker_cmd_put_partial | pma_checker__cmd_lrsc_T_1
    | pma_checker__cmd_amo_logical_T | pma_checker__cmd_amo_logical_T_1
    | pma_checker__cmd_amo_logical_T_2 | pma_checker__cmd_amo_logical_T_3
    | pma_checker__cmd_amo_arithmetic_T | pma_checker__cmd_amo_arithmetic_T_1
    | pma_checker__cmd_amo_arithmetic_T_2 | pma_checker__cmd_amo_arithmetic_T_3
    | pma_checker__cmd_amo_arithmetic_T_4;	// src/main/scala/rocket/Consts.scala:86:{32,76}, src/main/scala/rocket/DCache.scala:173:25, :614:37, src/main/scala/rocket/TLB.scala:565:41, src/main/scala/util/package.scala:16:47
  wire              pma_checker_cmd_write_perms =
    pma_checker_cmd_write | s1_req_cmd == 5'h5 | s1_req_cmd == 5'h17;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:569:35, src/main/scala/util/package.scala:16:47
  wire [6:0]        pma_checker_ae_array =
    (pma_checker_misaligned ? pma_checker_eff_array : 7'h0)
    | (pma_checker_cmd_lrsc ? ~pma_checker_lrscAllowed : 7'h0);	// src/main/scala/rocket/TLB.scala:527:22, :542:77, :562:33, :572:24, :574:{8,37}, :575:{8,19}
  wire [6:0]        pma_checker_ae_ld_array =
    pma_checker_cmd_read ? pma_checker_ae_array | ~pma_checker_pr_array : 7'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:521:87, :574:37, :578:{24,44,46}
  wire [6:0]        pma_checker_ae_st_array =
    (pma_checker_cmd_write_perms ? pma_checker_ae_array | ~pma_checker_pw_array : 7'h0)
    | (pma_checker_cmd_put_partial ? ~pma_checker_ppp_array_if_cached : 7'h0)
    | (pma_checker_cmd_amo_logical ? ~pma_checker_pal_array_if_cached : 7'h0)
    | (pma_checker_cmd_amo_arithmetic ? ~pma_checker_paa_array_if_cached : 7'h0);	// src/main/scala/rocket/TLB.scala:523:87, :536:39, :537:39, :538:39, :563:40, :564:43, :565:41, :569:35, :574:37, :580:{8,35,37}, :581:{8,26}, :582:{8,26,53}, :583:{8,29}
  wire [6:0]        pma_checker_must_alloc_array =
    (pma_checker_cmd_put_partial ? ~pma_checker_ppp_array : 7'h0)
    | (pma_checker_cmd_amo_logical ? ~pma_checker_pal_array : 7'h0)
    | (pma_checker_cmd_amo_arithmetic ? ~pma_checker_paa_array : 7'h0)
    | {7{pma_checker_cmd_lrsc}};	// src/main/scala/rocket/TLB.scala:531:22, :533:22, :535:22, :562:33, :563:40, :564:43, :565:41, :585:{8,26}, :586:{8,26}, :587:{8,29,46}, :588:8
  wire [6:0]        pma_checker_pf_ld_array =
    pma_checker_cmd_read
      ? (~pma_checker_r_array & ~pma_checker_ptw_ae_array | pma_checker_ptw_pf_array)
        & ~pma_checker_ptw_gf_array
      : 7'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :512:20, :589:{24,37,71,73,88,104,106}
  wire [6:0]        pma_checker_pf_st_array =
    pma_checker_cmd_write_perms
      ? (~pma_checker_w_array & ~pma_checker_ptw_ae_array | pma_checker_ptw_pf_array)
        & ~pma_checker_ptw_gf_array
      : 7'h0;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :513:20, :569:35, :589:{73,106}, :590:{24,44,53,70,86}
  wire [6:0]        pma_checker_pf_inst_array =
    (~pma_checker_x_array & ~pma_checker_ptw_ae_array | pma_checker_ptw_pf_array)
    & ~pma_checker_ptw_gf_array;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :514:20, :589:{73,106}, :591:{25,34,51,67}
  wire [1:0]        pma_checker_lo =
    {pma_checker_superpage_hits_1, pma_checker_superpage_hits_0};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:178:18
  wire [1:0]        pma_checker_lo_1 = pma_checker_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [1:0]        pma_checker_hi =
    {pma_checker_superpage_hits_3, pma_checker_superpage_hits_2};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:178:18
  wire [1:0]        pma_checker_hi_1 = pma_checker_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  wire [1:0]        pma_checker_state_reg_touch_way_sized =
    {|pma_checker_hi_1, pma_checker_hi_1[1] | pma_checker_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:163:13
  wire              pma_checker_state_reg_set_left_older =
    ~(pma_checker_state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:163:13
  wire [1:0]        pma_checker_state_reg_hi =
    {pma_checker_state_reg_set_left_older,
     pma_checker_state_reg_set_left_older
       ? pma_checker_state_reg_left_subtree_state
       : ~(pma_checker_state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:163:13
  wire [20:0]       pma_checker_io_resp_gpa_page = {1'h0, pma_checker_vpn};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/TLB.scala:324:30, :647:{19,36}
  wire [1:0]        lfsr_lo_lo_lo = {_lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]        lfsr_lo_lo_hi = {_lfsr_prng_io_out_3, _lfsr_prng_io_out_2};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]        lfsr_lo_lo = {lfsr_lo_lo_hi, lfsr_lo_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]        lfsr_lo_hi_lo = {_lfsr_prng_io_out_5, _lfsr_prng_io_out_4};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]        lfsr_lo_hi_hi = {_lfsr_prng_io_out_7, _lfsr_prng_io_out_6};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]        lfsr_lo_hi = {lfsr_lo_hi_hi, lfsr_lo_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [7:0]        lfsr_lo = {lfsr_lo_hi, lfsr_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]        lfsr_hi_lo_lo = {_lfsr_prng_io_out_9, _lfsr_prng_io_out_8};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]        lfsr_hi_lo_hi = {_lfsr_prng_io_out_11, _lfsr_prng_io_out_10};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]        lfsr_hi_lo = {lfsr_hi_lo_hi, lfsr_hi_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]        lfsr_hi_hi_lo = {_lfsr_prng_io_out_13, _lfsr_prng_io_out_12};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]        lfsr_hi_hi_hi = {_lfsr_prng_io_out_15, _lfsr_prng_io_out_14};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]        lfsr_hi_hi = {lfsr_hi_hi_hi, lfsr_hi_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [7:0]        lfsr_hi = {lfsr_hi_hi, lfsr_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [15:0]       lfsr = {lfsr_hi, lfsr_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [31:0]       s2_vaddr;	// src/main/scala/rocket/DCache.scala:328:21
  wire              _GEN_46 = metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:423:62, :718:53
  wire              metaArb_io_out_bits_write =
    resetting | metaArb_io_in_1_valid | metaArb_io_in_2_valid | metaArb_io_in_3_valid
    | metaArb_io_in_4_valid;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:201:26, :423:62, :427:43, :718:53, src/main/scala/util/package.scala:81:59
  wire              metaArb__grant_T = resetting | metaArb_io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:201:26, :427:43
  wire              metaArb__grant_T_1 = metaArb__grant_T | metaArb_io_in_2_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:423:62
  wire              metaArb__grant_T_2 = metaArb__grant_T_1 | metaArb_io_in_3_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:718:53
  wire              metaArb__grant_T_3 = metaArb__grant_T_2 | metaArb_io_in_4_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/util/package.scala:81:59
  wire              metaArb_grant_1 = ~resetting;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/rocket/DCache.scala:201:26
  wire              metaArb_grant_2 = ~metaArb__grant_T;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire              metaArb_grant_3 = ~metaArb__grant_T_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire              metaArb_grant_4 = ~metaArb__grant_T_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire              metaArb_grant_5 = ~metaArb__grant_T_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire              metaArb_grant_6 = ~metaArb__grant_T_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire              metaArb_grant_7 = ~(metaArb__grant_T_3 | metaArb_io_in_6_valid);	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/rocket/DCache.scala:746:26, :818:44, :819:30
  wire              metaArb_io_out_valid = ~metaArb_grant_7 | io_cpu_req_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :148:{19,31}
  wire [15:0]       dataArb_io_in_3_bits_wordMask_mask;	// src/main/scala/rocket/DCache.scala:229:13
  wire              pstore_drain;	// src/main/scala/rocket/DCache.scala:493:27
  wire [511:0]      tl_d_data_encoded;	// src/main/scala/rocket/DCache.scala:301:31
  wire              dataArb__grant_T = dataArb_io_in_0_valid | dataArb_io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:494:44, :698:26, :729:68, :732:29, :734:32
  wire              dataArb_grant_1 = ~dataArb_io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/rocket/DCache.scala:494:44
  wire              dataArb_grant_2 = ~dataArb__grant_T;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire              dataArb_grant_3 = ~(dataArb__grant_T | dataArb_io_in_2_valid);	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/rocket/DCache.scala:877:41
  wire              dataArb_io_out_valid = ~dataArb_grant_3 | dataArb_io_in_3_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :148:{19,31}, src/main/scala/rocket/DCache.scala:219:46
  assign nodeOut_a_deq_valid = tl_out_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_opcode = tl_out_a_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_param = tl_out_a_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_size = tl_out_a_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_source = tl_out_a_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_address = tl_out_a_bits_address;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_user_amba_prot_bufferable =
    tl_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_user_amba_prot_modifiable =
    tl_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_user_amba_prot_readalloc =
    tl_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_user_amba_prot_writealloc =
    tl_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_user_amba_prot_privileged =
    tl_out_a_bits_user_amba_prot_privileged;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_mask = tl_out_a_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_data = tl_out_a_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  wire              tl_out_a_ready = nodeOut_a_deq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  wire              nodeOut_a_valid = nodeOut_a_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_a_bits_opcode = nodeOut_a_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]        nodeOut_a_bits_param = nodeOut_a_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_a_bits_size = nodeOut_a_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_a_bits_source = nodeOut_a_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]       nodeOut_a_bits_address = nodeOut_a_deq_bits_address;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_a_bits_user_amba_prot_bufferable =
    nodeOut_a_deq_bits_user_amba_prot_bufferable;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_a_bits_user_amba_prot_modifiable =
    nodeOut_a_deq_bits_user_amba_prot_modifiable;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_a_bits_user_amba_prot_readalloc =
    nodeOut_a_deq_bits_user_amba_prot_readalloc;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_a_bits_user_amba_prot_writealloc =
    nodeOut_a_deq_bits_user_amba_prot_writealloc;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              nodeOut_a_bits_user_amba_prot_privileged =
    nodeOut_a_deq_bits_user_amba_prot_privileged;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]       nodeOut_a_bits_mask = nodeOut_a_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0]      nodeOut_a_bits_data = nodeOut_a_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  reg               s1_valid;	// src/main/scala/rocket/DCache.scala:159:25
  reg               s1_probe;	// src/main/scala/rocket/DCache.scala:160:25
  reg  [2:0]        probe_bits_opcode;	// src/main/scala/rocket/DCache.scala:161:29
  reg  [1:0]        probe_bits_param;	// src/main/scala/rocket/DCache.scala:161:29
  reg  [3:0]        probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29
  wire [3:0]        nackResponseMessage_size = probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire [3:0]        cleanReleaseMessage_size = probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire [3:0]        dirtyReleaseMessage_size = probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:428:17
  reg               probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29
  wire              nodeOut_c_bits_source = probe_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
  wire              nackResponseMessage_source = probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire              cleanReleaseMessage_source = probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire              dirtyReleaseMessage_source = probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:428:17
  wire [31:0]       nodeOut_c_bits_address = probe_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
  wire [31:0]       nackResponseMessage_address = probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire [31:0]       cleanReleaseMessage_address = probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire [31:0]       dirtyReleaseMessage_address = probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:428:17
  reg  [63:0]       probe_bits_mask;	// src/main/scala/rocket/DCache.scala:161:29
  reg  [511:0]      probe_bits_data;	// src/main/scala/rocket/DCache.scala:161:29
  reg               probe_bits_corrupt;	// src/main/scala/rocket/DCache.scala:161:29
  wire              s1_valid_masked = s1_valid & ~io_cpu_s1_kill;	// src/main/scala/rocket/DCache.scala:159:25, :163:{34,37}
  wire              s1_nack;	// src/main/scala/rocket/DCache.scala:162:28
  wire              s1_valid_not_nacked = s1_valid & ~s1_nack;	// src/main/scala/rocket/DCache.scala:159:25, :162:28, :164:{38,41}
  wire              s0_clk_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, :148:31, src/main/scala/rocket/DCache.scala:167:{40,43}
  wire [31:0]       s0_tlb_req_vaddr = s0_req_addr;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire [4:0]        s0_tlb_req_cmd = s0_req_cmd;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire [1:0]        s0_tlb_req_size = s0_req_size;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire [1:0]        s0_tlb_req_prv = s0_req_dprv;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire              s0_tlb_req_v = s0_req_dv;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire              s0_req_phys = ~metaArb_grant_7;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/rocket/DCache.scala:169:24, :172:9
  wire              s0_tlb_req_passthrough = s0_req_phys;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  assign s0_req_addr =
    {resetting
       ? {_metaArb_io_in_5_bits_addr_T, flushCounter}
       : metaArb_io_in_1_valid
           ? {_metaArb_io_in_5_bits_addr_T, metaArb_io_in_1_bits_idx}
           : _GEN_46
               ? {_metaArb_io_in_5_bits_addr_T, s2_vaddr[15:6]}
               : metaArb_io_in_4_valid
                   ? {_metaArb_io_in_5_bits_addr_T, probe_bits_address[15:6]}
                   : metaArb_io_in_6_valid ? _GEN : io_cpu_req_bits_addr[31:6],
     io_cpu_req_bits_addr[5:0]};	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19, src/main/scala/rocket/DCache.scala:161:29, :169:24, :170:{21,84}, :201:26, :202:29, :222:89, :328:21, :427:43, :430:35, :431:36, :722:36, :746:26, :750:30, :818:44, :819:30, :821:34, :889:36, :994:36, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:81:59
  wire [31:0]       s1_vaddr = s1_req_addr;	// src/main/scala/rocket/DCache.scala:173:25, :174:21
  reg  [5:0]        s1_req_tag;	// src/main/scala/rocket/DCache.scala:173:25
  wire [1:0]        s1_mask_xwr_size = s1_req_size;	// src/main/scala/rocket/AMOALU.scala:11:18, src/main/scala/rocket/DCache.scala:173:25
  reg               s1_req_signed;	// src/main/scala/rocket/DCache.scala:173:25
  reg               s1_req_dv;	// src/main/scala/rocket/DCache.scala:173:25
  reg               s1_req_phys;	// src/main/scala/rocket/DCache.scala:173:25
  reg               s1_req_no_alloc;	// src/main/scala/rocket/DCache.scala:173:25
  reg               s1_req_no_xcpt;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [31:0]       s1_req_data;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [3:0]        s1_req_mask;	// src/main/scala/rocket/DCache.scala:173:25
  reg               s1_tlb_req_passthrough;	// src/main/scala/rocket/DCache.scala:185:29
  reg               s1_tlb_req_v;	// src/main/scala/rocket/DCache.scala:185:29
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_1 = s1_req_cmd == 5'h0;	// src/main/scala/rocket/DCache.scala:94:20, :173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_2 = s1_req_cmd == 5'h10;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_3 = s1_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_29 = s1_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_31 = s1_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_32 = s1_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_33 = s1_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_34 = s1_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_38 = s1_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_39 = s1_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_40 = s1_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_41 = s1_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_42 = s1_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire              s1_read =
    _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2
    | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29
    | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32
    | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34
    | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39
    | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41
    | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_26 = s1_req_cmd == 5'h1;	// src/main/scala/rocket/Consts.scala:86:32, src/main/scala/rocket/DCache.scala:173:25, :614:37
  wire              _io_cpu_perf_canAcceptLoadThenLoad_T_51 = s1_req_cmd == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/TLB.scala:565:41
  wire              s1_write =
    _io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51
    | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31
    | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33
    | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38
    | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40
    | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// src/main/scala/rocket/Consts.scala:86:{32,49,76}, src/main/scala/util/package.scala:16:47
  wire              s1_readwrite = s1_read | s1_write;	// src/main/scala/rocket/Consts.scala:85:68, :86:76, src/main/scala/rocket/DCache.scala:189:30
  wire              s1_sfence =
    s1_req_cmd == 5'h14 | s1_req_cmd == 5'h15 | s1_req_cmd == 5'h16;	// src/main/scala/rocket/DCache.scala:173:25, :190:{30,57,71,85}
  wire              s1_flush_line = s1_req_cmd == 5'h5 & s1_req_size[0];	// src/main/scala/rocket/DCache.scala:173:25, :191:{34,50,64}, src/main/scala/util/package.scala:16:47
  reg               s1_flush_valid;	// src/main/scala/rocket/DCache.scala:192:27
  reg               cached_grant_wait;	// src/main/scala/rocket/DCache.scala:200:34
  reg               release_ack_wait;	// src/main/scala/rocket/DCache.scala:203:33
  reg  [31:0]       release_ack_addr;	// src/main/scala/rocket/DCache.scala:204:29
  reg  [3:0]        release_state;	// src/main/scala/rocket/DCache.scala:205:30
  reg  [1:0]        refill_way;	// src/main/scala/rocket/DCache.scala:206:23
  wire              _T_345 = release_state == 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire              _T_344 = release_state == 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire              inWriteback = _T_345 | _T_344;	// src/main/scala/util/package.scala:16:47, :81:59
  wire              _io_cpu_req_ready_T_4 =
    release_state == 4'h0 & ~cached_grant_wait & ~s1_nack;	// src/main/scala/rocket/DCache.scala:162:28, :164:41, :200:34, :205:30, :210:{38,54,73}, src/main/scala/rocket/HellaCache.scala:234:14
  reg               uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33
  reg  [31:0]       uncachedReqs_0_addr;	// src/main/scala/rocket/DCache.scala:214:25
  wire [31:0]       uncachedResp_addr = uncachedReqs_0_addr;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [5:0]        uncachedReqs_0_tag;	// src/main/scala/rocket/DCache.scala:214:25
  wire [5:0]        uncachedResp_tag = uncachedReqs_0_tag;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [4:0]        uncachedReqs_0_cmd;	// src/main/scala/rocket/DCache.scala:214:25
  wire [4:0]        uncachedResp_cmd = uncachedReqs_0_cmd;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [1:0]        uncachedReqs_0_size;	// src/main/scala/rocket/DCache.scala:214:25
  wire [1:0]        uncachedResp_size = uncachedReqs_0_size;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg               uncachedReqs_0_signed;	// src/main/scala/rocket/DCache.scala:214:25
  wire              uncachedResp_signed = uncachedReqs_0_signed;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [1:0]        uncachedReqs_0_dprv;	// src/main/scala/rocket/DCache.scala:214:25
  wire [1:0]        uncachedResp_dprv = uncachedReqs_0_dprv;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg               uncachedReqs_0_dv;	// src/main/scala/rocket/DCache.scala:214:25
  wire              uncachedResp_dv = uncachedReqs_0_dv;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg               uncachedReqs_0_phys;	// src/main/scala/rocket/DCache.scala:214:25
  wire              uncachedResp_phys = uncachedReqs_0_phys;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg               uncachedReqs_0_no_alloc;	// src/main/scala/rocket/DCache.scala:214:25
  wire              uncachedResp_no_alloc = uncachedReqs_0_no_alloc;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg               uncachedReqs_0_no_xcpt;	// src/main/scala/rocket/DCache.scala:214:25
  wire              uncachedResp_no_xcpt = uncachedReqs_0_no_xcpt;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [31:0]       uncachedReqs_0_data;	// src/main/scala/rocket/DCache.scala:214:25
  wire [31:0]       uncachedResp_data = uncachedReqs_0_data;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [3:0]        uncachedReqs_0_mask;	// src/main/scala/rocket/DCache.scala:214:25
  wire [3:0]        uncachedResp_mask = uncachedReqs_0_mask;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  wire              _pstore_drain_opportunistic_T = io_cpu_req_bits_cmd == 5'h0;	// src/main/scala/rocket/DCache.scala:94:20, src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_1 = io_cpu_req_bits_cmd == 5'h10;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_2 = io_cpu_req_bits_cmd == 5'h6;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_28 = io_cpu_req_bits_cmd == 5'h7;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_30 = io_cpu_req_bits_cmd == 5'h4;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_31 = io_cpu_req_bits_cmd == 5'h9;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_32 = io_cpu_req_bits_cmd == 5'hA;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_33 = io_cpu_req_bits_cmd == 5'hB;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_37 = io_cpu_req_bits_cmd == 5'h8;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_38 = io_cpu_req_bits_cmd == 5'hC;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_39 = io_cpu_req_bits_cmd == 5'hD;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_40 = io_cpu_req_bits_cmd == 5'hE;	// src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_41 = io_cpu_req_bits_cmd == 5'hF;	// src/main/scala/util/package.scala:16:47
  wire              s0_read =
    _pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
    | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
    | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
    | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
    | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
    | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
    | _pstore_drain_opportunistic_T_41;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_T_25 = io_cpu_req_bits_cmd == 5'h1;	// src/main/scala/rocket/DCache.scala:614:37, src/main/scala/util/package.scala:16:47
  wire              _pstore_drain_opportunistic_res_T_1 = io_cpu_req_bits_cmd == 5'h3;	// src/main/scala/util/package.scala:16:47
  wire              dataArb_io_in_3_valid_res =
    ~(_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1);	// src/main/scala/rocket/DCache.scala:1161:{15,46}, src/main/scala/util/package.scala:16:47, :81:59
  wire              _pstore_drain_opportunistic_T_50 = io_cpu_req_bits_cmd == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/TLB.scala:565:41
  assign dataArb_io_in_3_valid = io_cpu_req_valid & dataArb_io_in_3_valid_res;	// src/main/scala/rocket/DCache.scala:219:46, :1161:46
  assign _metaArb_io_in_5_bits_addr_T = io_cpu_req_bits_addr[31:16];	// src/main/scala/rocket/DCache.scala:222:89
  assign dataArb_io_in_3_bits_addr = io_cpu_req_bits_addr[15:0];	// src/main/scala/rocket/DCache.scala:222:30
  wire              dataArb_io_in_3_bits_wordMask_mask_upper = io_cpu_req_bits_addr[2];	// src/main/scala/rocket/DCache.scala:227:{43,57}
  wire              dataArb_io_in_3_bits_wordMask_mask_lower =
    ~dataArb_io_in_3_bits_wordMask_mask_upper;	// src/main/scala/rocket/DCache.scala:227:57, :228:22
  wire [1:0]        _dataArb_io_in_3_bits_wordMask_mask_T =
    {dataArb_io_in_3_bits_wordMask_mask_upper, dataArb_io_in_3_bits_wordMask_mask_lower};	// src/main/scala/rocket/DCache.scala:227:57, :228:22, :229:13
  wire [1:0]        dataArb_io_in_3_bits_wordMask_mask_upper_1 =
    io_cpu_req_bits_addr[3] ? _dataArb_io_in_3_bits_wordMask_mask_T : 2'h0;	// src/main/scala/rocket/DCache.scala:227:{22,43,57}, :229:13, src/main/scala/rocket/HellaCache.scala:234:14
  wire [1:0]        dataArb_io_in_3_bits_wordMask_mask_lower_1 =
    io_cpu_req_bits_addr[3] ? 2'h0 : _dataArb_io_in_3_bits_wordMask_mask_T;	// src/main/scala/rocket/DCache.scala:227:43, :228:22, :229:13, src/main/scala/rocket/HellaCache.scala:234:14
  wire [3:0]        _dataArb_io_in_3_bits_wordMask_mask_T_1 =
    {dataArb_io_in_3_bits_wordMask_mask_upper_1,
     dataArb_io_in_3_bits_wordMask_mask_lower_1};	// src/main/scala/rocket/DCache.scala:227:57, :228:22, :229:13
  wire [3:0]        dataArb_io_in_3_bits_wordMask_mask_upper_2 =
    io_cpu_req_bits_addr[4] ? _dataArb_io_in_3_bits_wordMask_mask_T_1 : 4'h0;	// src/main/scala/rocket/DCache.scala:227:{22,43,57}, :229:13, src/main/scala/rocket/HellaCache.scala:234:14
  wire [3:0]        dataArb_io_in_3_bits_wordMask_mask_lower_2 =
    io_cpu_req_bits_addr[4] ? 4'h0 : _dataArb_io_in_3_bits_wordMask_mask_T_1;	// src/main/scala/rocket/DCache.scala:227:43, :228:22, :229:13, src/main/scala/rocket/HellaCache.scala:234:14
  wire [7:0]        _dataArb_io_in_3_bits_wordMask_mask_T_2 =
    {dataArb_io_in_3_bits_wordMask_mask_upper_2,
     dataArb_io_in_3_bits_wordMask_mask_lower_2};	// src/main/scala/rocket/DCache.scala:227:57, :228:22, :229:13
  wire [7:0]        dataArb_io_in_3_bits_wordMask_mask_upper_3 =
    io_cpu_req_bits_addr[5] ? _dataArb_io_in_3_bits_wordMask_mask_T_2 : 8'h0;	// src/main/scala/rocket/DCache.scala:225:27, :227:{22,43,57}, :229:13
  wire [7:0]        dataArb_io_in_3_bits_wordMask_mask_lower_3 =
    io_cpu_req_bits_addr[5] ? 8'h0 : _dataArb_io_in_3_bits_wordMask_mask_T_2;	// src/main/scala/rocket/DCache.scala:225:27, :227:43, :228:22, :229:13
  assign dataArb_io_in_3_bits_wordMask_mask =
    {dataArb_io_in_3_bits_wordMask_mask_upper_3,
     dataArb_io_in_3_bits_wordMask_mask_lower_3};	// src/main/scala/rocket/DCache.scala:227:57, :228:22, :229:13
  wire              _T_4 = ~dataArb_grant_3 & s0_read;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/DCache.scala:235:{9,33}
  reg               s1_did_read;	// src/main/scala/rocket/DCache.scala:236:30
  reg  [15:0]       s1_read_mask;	// src/main/scala/rocket/DCache.scala:237:31
  assign metaArb_io_in_7_bits_idx = io_cpu_req_bits_addr[15:6];	// src/main/scala/rocket/DCache.scala:240:58
  wire              s1_cmd_uses_tlb = s1_readwrite | s1_flush_line | s1_req_cmd == 5'h17;	// src/main/scala/rocket/DCache.scala:173:25, :189:30, :191:50, :247:{55,69}, src/main/scala/util/package.scala:16:47
  wire              tlb_invalidate_refill = s1_valid & ~io_cpu_s1_kill & s1_sfence;	// src/main/scala/rocket/DCache.scala:159:25, :163:37, :190:71, :255:54, src/main/scala/rocket/TLB.scala:399:88
  wire [31:0]       s1_paddr = {tlb_ppn, s1_req_addr[11:0]};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/DCache.scala:173:25, :275:{21,125}
  assign writeEnable = metaArb_io_out_valid & metaArb_io_out_bits_write;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, :148:31, src/main/scala/rocket/DCache.scala:287:27
  assign readEnable = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, :148:31, src/main/scala/rocket/DCache.scala:167:43, :291:59
  wire [15:0]       s1_meta_uncorrected_0_tag = _tag_array_0_ext_RW0_rdata[15:0];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]        s1_meta_uncorrected_0_coh_state = _tag_array_0_ext_RW0_rdata[17:16];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [15:0]       s1_tag = s1_paddr[31:16];	// src/main/scala/rocket/DCache.scala:275:21, :293:29
  wire              _s1_meta_hit_state_T = s1_meta_uncorrected_0_tag == s1_tag;	// src/main/scala/rocket/DCache.scala:292:80, :293:29, :294:83
  wire              s1_hit_way =
    (|s1_meta_uncorrected_0_coh_state) & _s1_meta_hit_state_T;	// src/main/scala/rocket/DCache.scala:292:80, :294:{74,83}, src/main/scala/tilelink/Metadata.scala:50:45
  wire [1:0]        s1_hit_state_state =
    _s1_meta_hit_state_T & ~s1_flush_valid ? s1_meta_uncorrected_0_coh_state : 2'h0;	// src/main/scala/rocket/DCache.scala:192:27, :292:80, :294:83, :296:{41,59,62}, :297:32, src/main/scala/rocket/HellaCache.scala:234:14
  wire [15:0]       tl_d_data_encoded_lo_lo_lo_lo_lo = nodeOut_d_bits_data[15:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_lo_lo_lo_1 = nodeOut_d_bits_data[15:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_lo_lo_hi = nodeOut_d_bits_data[31:16];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_lo_lo_hi_1 = nodeOut_d_bits_data[31:16];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_lo_lo_lo =
    {tl_d_data_encoded_lo_lo_lo_lo_hi, tl_d_data_encoded_lo_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_lo_hi_lo = nodeOut_d_bits_data[47:32];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_lo_hi_lo_1 = nodeOut_d_bits_data[47:32];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_lo_hi_hi = nodeOut_d_bits_data[63:48];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_lo_hi_hi_1 = nodeOut_d_bits_data[63:48];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_lo_lo_hi =
    {tl_d_data_encoded_lo_lo_lo_hi_hi, tl_d_data_encoded_lo_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_lo_lo_lo =
    {tl_d_data_encoded_lo_lo_lo_hi, tl_d_data_encoded_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_hi_lo_lo = nodeOut_d_bits_data[79:64];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_hi_lo_lo_1 = nodeOut_d_bits_data[79:64];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_hi_lo_hi = nodeOut_d_bits_data[95:80];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_hi_lo_hi_1 = nodeOut_d_bits_data[95:80];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_lo_hi_lo =
    {tl_d_data_encoded_lo_lo_hi_lo_hi, tl_d_data_encoded_lo_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_hi_hi_lo = nodeOut_d_bits_data[111:96];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_hi_hi_lo_1 = nodeOut_d_bits_data[111:96];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_hi_hi_hi = nodeOut_d_bits_data[127:112];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_lo_hi_hi_hi_1 = nodeOut_d_bits_data[127:112];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_lo_hi_hi =
    {tl_d_data_encoded_lo_lo_hi_hi_hi, tl_d_data_encoded_lo_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_lo_lo_hi =
    {tl_d_data_encoded_lo_lo_hi_hi, tl_d_data_encoded_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      tl_d_data_encoded_lo_lo =
    {tl_d_data_encoded_lo_lo_hi, tl_d_data_encoded_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_lo_lo_lo = nodeOut_d_bits_data[143:128];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_lo_lo_lo_1 = nodeOut_d_bits_data[143:128];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_lo_lo_hi = nodeOut_d_bits_data[159:144];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_lo_lo_hi_1 = nodeOut_d_bits_data[159:144];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_hi_lo_lo =
    {tl_d_data_encoded_lo_hi_lo_lo_hi, tl_d_data_encoded_lo_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_lo_hi_lo = nodeOut_d_bits_data[175:160];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_lo_hi_lo_1 = nodeOut_d_bits_data[175:160];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_lo_hi_hi = nodeOut_d_bits_data[191:176];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_lo_hi_hi_1 = nodeOut_d_bits_data[191:176];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_hi_lo_hi =
    {tl_d_data_encoded_lo_hi_lo_hi_hi, tl_d_data_encoded_lo_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_lo_hi_lo =
    {tl_d_data_encoded_lo_hi_lo_hi, tl_d_data_encoded_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_hi_lo_lo = nodeOut_d_bits_data[207:192];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_hi_lo_lo_1 = nodeOut_d_bits_data[207:192];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_hi_lo_hi = nodeOut_d_bits_data[223:208];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_hi_lo_hi_1 = nodeOut_d_bits_data[223:208];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_hi_hi_lo =
    {tl_d_data_encoded_lo_hi_hi_lo_hi, tl_d_data_encoded_lo_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_hi_hi_lo = nodeOut_d_bits_data[239:224];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_hi_hi_lo_1 = nodeOut_d_bits_data[239:224];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_hi_hi_hi = nodeOut_d_bits_data[255:240];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_lo_hi_hi_hi_hi_1 = nodeOut_d_bits_data[255:240];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_hi_hi_hi =
    {tl_d_data_encoded_lo_hi_hi_hi_hi, tl_d_data_encoded_lo_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_lo_hi_hi =
    {tl_d_data_encoded_lo_hi_hi_hi, tl_d_data_encoded_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      tl_d_data_encoded_lo_hi =
    {tl_d_data_encoded_lo_hi_hi, tl_d_data_encoded_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      tl_d_data_encoded_lo =
    {tl_d_data_encoded_lo_hi, tl_d_data_encoded_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_lo_lo_lo = nodeOut_d_bits_data[271:256];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_lo_lo_lo_1 = nodeOut_d_bits_data[271:256];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_lo_lo_hi = nodeOut_d_bits_data[287:272];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_lo_lo_hi_1 = nodeOut_d_bits_data[287:272];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_lo_lo_lo =
    {tl_d_data_encoded_hi_lo_lo_lo_hi, tl_d_data_encoded_hi_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_lo_hi_lo = nodeOut_d_bits_data[303:288];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_lo_hi_lo_1 = nodeOut_d_bits_data[303:288];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_lo_hi_hi = nodeOut_d_bits_data[319:304];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_lo_hi_hi_1 = nodeOut_d_bits_data[319:304];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_lo_lo_hi =
    {tl_d_data_encoded_hi_lo_lo_hi_hi, tl_d_data_encoded_hi_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_hi_lo_lo =
    {tl_d_data_encoded_hi_lo_lo_hi, tl_d_data_encoded_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_hi_lo_lo = nodeOut_d_bits_data[335:320];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_hi_lo_lo_1 = nodeOut_d_bits_data[335:320];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_hi_lo_hi = nodeOut_d_bits_data[351:336];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_hi_lo_hi_1 = nodeOut_d_bits_data[351:336];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_lo_hi_lo =
    {tl_d_data_encoded_hi_lo_hi_lo_hi, tl_d_data_encoded_hi_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_hi_hi_lo = nodeOut_d_bits_data[367:352];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_hi_hi_lo_1 = nodeOut_d_bits_data[367:352];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_hi_hi_hi = nodeOut_d_bits_data[383:368];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_lo_hi_hi_hi_1 = nodeOut_d_bits_data[383:368];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_lo_hi_hi =
    {tl_d_data_encoded_hi_lo_hi_hi_hi, tl_d_data_encoded_hi_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_hi_lo_hi =
    {tl_d_data_encoded_hi_lo_hi_hi, tl_d_data_encoded_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      tl_d_data_encoded_hi_lo =
    {tl_d_data_encoded_hi_lo_hi, tl_d_data_encoded_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_lo_lo_lo = nodeOut_d_bits_data[399:384];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_lo_lo_lo_1 = nodeOut_d_bits_data[399:384];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_lo_lo_hi = nodeOut_d_bits_data[415:400];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_lo_lo_hi_1 = nodeOut_d_bits_data[415:400];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_hi_lo_lo =
    {tl_d_data_encoded_hi_hi_lo_lo_hi, tl_d_data_encoded_hi_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_lo_hi_lo = nodeOut_d_bits_data[431:416];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_lo_hi_lo_1 = nodeOut_d_bits_data[431:416];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_lo_hi_hi = nodeOut_d_bits_data[447:432];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_lo_hi_hi_1 = nodeOut_d_bits_data[447:432];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_hi_lo_hi =
    {tl_d_data_encoded_hi_hi_lo_hi_hi, tl_d_data_encoded_hi_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_hi_hi_lo =
    {tl_d_data_encoded_hi_hi_lo_hi, tl_d_data_encoded_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_hi_lo_lo = nodeOut_d_bits_data[463:448];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_hi_lo_lo_1 = nodeOut_d_bits_data[463:448];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_hi_lo_hi = nodeOut_d_bits_data[479:464];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_hi_lo_hi_1 = nodeOut_d_bits_data[479:464];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_hi_hi_lo =
    {tl_d_data_encoded_hi_hi_hi_lo_hi, tl_d_data_encoded_hi_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_hi_hi_lo = nodeOut_d_bits_data[495:480];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_hi_hi_lo_1 = nodeOut_d_bits_data[495:480];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_hi_hi_hi = nodeOut_d_bits_data[511:496];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [15:0]       tl_d_data_encoded_hi_hi_hi_hi_hi_1 = nodeOut_d_bits_data[511:496];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_hi_hi_hi =
    {tl_d_data_encoded_hi_hi_hi_hi_hi, tl_d_data_encoded_hi_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_hi_hi_hi =
    {tl_d_data_encoded_hi_hi_hi_hi, tl_d_data_encoded_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      tl_d_data_encoded_hi_hi =
    {tl_d_data_encoded_hi_hi_hi, tl_d_data_encoded_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      tl_d_data_encoded_hi =
    {tl_d_data_encoded_hi_hi, tl_d_data_encoded_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [511:0]      s1_all_data_ways_1 = tl_d_data_encoded;	// src/main/scala/rocket/DCache.scala:301:31, :302:33
  wire              s1_mask_xwr_upper = s1_req_addr[0] | (|s1_mask_xwr_size);	// src/main/scala/rocket/AMOALU.scala:11:18, :19:{27,42,53}, src/main/scala/rocket/DCache.scala:173:25
  wire              s1_mask_xwr_lower = ~(s1_req_addr[0]);	// src/main/scala/rocket/AMOALU.scala:19:27, :20:22, src/main/scala/rocket/DCache.scala:173:25
  wire [1:0]        _s1_mask_xwr_T = {s1_mask_xwr_upper, s1_mask_xwr_lower};	// src/main/scala/rocket/AMOALU.scala:19:42, :20:22, :21:16
  wire [1:0]        s1_mask_xwr_upper_1 =
    (s1_req_addr[1] ? _s1_mask_xwr_T : 2'h0) | {2{s1_mask_xwr_size[1]}};	// src/main/scala/rocket/AMOALU.scala:11:18, :19:{22,27,42,47,53}, :21:16, src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/HellaCache.scala:234:14
  wire [1:0]        s1_mask_xwr_lower_1 = s1_req_addr[1] ? 2'h0 : _s1_mask_xwr_T;	// src/main/scala/rocket/AMOALU.scala:19:27, :20:22, :21:16, src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/HellaCache.scala:234:14
  wire [3:0]        s1_mask_xwr = {s1_mask_xwr_upper_1, s1_mask_xwr_lower_1};	// src/main/scala/rocket/AMOALU.scala:19:42, :20:22, :21:16
  wire [3:0]        s1_mask =
    _io_cpu_perf_canAcceptLoadThenLoad_T_51 ? io_cpu_s1_data_mask : s1_mask_xwr;	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:304:20
  reg               s2_valid;	// src/main/scala/rocket/DCache.scala:308:25
  wire [1:0]        s2_valid_no_xcpt_lo_lo =
    {_io_cpu_s2_xcpt_ae_ld_output, _io_cpu_s2_xcpt_ae_st_output};	// src/main/scala/rocket/DCache.scala:309:54, :909:24
  wire [1:0]        s2_valid_no_xcpt_lo_hi =
    {_io_cpu_s2_xcpt_gf_ld_output, _io_cpu_s2_xcpt_gf_st_output};	// src/main/scala/rocket/DCache.scala:309:54, :909:24
  wire [3:0]        s2_valid_no_xcpt_lo =
    {s2_valid_no_xcpt_lo_hi, s2_valid_no_xcpt_lo_lo};	// src/main/scala/rocket/DCache.scala:309:54
  wire [1:0]        s2_valid_no_xcpt_hi_lo =
    {_io_cpu_s2_xcpt_pf_ld_output, _io_cpu_s2_xcpt_pf_st_output};	// src/main/scala/rocket/DCache.scala:309:54, :909:24
  wire [1:0]        s2_valid_no_xcpt_hi_hi =
    {_io_cpu_s2_xcpt_ma_ld_output, _io_cpu_s2_xcpt_ma_st_output};	// src/main/scala/rocket/DCache.scala:309:54, :909:24
  wire [3:0]        s2_valid_no_xcpt_hi =
    {s2_valid_no_xcpt_hi_hi, s2_valid_no_xcpt_hi_lo};	// src/main/scala/rocket/DCache.scala:309:54
  wire              s2_valid_no_xcpt =
    s2_valid & {s2_valid_no_xcpt_hi, s2_valid_no_xcpt_lo} == 8'h0;	// src/main/scala/rocket/DCache.scala:225:27, :308:25, :309:{35,54,61}
  reg               s2_probe;	// src/main/scala/rocket/DCache.scala:310:25
  wire              releaseInFlight = s1_probe | s2_probe | (|release_state);	// src/main/scala/rocket/DCache.scala:160:25, :205:30, :310:25, :311:{46,63}
  reg               s2_not_nacked_in_s1;	// src/main/scala/rocket/DCache.scala:312:36
  wire              s2_valid_not_nacked_in_s1 = s2_valid & s2_not_nacked_in_s1;	// src/main/scala/rocket/DCache.scala:308:25, :312:36, :313:44
  wire              s2_valid_masked = s2_valid_no_xcpt & s2_not_nacked_in_s1;	// src/main/scala/rocket/DCache.scala:309:35, :312:36, :314:42
  wire              s2_valid_not_killed = s2_valid_masked;	// src/main/scala/rocket/DCache.scala:314:42, :315:45
  reg  [31:0]       s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19
  wire [31:0]       get_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:454:17
  wire [31:0]       put_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:473:17
  wire [31:0]       putpartial_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:492:17
  wire [31:0]       atomics_a_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [31:0]       atomics_a_1_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [31:0]       atomics_a_2_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [31:0]       atomics_a_3_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [31:0]       atomics_a_4_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [31:0]       atomics_a_5_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [31:0]       atomics_a_6_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [31:0]       atomics_a_7_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [31:0]       atomics_a_8_address = s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  reg  [5:0]        s2_req_tag;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [4:0]        s2_req_cmd;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [1:0]        s2_req_size;	// src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]        size = s2_req_size;	// src/main/scala/rocket/AMOALU.scala:11:18, src/main/scala/rocket/DCache.scala:316:19
  reg               s2_req_signed;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [1:0]        s2_req_dprv;	// src/main/scala/rocket/DCache.scala:316:19
  reg               s2_req_dv;	// src/main/scala/rocket/DCache.scala:316:19
  reg               s2_req_phys;	// src/main/scala/rocket/DCache.scala:316:19
  reg               s2_req_no_alloc;	// src/main/scala/rocket/DCache.scala:316:19
  reg               s2_req_no_xcpt;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [31:0]       s2_req_data;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [3:0]        s2_req_mask;	// src/main/scala/rocket/DCache.scala:316:19
  wire              _s2_cmd_flush_line_T = s2_req_cmd == 5'h5;	// src/main/scala/rocket/DCache.scala:316:19, :317:37, src/main/scala/util/package.scala:16:47
  wire              s2_cmd_flush_all = _s2_cmd_flush_line_T & ~(s2_req_size[0]);	// src/main/scala/rocket/DCache.scala:316:19, :317:{37,53,56,68}
  wire              s2_cmd_flush_line = _s2_cmd_flush_line_T & s2_req_size[0];	// src/main/scala/rocket/DCache.scala:316:19, :317:{37,68}, :318:54
  reg               s2_tlb_xcpt_miss;	// src/main/scala/rocket/DCache.scala:319:24
  reg  [31:0]       s2_tlb_xcpt_paddr;	// src/main/scala/rocket/DCache.scala:319:24
  reg  [31:0]       s2_tlb_xcpt_gpa;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_pf_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_pf_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_pf_inst;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_gf_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_gf_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_gf_inst;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_ae_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_ae_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_ae_inst;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_ma_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_ma_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_ma_inst;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_cacheable;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_must_alloc;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_tlb_xcpt_prefetchable;	// src/main/scala/rocket/DCache.scala:319:24
  reg               s2_pma_miss;	// src/main/scala/rocket/DCache.scala:320:19
  reg  [31:0]       s2_pma_paddr;	// src/main/scala/rocket/DCache.scala:320:19
  reg  [31:0]       s2_pma_gpa;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_pf_ld;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_pf_st;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_pf_inst;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_gf_ld;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_gf_st;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_gf_inst;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_ae_ld;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_ae_st;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_ae_inst;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_ma_ld;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_ma_st;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_ma_inst;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_cacheable;	// src/main/scala/rocket/DCache.scala:320:19
  assign tl_out_a_bits_user_amba_prot_bufferable = s2_pma_cacheable;	// src/main/scala/rocket/DCache.scala:136:22, :320:19
  assign tl_out_a_bits_user_amba_prot_modifiable = s2_pma_cacheable;	// src/main/scala/rocket/DCache.scala:136:22, :320:19
  assign tl_out_a_bits_user_amba_prot_readalloc = s2_pma_cacheable;	// src/main/scala/rocket/DCache.scala:136:22, :320:19
  assign tl_out_a_bits_user_amba_prot_writealloc = s2_pma_cacheable;	// src/main/scala/rocket/DCache.scala:136:22, :320:19
  reg               s2_pma_must_alloc;	// src/main/scala/rocket/DCache.scala:320:19
  reg               s2_pma_prefetchable;	// src/main/scala/rocket/DCache.scala:320:19
  reg  [31:0]       s2_uncached_resp_addr;	// src/main/scala/rocket/DCache.scala:321:34
  wire              _s2_victim_way_T = s1_valid_not_nacked | s1_flush_valid;	// src/main/scala/rocket/DCache.scala:164:38, :192:27, :322:29
  reg  [31:0]       s2_vaddr_r;	// src/main/scala/rocket/DCache.scala:328:31
  assign s2_vaddr = {s2_vaddr_r[31:16], s2_req_addr[15:0]};	// src/main/scala/rocket/DCache.scala:316:19, :328:{21,31,81,103}
  wire              s2_lr = s2_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:316:19, :447:56, src/main/scala/util/package.scala:16:47
  wire              s2_sc = s2_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:316:19, :448:56, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_28 = s2_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_29 = s2_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_30 = s2_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_31 = s2_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_35 = s2_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_36 = s2_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_37 = s2_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_38 = s2_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_39 = s2_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire              s2_read =
    s2_req_cmd == 5'h0 | s2_req_cmd == 5'h10 | s2_lr | s2_sc
    | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
    | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
    | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_39;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/DCache.scala:94:20, :316:19, :447:56, :448:56, src/main/scala/util/package.scala:16:47
  wire              _metaArb_io_in_3_bits_data_c_cat_T_23 = s2_req_cmd == 5'h1;	// src/main/scala/rocket/Consts.scala:86:32, src/main/scala/rocket/DCache.scala:316:19, :614:37
  wire              _metaArb_io_in_3_bits_data_c_cat_T_24 = s2_req_cmd == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/rocket/TLB.scala:565:41
  wire              s2_write =
    _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
    | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
    | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
    | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_39;	// src/main/scala/rocket/Consts.scala:86:{32,49,76}, src/main/scala/rocket/DCache.scala:448:56, src/main/scala/util/package.scala:16:47
  wire              s2_readwrite = s2_read | s2_write;	// src/main/scala/rocket/Consts.scala:85:68, :86:76, src/main/scala/rocket/DCache.scala:331:30
  reg               s2_flush_valid_pre_tag_ecc;	// src/main/scala/rocket/DCache.scala:332:43
  wire              s1_meta_clk_en = _s2_victim_way_T | s1_probe;	// src/main/scala/rocket/DCache.scala:160:25, :322:29, :334:62
  reg               s2_meta_correctable_errors;	// src/main/scala/rocket/DCache.scala:335:70
  reg               s2_meta_uncorrectable_errors;	// src/main/scala/rocket/DCache.scala:336:72
  wire              s2_meta_error_uncorrectable = s2_meta_uncorrectable_errors;	// src/main/scala/rocket/DCache.scala:336:72, :337:66
  reg  [17:0]       s2_meta_corrected_r;	// src/main/scala/rocket/DCache.scala:338:61
  wire [15:0]       metaArb_io_in_1_bits_data_new_meta_tag = s2_meta_corrected_0_tag;	// src/main/scala/rocket/DCache.scala:338:99, :433:31
  assign s2_meta_corrected_0_tag = s2_meta_corrected_r[15:0];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  wire [1:0]        s2_meta_corrected_0_coh_state = s2_meta_corrected_r[17:16];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  wire              s2_meta_error =
    s2_meta_uncorrectable_errors | s2_meta_correctable_errors;	// src/main/scala/rocket/DCache.scala:335:70, :336:72, :339:{53,83}
  wire              s2_flush_valid = s2_flush_valid_pre_tag_ecc & ~s2_meta_error;	// src/main/scala/rocket/DCache.scala:332:43, :339:83, :340:{51,54}
  wire              s2_data_en = s1_valid | inWriteback | _io_cpu_replay_next_output;	// src/main/scala/rocket/DCache.scala:159:25, :343:38, :926:39, src/main/scala/util/package.scala:81:59
  wire [15:0]       s2_data_word_en =
    inWriteback ? 16'hFFFF : s1_did_read ? s1_read_mask : 16'h0;	// src/main/scala/rocket/DCache.scala:236:30, :237:31, :344:{22,40,63}, src/main/scala/util/Misc.scala:222:10, src/main/scala/util/package.scala:81:59
  wire [511:0]      s1_all_data_ways_0;	// src/main/scala/rocket/DCache.scala:302:33
  wire [31:0]       s2_data_s1_way_words_0_0 = s1_all_data_ways_0[31:0];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_1 = s1_all_data_ways_0[63:32];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_2 = s1_all_data_ways_0[95:64];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_3 = s1_all_data_ways_0[127:96];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_4 = s1_all_data_ways_0[159:128];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_5 = s1_all_data_ways_0[191:160];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_6 = s1_all_data_ways_0[223:192];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_7 = s1_all_data_ways_0[255:224];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_8 = s1_all_data_ways_0[287:256];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_9 = s1_all_data_ways_0[319:288];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_10 = s1_all_data_ways_0[351:320];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_11 = s1_all_data_ways_0[383:352];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_12 = s1_all_data_ways_0[415:384];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_13 = s1_all_data_ways_0[447:416];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_14 = s1_all_data_ways_0[479:448];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_0_15 = s1_all_data_ways_0[511:480];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_0 = s1_all_data_ways_1[31:0];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_1 = s1_all_data_ways_1[63:32];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_2 = s1_all_data_ways_1[95:64];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_3 = s1_all_data_ways_1[127:96];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_4 = s1_all_data_ways_1[159:128];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_5 = s1_all_data_ways_1[191:160];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_6 = s1_all_data_ways_1[223:192];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_7 = s1_all_data_ways_1[255:224];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_8 = s1_all_data_ways_1[287:256];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_9 = s1_all_data_ways_1[319:288];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_10 = s1_all_data_ways_1[351:320];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_11 = s1_all_data_ways_1[383:352];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_12 = s1_all_data_ways_1[415:384];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_13 = s1_all_data_ways_1[447:416];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_14 = s1_all_data_ways_1[479:448];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [31:0]       s2_data_s1_way_words_1_15 = s1_all_data_ways_1[511:480];	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:211:50
  wire [3:0]        s2_data_s1_word_en_shiftAmount = uncachedResp_addr[5:2];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:215:30, src/main/scala/util/package.scala:163:13
  wire [3:0]        s1_uncached_data_word_word_idx = uncachedResp_addr[5:2];	// src/main/scala/rocket/DCache.scala:215:30, src/main/scala/util/package.scala:163:13
  wire [15:0]       s2_data_s1_word_en =
    _io_cpu_replay_next_output
      ? 16'h1 << s2_data_s1_word_en_shiftAmount
      : s2_data_word_en;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:344:22, :354:27, :926:39
  reg  [31:0]       s2_data_r;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_1;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_2;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_3;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_4;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_5;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_6;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_7;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_8;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_9;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_10;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_11;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_12;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_13;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_14;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [31:0]       s2_data_r_15;	// src/main/scala/rocket/DCache.scala:356:18
  wire [63:0]       s2_data_lo_lo_lo = {s2_data_r_1, s2_data_r};	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_lo_lo_hi = {s2_data_r_3, s2_data_r_2};	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_lo_lo = {s2_data_lo_lo_hi, s2_data_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_lo_hi_lo = {s2_data_r_5, s2_data_r_4};	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_lo_hi_hi = {s2_data_r_7, s2_data_r_6};	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_lo_hi = {s2_data_lo_hi_hi, s2_data_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      s2_data_lo = {s2_data_lo_hi, s2_data_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_hi_lo_lo = {s2_data_r_9, s2_data_r_8};	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_hi_lo_hi = {s2_data_r_11, s2_data_r_10};	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_hi_lo = {s2_data_hi_lo_hi, s2_data_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_hi_hi_lo = {s2_data_r_13, s2_data_r_12};	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_hi_hi_hi = {s2_data_r_15, s2_data_r_14};	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_hi_hi = {s2_data_hi_hi_hi, s2_data_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      s2_data_hi = {s2_data_hi_hi, s2_data_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [511:0]      s2_data = {s2_data_hi, s2_data_lo};	// src/main/scala/util/package.scala:45:27
  reg               s2_probe_way;	// src/main/scala/rocket/DCache.scala:360:31
  reg  [1:0]        s2_probe_state_state;	// src/main/scala/rocket/DCache.scala:361:33
  reg               s2_hit_way;	// src/main/scala/rocket/DCache.scala:362:29
  reg  [1:0]        s2_hit_state_state;	// src/main/scala/rocket/DCache.scala:363:31
  reg               s2_waw_hazard;	// src/main/scala/rocket/DCache.scala:364:32
  wire              s2_hit_valid = |s2_hit_state_state;	// src/main/scala/rocket/DCache.scala:363:31, src/main/scala/tilelink/Metadata.scala:50:45
  wire              _metaArb_io_in_3_bits_data_c_cat_T_46 = s2_req_cmd == 5'h3;	// src/main/scala/rocket/Consts.scala:87:54, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire [1:0]        c =
    {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39,
     _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46
       | s2_lr};	// src/main/scala/rocket/Consts.scala:86:{32,49,76}, :87:{54,64}, src/main/scala/rocket/DCache.scala:447:56, :448:56, src/main/scala/tilelink/Metadata.scala:29:18, src/main/scala/util/package.scala:16:47
  wire [3:0]        _T_31 = {c, s2_hit_state_state};	// src/main/scala/rocket/DCache.scala:363:31, src/main/scala/tilelink/Metadata.scala:29:18, :58:19
  wire [1:0]        _T_58 = {1'h0, _T_31 == 4'hC};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:36, :49:20, src/main/scala/util/package.scala:16:47
  wire              s2_hit =
    _T_31 == 4'h3 | _T_31 == 4'h2 | _T_31 == 4'h1 | _T_31 == 4'h7 | _T_31 == 4'h6
    | (&_T_31) | _T_31 == 4'hE;	// src/main/scala/rocket/DCache.scala:810:29, :841:52, :842:23, :847:23, src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:9, :49:20, src/main/scala/util/package.scala:16:47
  wire [15:0][1:0]  _GEN_47 =
    {{2'h3},
     {2'h3},
     {2'h2},
     {_T_58},
     {_T_58},
     {_T_58},
     {_T_58},
     {_T_58},
     {2'h3},
     {2'h2},
     {2'h2},
     {2'h1},
     {2'h3},
     {2'h2},
     {2'h1},
     {2'h0}};	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:470:82, src/main/scala/util/Misc.scala:35:36, :49:20, :222:10, src/main/scala/util/package.scala:16:47
  wire [1:0]        s2_grow_param = _GEN_47[_T_31];	// src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:36, :49:20
  wire [1:0]        s2_new_hit_state_state = s2_grow_param;	// src/main/scala/tilelink/Metadata.scala:160:20, src/main/scala/util/Misc.scala:35:36
  wire [1:0]        metaArb_io_in_2_bits_data_meta_coh_state = s2_new_hit_state_state;	// src/main/scala/rocket/HellaCache.scala:299:20, src/main/scala/tilelink/Metadata.scala:160:20
  wire [3:0]        s2_word_idx = s2_req_addr[5:2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:163:13
  wire [15:0]       s2_data_corrected_lo_lo_lo_lo_lo = s2_data[15:0];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_lo_lo_lo_lo = s2_data[15:0];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_lo_lo_lo_hi = s2_data[31:16];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_lo_lo_lo_hi = s2_data[31:16];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_lo_lo_lo_lo =
    {s2_data_corrected_lo_lo_lo_lo_hi, s2_data_corrected_lo_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_lo_lo_hi_lo = s2_data[47:32];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_lo_lo_hi_lo = s2_data[47:32];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_lo_lo_hi_hi = s2_data[63:48];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_lo_lo_hi_hi = s2_data[63:48];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_lo_lo_lo_hi =
    {s2_data_corrected_lo_lo_lo_hi_hi, s2_data_corrected_lo_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_corrected_lo_lo_lo =
    {s2_data_corrected_lo_lo_lo_hi, s2_data_corrected_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_lo_hi_lo_lo = s2_data[79:64];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_lo_hi_lo_lo = s2_data[79:64];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_lo_hi_lo_hi = s2_data[95:80];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_lo_hi_lo_hi = s2_data[95:80];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_lo_lo_hi_lo =
    {s2_data_corrected_lo_lo_hi_lo_hi, s2_data_corrected_lo_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_lo_hi_hi_lo = s2_data[111:96];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_lo_hi_hi_lo = s2_data[111:96];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_lo_hi_hi_hi = s2_data[127:112];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_lo_hi_hi_hi = s2_data[127:112];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_lo_lo_hi_hi =
    {s2_data_corrected_lo_lo_hi_hi_hi, s2_data_corrected_lo_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_corrected_lo_lo_hi =
    {s2_data_corrected_lo_lo_hi_hi, s2_data_corrected_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_corrected_lo_lo =
    {s2_data_corrected_lo_lo_hi, s2_data_corrected_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_hi_lo_lo_lo = s2_data[143:128];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_hi_lo_lo_lo = s2_data[143:128];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_hi_lo_lo_hi = s2_data[159:144];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_hi_lo_lo_hi = s2_data[159:144];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_lo_hi_lo_lo =
    {s2_data_corrected_lo_hi_lo_lo_hi, s2_data_corrected_lo_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_hi_lo_hi_lo = s2_data[175:160];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_hi_lo_hi_lo = s2_data[175:160];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_hi_lo_hi_hi = s2_data[191:176];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_hi_lo_hi_hi = s2_data[191:176];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_lo_hi_lo_hi =
    {s2_data_corrected_lo_hi_lo_hi_hi, s2_data_corrected_lo_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_corrected_lo_hi_lo =
    {s2_data_corrected_lo_hi_lo_hi, s2_data_corrected_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_hi_hi_lo_lo = s2_data[207:192];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_hi_hi_lo_lo = s2_data[207:192];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_hi_hi_lo_hi = s2_data[223:208];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_hi_hi_lo_hi = s2_data[223:208];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_lo_hi_hi_lo =
    {s2_data_corrected_lo_hi_hi_lo_hi, s2_data_corrected_lo_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_hi_hi_hi_lo = s2_data[239:224];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_hi_hi_hi_lo = s2_data[239:224];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_lo_hi_hi_hi_hi = s2_data[255:240];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_lo_hi_hi_hi_hi = s2_data[255:240];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_lo_hi_hi_hi =
    {s2_data_corrected_lo_hi_hi_hi_hi, s2_data_corrected_lo_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_corrected_lo_hi_hi =
    {s2_data_corrected_lo_hi_hi_hi, s2_data_corrected_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_corrected_lo_hi =
    {s2_data_corrected_lo_hi_hi, s2_data_corrected_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      s2_data_corrected_lo =
    {s2_data_corrected_lo_hi, s2_data_corrected_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_lo_lo_lo_lo = s2_data[271:256];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_lo_lo_lo_lo = s2_data[271:256];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_lo_lo_lo_hi = s2_data[287:272];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_lo_lo_lo_hi = s2_data[287:272];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_hi_lo_lo_lo =
    {s2_data_corrected_hi_lo_lo_lo_hi, s2_data_corrected_hi_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_lo_lo_hi_lo = s2_data[303:288];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_lo_lo_hi_lo = s2_data[303:288];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_lo_lo_hi_hi = s2_data[319:304];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_lo_lo_hi_hi = s2_data[319:304];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_hi_lo_lo_hi =
    {s2_data_corrected_hi_lo_lo_hi_hi, s2_data_corrected_hi_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_corrected_hi_lo_lo =
    {s2_data_corrected_hi_lo_lo_hi, s2_data_corrected_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_lo_hi_lo_lo = s2_data[335:320];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_lo_hi_lo_lo = s2_data[335:320];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_lo_hi_lo_hi = s2_data[351:336];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_lo_hi_lo_hi = s2_data[351:336];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_hi_lo_hi_lo =
    {s2_data_corrected_hi_lo_hi_lo_hi, s2_data_corrected_hi_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_lo_hi_hi_lo = s2_data[367:352];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_lo_hi_hi_lo = s2_data[367:352];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_lo_hi_hi_hi = s2_data[383:368];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_lo_hi_hi_hi = s2_data[383:368];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_hi_lo_hi_hi =
    {s2_data_corrected_hi_lo_hi_hi_hi, s2_data_corrected_hi_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_corrected_hi_lo_hi =
    {s2_data_corrected_hi_lo_hi_hi, s2_data_corrected_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_corrected_hi_lo =
    {s2_data_corrected_hi_lo_hi, s2_data_corrected_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_hi_lo_lo_lo = s2_data[399:384];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_hi_lo_lo_lo = s2_data[399:384];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_hi_lo_lo_hi = s2_data[415:400];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_hi_lo_lo_hi = s2_data[415:400];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_hi_hi_lo_lo =
    {s2_data_corrected_hi_hi_lo_lo_hi, s2_data_corrected_hi_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_hi_lo_hi_lo = s2_data[431:416];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_hi_lo_hi_lo = s2_data[431:416];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_hi_lo_hi_hi = s2_data[447:432];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_hi_lo_hi_hi = s2_data[447:432];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_hi_hi_lo_hi =
    {s2_data_corrected_hi_hi_lo_hi_hi, s2_data_corrected_hi_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_corrected_hi_hi_lo =
    {s2_data_corrected_hi_hi_lo_hi, s2_data_corrected_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_hi_hi_lo_lo = s2_data[463:448];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_hi_hi_lo_lo = s2_data[463:448];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_hi_hi_lo_hi = s2_data[479:464];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_hi_hi_lo_hi = s2_data[479:464];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_hi_hi_hi_lo =
    {s2_data_corrected_hi_hi_hi_lo_hi, s2_data_corrected_hi_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_hi_hi_hi_lo = s2_data[495:480];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_hi_hi_hi_lo = s2_data[495:480];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_corrected_hi_hi_hi_hi_hi = s2_data[511:496];	// src/main/scala/util/package.scala:45:27
  wire [15:0]       s2_data_uncorrected_hi_hi_hi_hi_hi = s2_data[511:496];	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_corrected_hi_hi_hi_hi =
    {s2_data_corrected_hi_hi_hi_hi_hi, s2_data_corrected_hi_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_corrected_hi_hi_hi =
    {s2_data_corrected_hi_hi_hi_hi, s2_data_corrected_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_corrected_hi_hi =
    {s2_data_corrected_hi_hi_hi, s2_data_corrected_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      s2_data_corrected_hi =
    {s2_data_corrected_hi_hi, s2_data_corrected_hi_lo};	// src/main/scala/util/package.scala:45:27
  assign s2_data_corrected = {s2_data_corrected_hi, s2_data_corrected_lo};	// src/main/scala/util/package.scala:45:27
  wire [511:0]      nodeOut_c_bits_data = s2_data_corrected;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_lo_lo_lo_lo =
    {s2_data_uncorrected_lo_lo_lo_lo_hi, s2_data_uncorrected_lo_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_lo_lo_lo_hi =
    {s2_data_uncorrected_lo_lo_lo_hi_hi, s2_data_uncorrected_lo_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_uncorrected_lo_lo_lo =
    {s2_data_uncorrected_lo_lo_lo_hi, s2_data_uncorrected_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_lo_lo_hi_lo =
    {s2_data_uncorrected_lo_lo_hi_lo_hi, s2_data_uncorrected_lo_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_lo_lo_hi_hi =
    {s2_data_uncorrected_lo_lo_hi_hi_hi, s2_data_uncorrected_lo_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_uncorrected_lo_lo_hi =
    {s2_data_uncorrected_lo_lo_hi_hi, s2_data_uncorrected_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_uncorrected_lo_lo =
    {s2_data_uncorrected_lo_lo_hi, s2_data_uncorrected_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_lo_hi_lo_lo =
    {s2_data_uncorrected_lo_hi_lo_lo_hi, s2_data_uncorrected_lo_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_lo_hi_lo_hi =
    {s2_data_uncorrected_lo_hi_lo_hi_hi, s2_data_uncorrected_lo_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_uncorrected_lo_hi_lo =
    {s2_data_uncorrected_lo_hi_lo_hi, s2_data_uncorrected_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_lo_hi_hi_lo =
    {s2_data_uncorrected_lo_hi_hi_lo_hi, s2_data_uncorrected_lo_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_lo_hi_hi_hi =
    {s2_data_uncorrected_lo_hi_hi_hi_hi, s2_data_uncorrected_lo_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_uncorrected_lo_hi_hi =
    {s2_data_uncorrected_lo_hi_hi_hi, s2_data_uncorrected_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_uncorrected_lo_hi =
    {s2_data_uncorrected_lo_hi_hi, s2_data_uncorrected_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      s2_data_uncorrected_lo =
    {s2_data_uncorrected_lo_hi, s2_data_uncorrected_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_hi_lo_lo_lo =
    {s2_data_uncorrected_hi_lo_lo_lo_hi, s2_data_uncorrected_hi_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_hi_lo_lo_hi =
    {s2_data_uncorrected_hi_lo_lo_hi_hi, s2_data_uncorrected_hi_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_uncorrected_hi_lo_lo =
    {s2_data_uncorrected_hi_lo_lo_hi, s2_data_uncorrected_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_hi_lo_hi_lo =
    {s2_data_uncorrected_hi_lo_hi_lo_hi, s2_data_uncorrected_hi_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_hi_lo_hi_hi =
    {s2_data_uncorrected_hi_lo_hi_hi_hi, s2_data_uncorrected_hi_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_uncorrected_hi_lo_hi =
    {s2_data_uncorrected_hi_lo_hi_hi, s2_data_uncorrected_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_uncorrected_hi_lo =
    {s2_data_uncorrected_hi_lo_hi, s2_data_uncorrected_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_hi_hi_lo_lo =
    {s2_data_uncorrected_hi_hi_lo_lo_hi, s2_data_uncorrected_hi_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_hi_hi_lo_hi =
    {s2_data_uncorrected_hi_hi_lo_hi_hi, s2_data_uncorrected_hi_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_uncorrected_hi_hi_lo =
    {s2_data_uncorrected_hi_hi_lo_hi, s2_data_uncorrected_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_hi_hi_hi_lo =
    {s2_data_uncorrected_hi_hi_hi_lo_hi, s2_data_uncorrected_hi_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_uncorrected_hi_hi_hi_hi =
    {s2_data_uncorrected_hi_hi_hi_hi_hi, s2_data_uncorrected_hi_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       s2_data_uncorrected_hi_hi_hi =
    {s2_data_uncorrected_hi_hi_hi_hi, s2_data_uncorrected_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      s2_data_uncorrected_hi_hi =
    {s2_data_uncorrected_hi_hi_hi, s2_data_uncorrected_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      s2_data_uncorrected_hi =
    {s2_data_uncorrected_hi_hi, s2_data_uncorrected_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [511:0]      s2_data_uncorrected =
    {s2_data_uncorrected_hi, s2_data_uncorrected_lo};	// src/main/scala/util/package.scala:45:27
  wire              s2_valid_hit_maybe_flush_pre_data_ecc_and_waw =
    s2_valid_masked & ~s2_meta_error & s2_hit;	// src/main/scala/rocket/DCache.scala:314:42, :339:83, :340:54, :374:89, src/main/scala/util/Misc.scala:35:9
  wire              s2_valid_hit_pre_data_ecc_and_waw =
    s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_readwrite;	// src/main/scala/rocket/DCache.scala:331:30, :374:89, :395:{89,105}
  wire              s2_valid_flush_line =
    s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_cmd_flush_line;	// src/main/scala/rocket/DCache.scala:318:54, :374:89, :396:75
  wire              s2_valid_hit_pre_data_ecc =
    s2_valid_hit_pre_data_ecc_and_waw & ~s2_waw_hazard;	// src/main/scala/rocket/DCache.scala:364:32, :395:105, :397:{69,73}
  wire              s2_valid_hit = s2_valid_hit_pre_data_ecc;	// src/main/scala/rocket/DCache.scala:397:69, :399:48
  wire              s2_valid_miss =
    s2_valid_masked & s2_readwrite & ~s2_meta_error & ~s2_hit;	// src/main/scala/rocket/DCache.scala:314:42, :331:30, :339:83, :340:54, :400:{73,76}, src/main/scala/util/Misc.scala:35:9
  wire              s2_uncached =
    ~s2_pma_cacheable | s2_req_no_alloc & ~s2_pma_must_alloc & ~s2_hit_valid;	// src/main/scala/rocket/DCache.scala:316:19, :320:19, :401:{21,39,61,80,83}, src/main/scala/tilelink/Metadata.scala:50:45
  wire              s2_valid_cached_miss =
    s2_valid_miss & ~s2_uncached & ~uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33, :400:73, :401:39, :402:{47,60,63}
  wire              s2_want_victimize =
    s2_valid_cached_miss | s2_valid_flush_line | s2_flush_valid;	// src/main/scala/rocket/DCache.scala:340:51, :396:75, :402:60, :404:{52,123}
  wire              s2_victimize = s2_want_victimize;	// src/main/scala/rocket/DCache.scala:404:52, :406:40
  wire              s2_valid_uncached_pending =
    s2_valid_miss & s2_uncached & ~uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33, :400:73, :401:39, :407:{64,67}
  reg               s2_victim_way_r;	// src/main/scala/rocket/DCache.scala:408:41
  wire [1:0]        s2_victim_way = 2'h1 << s2_victim_way_r;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:408:41, src/main/scala/util/package.scala:16:47
  wire [1:0]        s2_victim_or_hit_way =
    s2_hit_valid ? {1'h0, s2_hit_way} : s2_victim_way;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:362:29, :409:33, src/main/scala/tilelink/Metadata.scala:50:45
  wire [15:0]       s2_victim_tag =
    s2_valid_flush_line ? s2_req_addr[31:16] : s2_meta_corrected_0_tag;	// src/main/scala/rocket/DCache.scala:316:19, :338:99, :396:75, :410:{26,82}
  wire [1:0]        s2_victim_state_state =
    s2_hit_valid ? s2_hit_state_state : s2_meta_corrected_0_coh_state;	// src/main/scala/rocket/DCache.scala:338:99, :363:31, :411:28, src/main/scala/tilelink/Metadata.scala:50:45
  wire [3:0]        _T_154 = {probe_bits_param, s2_probe_state_state};	// src/main/scala/rocket/DCache.scala:161:29, :361:33, src/main/scala/tilelink/Metadata.scala:120:19
  wire              _T_180 = _T_154 == 4'hB;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20, src/main/scala/util/package.scala:16:47
  wire              _T_183 = _T_154 == 4'h4;	// src/main/scala/rocket/DCache.scala:804:23, src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire              _T_187 = _T_154 == 4'h5;	// src/main/scala/rocket/DCache.scala:814:29, src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire              _T_191 = _T_154 == 4'h6;	// src/main/scala/rocket/DCache.scala:841:52, :842:23, :847:23, src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire              _T_195 = _T_154 == 4'h7;	// src/main/scala/rocket/DCache.scala:810:29, src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire              _T_199 = _T_154 == 4'h0;	// src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire              _T_203 = _T_154 == 4'h1;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20, src/main/scala/util/package.scala:16:47
  wire              _T_207 = _T_154 == 4'h2;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20, src/main/scala/util/package.scala:16:47
  wire              _T_211 = _T_154 == 4'h3;	// src/main/scala/rocket/DCache.scala:810:29, src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire              s2_prb_ack_data =
    _T_211 | ~(_T_207 | _T_203 | _T_199)
    & (_T_195 | ~(_T_191 | _T_187 | _T_183) & _T_180);	// src/main/scala/util/Misc.scala:38:9, :56:20
  wire              _GEN_48 = _T_211 | _T_207;	// src/main/scala/util/Misc.scala:38:36, :56:20
  wire [2:0]        s2_report_param =
    _GEN_48
      ? 3'h3
      : _T_203
          ? 3'h4
          : _T_199
              ? 3'h5
              : _T_195 | _T_191
                  ? 3'h0
                  : _T_187
                      ? 3'h4
                      : _T_183
                          ? 3'h5
                          : _T_180 | _T_154 == 4'hA
                              ? 3'h1
                              : _T_154 == 4'h9 ? 3'h2 : _T_154 == 4'h8 ? 3'h5 : 3'h0;	// src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, :1178:19, src/main/scala/tilelink/Edges.scala:428:17, :508:17, src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:38:36, :56:20, src/main/scala/util/package.scala:16:47
  wire [2:0]        cleanReleaseMessage_param = s2_report_param;	// src/main/scala/tilelink/Edges.scala:412:17, src/main/scala/util/Misc.scala:38:36
  wire [2:0]        dirtyReleaseMessage_param = s2_report_param;	// src/main/scala/tilelink/Edges.scala:428:17, src/main/scala/util/Misc.scala:38:36
  wire [1:0]        probeNewCoh_state =
    _GEN_48 ? 2'h2 : _T_203 ? 2'h1 : _T_199 ? 2'h0 : {1'h0, _T_195 | _T_191 | _T_187};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:470:82, src/main/scala/tilelink/Metadata.scala:160:20, src/main/scala/util/Misc.scala:38:{36,63}, :56:20, src/main/scala/util/package.scala:16:47
  wire [2:0]        s2_shrink_param =
    (&s2_victim_state_state) | s2_victim_state_state == 2'h2
      ? 3'h1
      : s2_victim_state_state == 2'h1
          ? 3'h2
          : s2_victim_state_state == 2'h0 ? 3'h5 : 3'h0;	// src/main/scala/rocket/DCache.scala:411:28, :1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:470:82, src/main/scala/tilelink/Edges.scala:428:17, :508:17, src/main/scala/util/Misc.scala:38:36, :56:20, src/main/scala/util/package.scala:16:47
  wire              s2_victim_dirty = &s2_victim_state_state;	// src/main/scala/rocket/DCache.scala:411:28, src/main/scala/util/Misc.scala:38:9, :56:20
  wire [2:0]        nodeOut_c_bits_c_param = s2_shrink_param;	// src/main/scala/tilelink/Edges.scala:378:17, src/main/scala/util/Misc.scala:38:36
  wire [2:0]        nodeOut_c_bits_c_1_param = s2_shrink_param;	// src/main/scala/tilelink/Edges.scala:393:17, src/main/scala/util/Misc.scala:38:36
  wire              s2_update_meta = s2_hit_state_state != s2_new_hit_state_state;	// src/main/scala/rocket/DCache.scala:363:31, src/main/scala/tilelink/Metadata.scala:46:46, :47:40, :160:20
  wire              s2_dont_nack_uncached = s2_valid_uncached_pending & tl_out_a_ready;	// src/main/scala/rocket/DCache.scala:136:22, :407:64, :417:57
  wire              s2_dont_nack_misc =
    s2_valid_masked & ~s2_meta_error & s2_req_cmd == 5'h17;	// src/main/scala/rocket/DCache.scala:314:42, :316:19, :339:83, :340:54, :418:61, :421:17, src/main/scala/util/package.scala:16:47
  wire              _io_cpu_s2_nack_output =
    s2_valid_no_xcpt & ~s2_dont_nack_uncached & ~s2_dont_nack_misc & ~s2_valid_hit;	// src/main/scala/rocket/DCache.scala:309:35, :399:48, :417:57, :418:61, :422:{41,67,86,89}
  assign metaArb_io_in_2_valid = s2_valid_hit_pre_data_ecc_and_waw & s2_update_meta;	// src/main/scala/rocket/DCache.scala:395:105, :423:62, src/main/scala/tilelink/Metadata.scala:47:40
  wire              _T_279 = _io_cpu_s2_nack_output | metaArb_io_in_2_valid;	// src/main/scala/rocket/DCache.scala:422:86, :423:{24,62}
  assign metaArb_io_in_1_valid =
    s2_meta_error & (s2_valid_masked | s2_flush_valid_pre_tag_ecc | s2_probe);	// src/main/scala/rocket/DCache.scala:310:25, :314:42, :332:43, :339:83, :427:{43,93}
  assign metaArb_io_in_4_bits_idx = probe_bits_address[15:6];	// src/main/scala/rocket/DCache.scala:161:29, :1176:47
  assign metaArb_io_in_3_bits_idx = s2_vaddr[15:6];	// src/main/scala/rocket/DCache.scala:328:21, :430:76
  assign metaArb_io_in_1_bits_idx =
    s2_probe ? metaArb_io_in_4_bits_idx : metaArb_io_in_3_bits_idx;	// src/main/scala/rocket/DCache.scala:310:25, :430:{35,76}, :1176:47
  wire [1:0]        metaArb_io_in_1_bits_data_new_meta_coh_state =
    s2_meta_error_uncorrectable ? 2'h0 : s2_meta_corrected_0_coh_state;	// src/main/scala/rocket/DCache.scala:337:66, :338:99, :433:31, :434:{40,55}, src/main/scala/rocket/HellaCache.scala:234:14
  assign metaArb_io_in_1_bits_data =
    {metaArb_io_in_1_bits_data_new_meta_coh_state,
     metaArb_io_in_1_bits_data_new_meta_tag};	// src/main/scala/rocket/DCache.scala:433:31, :435:14
  wire [15:0]       metaArb_io_in_2_bits_data_meta_tag = s2_req_addr[31:16];	// src/main/scala/rocket/DCache.scala:316:19, :444:68, src/main/scala/rocket/HellaCache.scala:299:20
  wire [15:0]       metaArb_io_in_3_bits_data_meta_1_tag = s2_req_addr[31:16];	// src/main/scala/rocket/DCache.scala:316:19, :444:68, src/main/scala/rocket/HellaCache.scala:299:20
  assign metaArb_io_in_2_bits_data =
    {metaArb_io_in_2_bits_data_meta_coh_state, metaArb_io_in_2_bits_data_meta_tag};	// src/main/scala/rocket/DCache.scala:444:97, src/main/scala/rocket/HellaCache.scala:299:20
  wire              io_cpu_resp_bits_data_doZero_1 = s2_sc;	// src/main/scala/rocket/AMOALU.scala:42:31, src/main/scala/rocket/DCache.scala:448:56
  reg  [6:0]        lrscCount;	// src/main/scala/rocket/DCache.scala:449:26
  wire              lrscValid = |(lrscCount[6:2]);	// src/main/scala/rocket/DCache.scala:449:26, :450:29
  wire              lrscBackingOff = (|lrscCount) & ~lrscValid;	// src/main/scala/rocket/DCache.scala:449:26, :450:29, :451:{34,40,43}
  reg  [25:0]       lrscAddr;	// src/main/scala/rocket/DCache.scala:452:21
  wire              lrscAddrMatch = lrscAddr == s2_req_addr[31:6];	// src/main/scala/rocket/DCache.scala:316:19, :452:21, :453:{32,49}
  wire              s2_sc_fail = s2_sc & ~(lrscValid & lrscAddrMatch);	// src/main/scala/rocket/DCache.scala:448:56, :450:29, :453:32, :454:{26,29,41}
  reg               s2_correct_REG;	// src/main/scala/rocket/DCache.scala:464:66
  reg  [4:0]        pstore1_cmd;	// src/main/scala/rocket/DCache.scala:469:30
  reg  [31:0]       pstore1_addr;	// src/main/scala/rocket/DCache.scala:470:31
  reg  [31:0]       pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31
  reg               pstore1_way;	// src/main/scala/rocket/DCache.scala:472:30
  reg  [3:0]        pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31
  wire [3:0]        pstore2_storegen_mask_mergedMask = pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31, :510:37
  reg               pstore1_rmw_r;	// src/main/scala/rocket/DCache.scala:475:44
  wire              pstore1_rmw = pstore1_rmw_r;	// src/main/scala/rocket/DCache.scala:475:{32,44}
  wire              _pstore1_held_T = s2_valid_hit & s2_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:399:48, :467:46
  reg               pstore2_valid;	// src/main/scala/rocket/DCache.scala:478:30
  wire              pstore_drain_opportunistic_res =
    ~(_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1);	// src/main/scala/rocket/DCache.scala:1161:{15,46}, src/main/scala/util/package.scala:16:47, :81:59
  wire              pstore_drain_opportunistic =
    ~(io_cpu_req_valid & pstore_drain_opportunistic_res);	// src/main/scala/rocket/DCache.scala:479:{36,55,92}, :1161:46
  reg               pstore_drain_on_miss_REG;	// src/main/scala/rocket/DCache.scala:480:56
  wire              pstore_drain_on_miss = releaseInFlight | pstore_drain_on_miss_REG;	// src/main/scala/rocket/DCache.scala:311:46, :480:{46,56}
  reg               pstore1_held;	// src/main/scala/rocket/DCache.scala:481:29
  wire              pstore1_valid_likely = s2_valid & s2_write | pstore1_held;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:308:25, :481:29, :482:{39,51}
  wire              pstore1_valid = _pstore1_held_T & ~s2_sc_fail | pstore1_held;	// src/main/scala/rocket/DCache.scala:454:26, :467:{46,58,61}, :481:29, :484:38
  wire              any_pstore_valid = pstore1_held | pstore2_valid;	// src/main/scala/rocket/DCache.scala:207:30, :478:30, :481:29, :485:36
  wire              pstore_drain_structural =
    pstore1_valid_likely & pstore2_valid & (s1_valid & s1_write | pstore1_rmw);	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:159:25, :475:32, :478:30, :482:51, :486:{71,85,98}
  wire              _dataArb_io_in_0_valid_T_2 = s2_valid_hit_pre_data_ecc & s2_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:397:69, :483:72
  wire              _dataArb_io_in_0_valid_T_9 =
    pstore_drain_opportunistic | pstore_drain_on_miss;	// src/main/scala/rocket/DCache.scala:479:92, :480:46, :495:107
  assign pstore_drain =
    pstore_drain_structural
    | ((_dataArb_io_in_0_valid_T_2 | pstore1_held) & ~pstore1_rmw | pstore2_valid)
    & _dataArb_io_in_0_valid_T_9;	// src/main/scala/rocket/DCache.scala:475:32, :478:30, :481:29, :483:{72,96}, :486:71, :493:27, :494:44, :495:{41,44,58,76,107}
  wire              advance_pstore1 = pstore1_valid & pstore2_valid == pstore_drain;	// src/main/scala/rocket/DCache.scala:478:30, :484:38, :493:27, :499:{61,79}
  reg  [31:0]       pstore2_addr;	// src/main/scala/rocket/DCache.scala:501:31
  reg               pstore2_way;	// src/main/scala/rocket/DCache.scala:502:30
  reg  [7:0]        pstore2_storegen_data_r;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]        pstore2_storegen_data_r_1;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]        pstore2_storegen_data_r_2;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]        pstore2_storegen_data_r_3;	// src/main/scala/rocket/DCache.scala:505:22
  wire [15:0]       pstore2_storegen_data_lo =
    {pstore2_storegen_data_r_1, pstore2_storegen_data_r};	// src/main/scala/rocket/DCache.scala:505:22, src/main/scala/util/package.scala:45:27
  wire [15:0]       pstore2_storegen_data_hi =
    {pstore2_storegen_data_r_3, pstore2_storegen_data_r_2};	// src/main/scala/rocket/DCache.scala:505:22, src/main/scala/util/package.scala:45:27
  wire [31:0]       pstore2_storegen_data =
    {pstore2_storegen_data_hi, pstore2_storegen_data_lo};	// src/main/scala/util/package.scala:45:27
  reg  [3:0]        pstore2_storegen_mask;	// src/main/scala/rocket/DCache.scala:508:19
  assign dataArb_io_in_0_valid =
    pstore_drain_structural
    | ((_dataArb_io_in_0_valid_T_2 | pstore1_held) & ~pstore1_rmw | pstore2_valid)
    & _dataArb_io_in_0_valid_T_9;	// src/main/scala/rocket/DCache.scala:475:32, :478:30, :481:29, :483:{72,96}, :486:71, :494:44, :495:{41,44,58,76,107}
  assign dataArb_io_in_0_bits_addr =
    pstore2_valid ? pstore2_addr[15:0] : pstore1_addr[15:0];	// src/main/scala/rocket/DCache.scala:470:31, :478:30, :501:31, :526:36
  wire [31:0]       _dataArb_io_in_0_bits_wdata_T =
    pstore2_valid ? pstore2_storegen_data : pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, :478:30, :528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_lo_lo_lo_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_lo_lo_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_lo_hi_lo_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_lo_hi_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_hi_lo_lo_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_hi_lo_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_hi_hi_lo_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_hi_hi_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_lo_lo_lo_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_lo_lo_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_lo_hi_lo_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_lo_hi_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_hi_lo_lo_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_hi_lo_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_hi_hi_lo_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_hi_hi_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_lo_lo_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_lo_lo_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_lo_hi_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_lo_hi_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_hi_lo_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_hi_lo_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_hi_hi_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_lo_hi_hi_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_lo_lo_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_lo_lo_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_lo_hi_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_lo_hi_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_hi_lo_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_hi_lo_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_hi_hi_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [15:0]       dataArb_io_in_0_bits_wdata_hi_hi_hi_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_lo_lo_lo_lo =
    {dataArb_io_in_0_bits_wdata_lo_lo_lo_lo_hi,
     dataArb_io_in_0_bits_wdata_lo_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_lo_lo_lo_hi =
    {dataArb_io_in_0_bits_wdata_lo_lo_lo_hi_hi,
     dataArb_io_in_0_bits_wdata_lo_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       dataArb_io_in_0_bits_wdata_lo_lo_lo =
    {dataArb_io_in_0_bits_wdata_lo_lo_lo_hi, dataArb_io_in_0_bits_wdata_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_lo_lo_hi_lo =
    {dataArb_io_in_0_bits_wdata_lo_lo_hi_lo_hi,
     dataArb_io_in_0_bits_wdata_lo_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_lo_lo_hi_hi =
    {dataArb_io_in_0_bits_wdata_lo_lo_hi_hi_hi,
     dataArb_io_in_0_bits_wdata_lo_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       dataArb_io_in_0_bits_wdata_lo_lo_hi =
    {dataArb_io_in_0_bits_wdata_lo_lo_hi_hi, dataArb_io_in_0_bits_wdata_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      dataArb_io_in_0_bits_wdata_lo_lo =
    {dataArb_io_in_0_bits_wdata_lo_lo_hi, dataArb_io_in_0_bits_wdata_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_lo_hi_lo_lo =
    {dataArb_io_in_0_bits_wdata_lo_hi_lo_lo_hi,
     dataArb_io_in_0_bits_wdata_lo_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_lo_hi_lo_hi =
    {dataArb_io_in_0_bits_wdata_lo_hi_lo_hi_hi,
     dataArb_io_in_0_bits_wdata_lo_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       dataArb_io_in_0_bits_wdata_lo_hi_lo =
    {dataArb_io_in_0_bits_wdata_lo_hi_lo_hi, dataArb_io_in_0_bits_wdata_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_lo_hi_hi_lo =
    {dataArb_io_in_0_bits_wdata_lo_hi_hi_lo_hi,
     dataArb_io_in_0_bits_wdata_lo_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_lo_hi_hi_hi =
    {dataArb_io_in_0_bits_wdata_lo_hi_hi_hi_hi,
     dataArb_io_in_0_bits_wdata_lo_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       dataArb_io_in_0_bits_wdata_lo_hi_hi =
    {dataArb_io_in_0_bits_wdata_lo_hi_hi_hi, dataArb_io_in_0_bits_wdata_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      dataArb_io_in_0_bits_wdata_lo_hi =
    {dataArb_io_in_0_bits_wdata_lo_hi_hi, dataArb_io_in_0_bits_wdata_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      dataArb_io_in_0_bits_wdata_lo =
    {dataArb_io_in_0_bits_wdata_lo_hi, dataArb_io_in_0_bits_wdata_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_hi_lo_lo_lo =
    {dataArb_io_in_0_bits_wdata_hi_lo_lo_lo_hi,
     dataArb_io_in_0_bits_wdata_hi_lo_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_hi_lo_lo_hi =
    {dataArb_io_in_0_bits_wdata_hi_lo_lo_hi_hi,
     dataArb_io_in_0_bits_wdata_hi_lo_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       dataArb_io_in_0_bits_wdata_hi_lo_lo =
    {dataArb_io_in_0_bits_wdata_hi_lo_lo_hi, dataArb_io_in_0_bits_wdata_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_hi_lo_hi_lo =
    {dataArb_io_in_0_bits_wdata_hi_lo_hi_lo_hi,
     dataArb_io_in_0_bits_wdata_hi_lo_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_hi_lo_hi_hi =
    {dataArb_io_in_0_bits_wdata_hi_lo_hi_hi_hi,
     dataArb_io_in_0_bits_wdata_hi_lo_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       dataArb_io_in_0_bits_wdata_hi_lo_hi =
    {dataArb_io_in_0_bits_wdata_hi_lo_hi_hi, dataArb_io_in_0_bits_wdata_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      dataArb_io_in_0_bits_wdata_hi_lo =
    {dataArb_io_in_0_bits_wdata_hi_lo_hi, dataArb_io_in_0_bits_wdata_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_hi_hi_lo_lo =
    {dataArb_io_in_0_bits_wdata_hi_hi_lo_lo_hi,
     dataArb_io_in_0_bits_wdata_hi_hi_lo_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_hi_hi_lo_hi =
    {dataArb_io_in_0_bits_wdata_hi_hi_lo_hi_hi,
     dataArb_io_in_0_bits_wdata_hi_hi_lo_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       dataArb_io_in_0_bits_wdata_hi_hi_lo =
    {dataArb_io_in_0_bits_wdata_hi_hi_lo_hi, dataArb_io_in_0_bits_wdata_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_hi_hi_hi_lo =
    {dataArb_io_in_0_bits_wdata_hi_hi_hi_lo_hi,
     dataArb_io_in_0_bits_wdata_hi_hi_hi_lo_lo};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       dataArb_io_in_0_bits_wdata_hi_hi_hi_hi =
    {dataArb_io_in_0_bits_wdata_hi_hi_hi_hi_hi,
     dataArb_io_in_0_bits_wdata_hi_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       dataArb_io_in_0_bits_wdata_hi_hi_hi =
    {dataArb_io_in_0_bits_wdata_hi_hi_hi_hi, dataArb_io_in_0_bits_wdata_hi_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      dataArb_io_in_0_bits_wdata_hi_hi =
    {dataArb_io_in_0_bits_wdata_hi_hi_hi, dataArb_io_in_0_bits_wdata_hi_hi_lo};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      dataArb_io_in_0_bits_wdata_hi =
    {dataArb_io_in_0_bits_wdata_hi_hi, dataArb_io_in_0_bits_wdata_hi_lo};	// src/main/scala/util/package.scala:45:27
  assign dataArb_io_in_0_bits_wdata =
    {dataArb_io_in_0_bits_wdata_hi, dataArb_io_in_0_bits_wdata_lo};	// src/main/scala/util/package.scala:45:27
  wire [1:0]        dataArb_io_in_0_bits_eccMask_hi;	// src/main/scala/util/package.scala:45:27
  wire [1:0]        dataArb_io_in_0_bits_eccMask_lo;	// src/main/scala/util/package.scala:45:27
  wire              dataArb_io_in_0_bits_wordMask_eccMask =
    (|dataArb_io_in_0_bits_eccMask_lo) | dataArb_io_in_0_bits_eccMask_hi[0]
    | dataArb_io_in_0_bits_eccMask_hi[1];	// src/main/scala/rocket/DCache.scala:530:49, src/main/scala/util/package.scala:45:27, :81:59
  wire [15:0]       dataArb_io_in_0_bits_wordMask_wordMask =
    16'h1 << dataArb_io_in_0_bits_addr[5:2];	// src/main/scala/chisel3/util/OneHot.scala:58:35, :65:12, src/main/scala/rocket/DCache.scala:526:36, src/main/scala/util/package.scala:163:13
  wire [1:0]        dataArb_io_in_0_bits_wordMask_lo_lo_lo =
    dataArb_io_in_0_bits_wordMask_wordMask[1:0];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:532:20
  wire [1:0]        dataArb_io_in_0_bits_wordMask_lo_lo_hi =
    dataArb_io_in_0_bits_wordMask_wordMask[3:2];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:532:20
  wire [3:0]        dataArb_io_in_0_bits_wordMask_lo_lo =
    {dataArb_io_in_0_bits_wordMask_lo_lo_hi, dataArb_io_in_0_bits_wordMask_lo_lo_lo};	// src/main/scala/rocket/DCache.scala:532:20
  wire [1:0]        dataArb_io_in_0_bits_wordMask_lo_hi_lo =
    dataArb_io_in_0_bits_wordMask_wordMask[5:4];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:532:20
  wire [1:0]        dataArb_io_in_0_bits_wordMask_lo_hi_hi =
    dataArb_io_in_0_bits_wordMask_wordMask[7:6];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:532:20
  wire [3:0]        dataArb_io_in_0_bits_wordMask_lo_hi =
    {dataArb_io_in_0_bits_wordMask_lo_hi_hi, dataArb_io_in_0_bits_wordMask_lo_hi_lo};	// src/main/scala/rocket/DCache.scala:532:20
  wire [7:0]        dataArb_io_in_0_bits_wordMask_lo =
    {dataArb_io_in_0_bits_wordMask_lo_hi, dataArb_io_in_0_bits_wordMask_lo_lo};	// src/main/scala/rocket/DCache.scala:532:20
  wire [1:0]        dataArb_io_in_0_bits_wordMask_hi_lo_lo =
    dataArb_io_in_0_bits_wordMask_wordMask[9:8];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:532:20
  wire [1:0]        dataArb_io_in_0_bits_wordMask_hi_lo_hi =
    dataArb_io_in_0_bits_wordMask_wordMask[11:10];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:532:20
  wire [3:0]        dataArb_io_in_0_bits_wordMask_hi_lo =
    {dataArb_io_in_0_bits_wordMask_hi_lo_hi, dataArb_io_in_0_bits_wordMask_hi_lo_lo};	// src/main/scala/rocket/DCache.scala:532:20
  wire [1:0]        dataArb_io_in_0_bits_wordMask_hi_hi_lo =
    dataArb_io_in_0_bits_wordMask_wordMask[13:12];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:532:20
  wire [1:0]        dataArb_io_in_0_bits_wordMask_hi_hi_hi =
    dataArb_io_in_0_bits_wordMask_wordMask[15:14];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:532:20
  wire [3:0]        dataArb_io_in_0_bits_wordMask_hi_hi =
    {dataArb_io_in_0_bits_wordMask_hi_hi_hi, dataArb_io_in_0_bits_wordMask_hi_hi_lo};	// src/main/scala/rocket/DCache.scala:532:20
  wire [7:0]        dataArb_io_in_0_bits_wordMask_hi =
    {dataArb_io_in_0_bits_wordMask_hi_hi, dataArb_io_in_0_bits_wordMask_hi_lo};	// src/main/scala/rocket/DCache.scala:532:20
  assign dataArb_io_in_0_bits_wordMask =
    {dataArb_io_in_0_bits_wordMask_hi, dataArb_io_in_0_bits_wordMask_lo}
    & {16{dataArb_io_in_0_bits_wordMask_eccMask}};	// src/main/scala/rocket/DCache.scala:532:{20,55,61}, src/main/scala/util/package.scala:81:59
  wire [3:0]        _dataArb_io_in_0_bits_eccMask_T =
    pstore2_valid ? pstore2_storegen_mask : pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31, :478:30, :508:19, :534:47
  assign dataArb_io_in_0_bits_eccMask_lo = _dataArb_io_in_0_bits_eccMask_T[1:0];	// src/main/scala/rocket/DCache.scala:534:47, src/main/scala/util/package.scala:45:27
  assign dataArb_io_in_0_bits_eccMask_hi = _dataArb_io_in_0_bits_eccMask_T[3:2];	// src/main/scala/rocket/DCache.scala:534:47, src/main/scala/util/package.scala:45:27
  assign dataArb_io_in_0_bits_eccMask =
    {dataArb_io_in_0_bits_eccMask_hi, dataArb_io_in_0_bits_eccMask_lo};	// src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_lo = pstore1_mask[1:0];	// src/main/scala/rocket/DCache.scala:473:31, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_lo_1 = s1_hazard_lo;	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_hi = pstore1_mask[3:2];	// src/main/scala/rocket/DCache.scala:473:31, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_hi_1 = s1_hazard_hi;	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_lo_2 = s1_mask_xwr[1:0];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_lo_6 = s1_mask_xwr[1:0];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_lo_3 = s1_hazard_lo_2;	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_hi_2 = s1_mask_xwr[3:2];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_hi_6 = s1_mask_xwr[3:2];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_hi_3 = s1_hazard_hi_2;	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_lo_4 = pstore2_storegen_mask[1:0];	// src/main/scala/rocket/DCache.scala:508:19, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_lo_5 = s1_hazard_lo_4;	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_hi_4 = pstore2_storegen_mask[3:2];	// src/main/scala/rocket/DCache.scala:508:19, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_hi_5 = s1_hazard_hi_4;	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_lo_7 = s1_hazard_lo_6;	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:45:27
  wire [1:0]        s1_hazard_hi_7 = s1_hazard_hi_6;	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:45:27
  wire              s1_hazard =
    pstore1_valid_likely & pstore1_addr[15:2] == s1_vaddr[15:2]
    & (s1_write
         ? (|({s1_hazard_hi_1, s1_hazard_lo_1} & {s1_hazard_hi_3, s1_hazard_lo_3}))
         : (|(pstore1_mask & s1_mask_xwr))) | pstore2_valid
    & pstore2_addr[15:2] == s1_vaddr[15:2]
    & (s1_write
         ? (|({s1_hazard_hi_5, s1_hazard_lo_5} & {s1_hazard_hi_7, s1_hazard_lo_7}))
         : (|(pstore2_storegen_mask & s1_mask_xwr)));	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:174:21, :470:31, :473:31, :478:30, :482:51, :501:31, :508:19, :538:{9,31,43}, :539:{8,38,66,77,92}, :541:{27,69}, :542:21, :1158:52
  wire              s1_raw_hazard = s1_read & s1_hazard;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/DCache.scala:541:69, :543:31
  wire              _T_299 = s1_valid & s1_raw_hazard;	// src/main/scala/rocket/DCache.scala:159:25, :543:31, :548:18
  reg               io_cpu_s2_nack_cause_raw_REG;	// src/main/scala/rocket/DCache.scala:551:38
  wire              get_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:454:17
  wire              put_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:473:17
  wire              putpartial_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:492:17
  wire              atomics_a_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_1_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_2_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_3_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:524:17
  wire              atomics_a_4_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_5_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_6_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_7_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire              atomics_a_8_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire              a_sel_shiftAmount = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [31:0]       acquire_address = {s2_req_addr[31:6], 6'h0};	// src/main/scala/rocket/DCache.scala:316:19, :453:49, :555:49, src/main/scala/rocket/TLB.scala:512:74
  wire [511:0]      a_data = {2{{2{{2{{2{pstore1_data}}}}}}}};	// src/main/scala/rocket/DCache.scala:471:31, :558:20
  wire [511:0]      put_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:473:17
  wire [511:0]      putpartial_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:492:17
  wire [511:0]      atomics_a_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:524:17
  wire [511:0]      atomics_a_1_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:524:17
  wire [511:0]      atomics_a_2_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:524:17
  wire [511:0]      atomics_a_3_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:524:17
  wire [511:0]      atomics_a_4_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:508:17
  wire [511:0]      atomics_a_5_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:508:17
  wire [511:0]      atomics_a_6_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:508:17
  wire [511:0]      atomics_a_7_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:508:17
  wire [511:0]      atomics_a_8_data = a_data;	// src/main/scala/rocket/DCache.scala:558:20, src/main/scala/tilelink/Edges.scala:508:17
  wire [130:0]      a_mask = {127'h0, pstore1_mask} << {124'h0, s2_word_idx, 3'h0};	// src/main/scala/rocket/DCache.scala:473:31, :559:29, :1178:19, src/main/scala/util/package.scala:163:13
  wire [5:0]        _GEN_49 =
    {s2_req_addr[31:30],
     s2_req_addr[27],
     s2_req_addr[25],
     s2_req_addr[16],
     ~(s2_req_addr[13])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/DCache.scala:316:19
  wire [5:0]        _GEN_50 =
    {s2_req_addr[31:30],
     s2_req_addr[27],
     s2_req_addr[25],
     s2_req_addr[16],
     s2_req_addr[13]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/DCache.scala:316:19
  wire [4:0]        _GEN_51 =
    {s2_req_addr[31:30], s2_req_addr[27], ~(s2_req_addr[25]), s2_req_addr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/DCache.scala:316:19
  wire [2:0]        _GEN_52 = {s2_req_addr[31:30], ~(s2_req_addr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/DCache.scala:316:19
  wire              tl_out_a_bits_legal = s2_req_addr[31];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Parameters.scala:673:26
  wire [1:0]        _GEN_53 = {tl_out_a_bits_legal, ~(s2_req_addr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41}, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Parameters.scala:673:26
  wire              get_legal =
    _GEN_49 == 6'h0 | _GEN_50 == 6'h0
    | {s2_req_addr[31:30], s2_req_addr[27], s2_req_addr[25], ~(s2_req_addr[16])} == 5'h0
    | _GEN_51 == 5'h0 | _GEN_52 == 3'h0 | _GEN_53 == 2'h0 | s2_req_addr[31:30] == 2'h2;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,59}, src/main/scala/rocket/DCache.scala:94:20, :316:19, :1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:470:82, :512:74, src/main/scala/tilelink/Parameters.scala:673:26
  wire [3:0]        _GEN_54 = {2'h0, s2_req_size};	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Edges.scala:458:15
  wire [3:0]        get_size;	// src/main/scala/tilelink/Edges.scala:454:17
  assign get_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:454:17, :458:15
  wire [3:0]        put_size;	// src/main/scala/tilelink/Edges.scala:473:17
  assign put_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :473:17
  wire [3:0]        putpartial_size;	// src/main/scala/tilelink/Edges.scala:492:17
  assign putpartial_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :492:17
  wire [3:0]        atomics_a_size;	// src/main/scala/tilelink/Edges.scala:524:17
  assign atomics_a_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :524:17
  wire [3:0]        atomics_a_1_size;	// src/main/scala/tilelink/Edges.scala:524:17
  assign atomics_a_1_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :524:17
  wire [3:0]        atomics_a_2_size;	// src/main/scala/tilelink/Edges.scala:524:17
  assign atomics_a_2_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :524:17
  wire [3:0]        atomics_a_3_size;	// src/main/scala/tilelink/Edges.scala:524:17
  assign atomics_a_3_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :524:17
  wire [3:0]        atomics_a_4_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_4_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]        atomics_a_5_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_5_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]        atomics_a_6_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_6_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]        atomics_a_7_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_7_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]        atomics_a_8_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_8_size = _GEN_54;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [2:0]        _GEN_55 = {1'h0, s2_req_size};	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:316:19
  wire [2:0]        get_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign get_a_mask_sizeOH_shiftAmount = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        put_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign put_a_mask_sizeOH_shiftAmount = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount_1;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount_1 = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount_2;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount_2 = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount_3;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount_3 = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount_4;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount_4 = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount_5;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount_5 = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount_6;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount_6 = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount_7;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount_7 = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [2:0]        atomics_a_mask_sizeOH_shiftAmount_8;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  assign atomics_a_mask_sizeOH_shiftAmount_8 = _GEN_55;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [7:0]        _get_a_mask_sizeOH_T_1 = 8'h1 << get_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        get_a_mask_sizeOH = {_get_a_mask_sizeOH_T_1[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              get_a_mask_size = get_a_mask_sizeOH[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_6 = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_12 = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_18 = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_24 = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_30 = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_36 = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_42 = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_48 = s2_req_addr[5];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_eq_1 = get_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_nbit = ~get_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq = get_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc = get_a_mask_size & get_a_mask_eq;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_acc_1 = get_a_mask_size & get_a_mask_eq_1;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_size_1 = get_a_mask_sizeOH[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit_1 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit_1 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_1 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_7 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_13 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_19 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_25 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_31 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_37 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_43 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_49 = s2_req_addr[4];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_nbit_1 = ~get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq_2 = get_a_mask_eq & get_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_2 =
    get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_3 = get_a_mask_eq & get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_3 =
    get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_4 = get_a_mask_eq_1 & get_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_4 =
    get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_5 = get_a_mask_eq_1 & get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_5 =
    get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_size_2 = get_a_mask_sizeOH[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit_2 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit_2 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_2 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_8 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_14 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_20 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_26 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_32 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_38 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_44 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_50 = s2_req_addr[3];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_nbit_2 = ~get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq_6 = get_a_mask_eq_2 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_6 =
    get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_7 = get_a_mask_eq_2 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_7 =
    get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_8 = get_a_mask_eq_3 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_8 =
    get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_9 = get_a_mask_eq_3 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_9 =
    get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_10 = get_a_mask_eq_4 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_10 =
    get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_11 = get_a_mask_eq_4 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_11 =
    get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_12 = get_a_mask_eq_5 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_12 =
    get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_13 = get_a_mask_eq_5 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_13 =
    get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_size_3 = get_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit_3 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit_3 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_3 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_9 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_15 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_21 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_27 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_33 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_39 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_45 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_51 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_nbit_3 = ~get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq_14 = get_a_mask_eq_6 & get_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_14 =
    get_a_mask_acc_6 | get_a_mask_size_3 & get_a_mask_eq_14;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_15 = get_a_mask_eq_6 & get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_15 =
    get_a_mask_acc_6 | get_a_mask_size_3 & get_a_mask_eq_15;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_16 = get_a_mask_eq_7 & get_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_16 =
    get_a_mask_acc_7 | get_a_mask_size_3 & get_a_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_17 = get_a_mask_eq_7 & get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_17 =
    get_a_mask_acc_7 | get_a_mask_size_3 & get_a_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_18 = get_a_mask_eq_8 & get_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_18 =
    get_a_mask_acc_8 | get_a_mask_size_3 & get_a_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_19 = get_a_mask_eq_8 & get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_19 =
    get_a_mask_acc_8 | get_a_mask_size_3 & get_a_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_20 = get_a_mask_eq_9 & get_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_20 =
    get_a_mask_acc_9 | get_a_mask_size_3 & get_a_mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_21 = get_a_mask_eq_9 & get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_21 =
    get_a_mask_acc_9 | get_a_mask_size_3 & get_a_mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_22 = get_a_mask_eq_10 & get_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_22 =
    get_a_mask_acc_10 | get_a_mask_size_3 & get_a_mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_23 = get_a_mask_eq_10 & get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_23 =
    get_a_mask_acc_10 | get_a_mask_size_3 & get_a_mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_24 = get_a_mask_eq_11 & get_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_24 =
    get_a_mask_acc_11 | get_a_mask_size_3 & get_a_mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_25 = get_a_mask_eq_11 & get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_25 =
    get_a_mask_acc_11 | get_a_mask_size_3 & get_a_mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_26 = get_a_mask_eq_12 & get_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_26 =
    get_a_mask_acc_12 | get_a_mask_size_3 & get_a_mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_27 = get_a_mask_eq_12 & get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_27 =
    get_a_mask_acc_12 | get_a_mask_size_3 & get_a_mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_28 = get_a_mask_eq_13 & get_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_28 =
    get_a_mask_acc_13 | get_a_mask_size_3 & get_a_mask_eq_28;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_29 = get_a_mask_eq_13 & get_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_29 =
    get_a_mask_acc_13 | get_a_mask_size_3 & get_a_mask_eq_29;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_size_4 = get_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit_4 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit_4 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_4 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_10 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_16 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_22 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_28 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_34 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_40 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_46 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_52 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_nbit_4 = ~get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq_30 = get_a_mask_eq_14 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_30 =
    get_a_mask_acc_14 | get_a_mask_size_4 & get_a_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_31 = get_a_mask_eq_14 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_31 =
    get_a_mask_acc_14 | get_a_mask_size_4 & get_a_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_32 = get_a_mask_eq_15 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_32 =
    get_a_mask_acc_15 | get_a_mask_size_4 & get_a_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_33 = get_a_mask_eq_15 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_33 =
    get_a_mask_acc_15 | get_a_mask_size_4 & get_a_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_34 = get_a_mask_eq_16 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_34 =
    get_a_mask_acc_16 | get_a_mask_size_4 & get_a_mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_35 = get_a_mask_eq_16 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_35 =
    get_a_mask_acc_16 | get_a_mask_size_4 & get_a_mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_36 = get_a_mask_eq_17 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_36 =
    get_a_mask_acc_17 | get_a_mask_size_4 & get_a_mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_37 = get_a_mask_eq_17 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_37 =
    get_a_mask_acc_17 | get_a_mask_size_4 & get_a_mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_38 = get_a_mask_eq_18 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_38 =
    get_a_mask_acc_18 | get_a_mask_size_4 & get_a_mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_39 = get_a_mask_eq_18 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_39 =
    get_a_mask_acc_18 | get_a_mask_size_4 & get_a_mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_40 = get_a_mask_eq_19 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_40 =
    get_a_mask_acc_19 | get_a_mask_size_4 & get_a_mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_41 = get_a_mask_eq_19 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_41 =
    get_a_mask_acc_19 | get_a_mask_size_4 & get_a_mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_42 = get_a_mask_eq_20 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_42 =
    get_a_mask_acc_20 | get_a_mask_size_4 & get_a_mask_eq_42;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_43 = get_a_mask_eq_20 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_43 =
    get_a_mask_acc_20 | get_a_mask_size_4 & get_a_mask_eq_43;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_44 = get_a_mask_eq_21 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_44 =
    get_a_mask_acc_21 | get_a_mask_size_4 & get_a_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_45 = get_a_mask_eq_21 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_45 =
    get_a_mask_acc_21 | get_a_mask_size_4 & get_a_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_46 = get_a_mask_eq_22 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_46 =
    get_a_mask_acc_22 | get_a_mask_size_4 & get_a_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_47 = get_a_mask_eq_22 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_47 =
    get_a_mask_acc_22 | get_a_mask_size_4 & get_a_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_48 = get_a_mask_eq_23 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_48 =
    get_a_mask_acc_23 | get_a_mask_size_4 & get_a_mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_49 = get_a_mask_eq_23 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_49 =
    get_a_mask_acc_23 | get_a_mask_size_4 & get_a_mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_50 = get_a_mask_eq_24 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_50 =
    get_a_mask_acc_24 | get_a_mask_size_4 & get_a_mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_51 = get_a_mask_eq_24 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_51 =
    get_a_mask_acc_24 | get_a_mask_size_4 & get_a_mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_52 = get_a_mask_eq_25 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_52 =
    get_a_mask_acc_25 | get_a_mask_size_4 & get_a_mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_53 = get_a_mask_eq_25 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_53 =
    get_a_mask_acc_25 | get_a_mask_size_4 & get_a_mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_54 = get_a_mask_eq_26 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_54 =
    get_a_mask_acc_26 | get_a_mask_size_4 & get_a_mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_55 = get_a_mask_eq_26 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_55 =
    get_a_mask_acc_26 | get_a_mask_size_4 & get_a_mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_56 = get_a_mask_eq_27 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_56 =
    get_a_mask_acc_27 | get_a_mask_size_4 & get_a_mask_eq_56;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_57 = get_a_mask_eq_27 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_57 =
    get_a_mask_acc_27 | get_a_mask_size_4 & get_a_mask_eq_57;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_58 = get_a_mask_eq_28 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_58 =
    get_a_mask_acc_28 | get_a_mask_size_4 & get_a_mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_59 = get_a_mask_eq_28 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_59 =
    get_a_mask_acc_28 | get_a_mask_size_4 & get_a_mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_60 = get_a_mask_eq_29 & get_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_60 =
    get_a_mask_acc_29 | get_a_mask_size_4 & get_a_mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_61 = get_a_mask_eq_29 & get_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_61 =
    get_a_mask_acc_29 | get_a_mask_size_4 & get_a_mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_size_5 = get_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              get_a_mask_bit_5 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              put_a_mask_bit_5 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_5 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_11 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_17 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_23 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_29 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_35 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_41 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_47 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              atomics_a_mask_bit_53 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire              get_a_mask_nbit_5 = ~get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              get_a_mask_eq_62 = get_a_mask_eq_30 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_62 =
    get_a_mask_acc_30 | get_a_mask_size_5 & get_a_mask_eq_62;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_63 = get_a_mask_eq_30 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_63 =
    get_a_mask_acc_30 | get_a_mask_size_5 & get_a_mask_eq_63;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_64 = get_a_mask_eq_31 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_64 =
    get_a_mask_acc_31 | get_a_mask_size_5 & get_a_mask_eq_64;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_65 = get_a_mask_eq_31 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_65 =
    get_a_mask_acc_31 | get_a_mask_size_5 & get_a_mask_eq_65;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_66 = get_a_mask_eq_32 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_66 =
    get_a_mask_acc_32 | get_a_mask_size_5 & get_a_mask_eq_66;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_67 = get_a_mask_eq_32 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_67 =
    get_a_mask_acc_32 | get_a_mask_size_5 & get_a_mask_eq_67;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_68 = get_a_mask_eq_33 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_68 =
    get_a_mask_acc_33 | get_a_mask_size_5 & get_a_mask_eq_68;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_69 = get_a_mask_eq_33 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_69 =
    get_a_mask_acc_33 | get_a_mask_size_5 & get_a_mask_eq_69;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_70 = get_a_mask_eq_34 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_70 =
    get_a_mask_acc_34 | get_a_mask_size_5 & get_a_mask_eq_70;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_71 = get_a_mask_eq_34 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_71 =
    get_a_mask_acc_34 | get_a_mask_size_5 & get_a_mask_eq_71;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_72 = get_a_mask_eq_35 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_72 =
    get_a_mask_acc_35 | get_a_mask_size_5 & get_a_mask_eq_72;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_73 = get_a_mask_eq_35 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_73 =
    get_a_mask_acc_35 | get_a_mask_size_5 & get_a_mask_eq_73;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_74 = get_a_mask_eq_36 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_74 =
    get_a_mask_acc_36 | get_a_mask_size_5 & get_a_mask_eq_74;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_75 = get_a_mask_eq_36 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_75 =
    get_a_mask_acc_36 | get_a_mask_size_5 & get_a_mask_eq_75;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_76 = get_a_mask_eq_37 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_76 =
    get_a_mask_acc_37 | get_a_mask_size_5 & get_a_mask_eq_76;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_77 = get_a_mask_eq_37 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_77 =
    get_a_mask_acc_37 | get_a_mask_size_5 & get_a_mask_eq_77;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_78 = get_a_mask_eq_38 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_78 =
    get_a_mask_acc_38 | get_a_mask_size_5 & get_a_mask_eq_78;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_79 = get_a_mask_eq_38 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_79 =
    get_a_mask_acc_38 | get_a_mask_size_5 & get_a_mask_eq_79;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_80 = get_a_mask_eq_39 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_80 =
    get_a_mask_acc_39 | get_a_mask_size_5 & get_a_mask_eq_80;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_81 = get_a_mask_eq_39 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_81 =
    get_a_mask_acc_39 | get_a_mask_size_5 & get_a_mask_eq_81;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_82 = get_a_mask_eq_40 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_82 =
    get_a_mask_acc_40 | get_a_mask_size_5 & get_a_mask_eq_82;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_83 = get_a_mask_eq_40 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_83 =
    get_a_mask_acc_40 | get_a_mask_size_5 & get_a_mask_eq_83;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_84 = get_a_mask_eq_41 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_84 =
    get_a_mask_acc_41 | get_a_mask_size_5 & get_a_mask_eq_84;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_85 = get_a_mask_eq_41 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_85 =
    get_a_mask_acc_41 | get_a_mask_size_5 & get_a_mask_eq_85;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_86 = get_a_mask_eq_42 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_86 =
    get_a_mask_acc_42 | get_a_mask_size_5 & get_a_mask_eq_86;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_87 = get_a_mask_eq_42 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_87 =
    get_a_mask_acc_42 | get_a_mask_size_5 & get_a_mask_eq_87;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_88 = get_a_mask_eq_43 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_88 =
    get_a_mask_acc_43 | get_a_mask_size_5 & get_a_mask_eq_88;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_89 = get_a_mask_eq_43 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_89 =
    get_a_mask_acc_43 | get_a_mask_size_5 & get_a_mask_eq_89;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_90 = get_a_mask_eq_44 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_90 =
    get_a_mask_acc_44 | get_a_mask_size_5 & get_a_mask_eq_90;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_91 = get_a_mask_eq_44 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_91 =
    get_a_mask_acc_44 | get_a_mask_size_5 & get_a_mask_eq_91;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_92 = get_a_mask_eq_45 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_92 =
    get_a_mask_acc_45 | get_a_mask_size_5 & get_a_mask_eq_92;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_93 = get_a_mask_eq_45 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_93 =
    get_a_mask_acc_45 | get_a_mask_size_5 & get_a_mask_eq_93;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_94 = get_a_mask_eq_46 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_94 =
    get_a_mask_acc_46 | get_a_mask_size_5 & get_a_mask_eq_94;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_95 = get_a_mask_eq_46 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_95 =
    get_a_mask_acc_46 | get_a_mask_size_5 & get_a_mask_eq_95;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_96 = get_a_mask_eq_47 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_96 =
    get_a_mask_acc_47 | get_a_mask_size_5 & get_a_mask_eq_96;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_97 = get_a_mask_eq_47 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_97 =
    get_a_mask_acc_47 | get_a_mask_size_5 & get_a_mask_eq_97;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_98 = get_a_mask_eq_48 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_98 =
    get_a_mask_acc_48 | get_a_mask_size_5 & get_a_mask_eq_98;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_99 = get_a_mask_eq_48 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_99 =
    get_a_mask_acc_48 | get_a_mask_size_5 & get_a_mask_eq_99;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_100 = get_a_mask_eq_49 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_100 =
    get_a_mask_acc_49 | get_a_mask_size_5 & get_a_mask_eq_100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_101 = get_a_mask_eq_49 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_101 =
    get_a_mask_acc_49 | get_a_mask_size_5 & get_a_mask_eq_101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_102 = get_a_mask_eq_50 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_102 =
    get_a_mask_acc_50 | get_a_mask_size_5 & get_a_mask_eq_102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_103 = get_a_mask_eq_50 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_103 =
    get_a_mask_acc_50 | get_a_mask_size_5 & get_a_mask_eq_103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_104 = get_a_mask_eq_51 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_104 =
    get_a_mask_acc_51 | get_a_mask_size_5 & get_a_mask_eq_104;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_105 = get_a_mask_eq_51 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_105 =
    get_a_mask_acc_51 | get_a_mask_size_5 & get_a_mask_eq_105;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_106 = get_a_mask_eq_52 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_106 =
    get_a_mask_acc_52 | get_a_mask_size_5 & get_a_mask_eq_106;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_107 = get_a_mask_eq_52 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_107 =
    get_a_mask_acc_52 | get_a_mask_size_5 & get_a_mask_eq_107;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_108 = get_a_mask_eq_53 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_108 =
    get_a_mask_acc_53 | get_a_mask_size_5 & get_a_mask_eq_108;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_109 = get_a_mask_eq_53 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_109 =
    get_a_mask_acc_53 | get_a_mask_size_5 & get_a_mask_eq_109;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_110 = get_a_mask_eq_54 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_110 =
    get_a_mask_acc_54 | get_a_mask_size_5 & get_a_mask_eq_110;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_111 = get_a_mask_eq_54 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_111 =
    get_a_mask_acc_54 | get_a_mask_size_5 & get_a_mask_eq_111;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_112 = get_a_mask_eq_55 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_112 =
    get_a_mask_acc_55 | get_a_mask_size_5 & get_a_mask_eq_112;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_113 = get_a_mask_eq_55 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_113 =
    get_a_mask_acc_55 | get_a_mask_size_5 & get_a_mask_eq_113;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_114 = get_a_mask_eq_56 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_114 =
    get_a_mask_acc_56 | get_a_mask_size_5 & get_a_mask_eq_114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_115 = get_a_mask_eq_56 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_115 =
    get_a_mask_acc_56 | get_a_mask_size_5 & get_a_mask_eq_115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_116 = get_a_mask_eq_57 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_116 =
    get_a_mask_acc_57 | get_a_mask_size_5 & get_a_mask_eq_116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_117 = get_a_mask_eq_57 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_117 =
    get_a_mask_acc_57 | get_a_mask_size_5 & get_a_mask_eq_117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_118 = get_a_mask_eq_58 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_118 =
    get_a_mask_acc_58 | get_a_mask_size_5 & get_a_mask_eq_118;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_119 = get_a_mask_eq_58 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_119 =
    get_a_mask_acc_58 | get_a_mask_size_5 & get_a_mask_eq_119;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_120 = get_a_mask_eq_59 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_120 =
    get_a_mask_acc_59 | get_a_mask_size_5 & get_a_mask_eq_120;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_121 = get_a_mask_eq_59 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_121 =
    get_a_mask_acc_59 | get_a_mask_size_5 & get_a_mask_eq_121;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_122 = get_a_mask_eq_60 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_122 =
    get_a_mask_acc_60 | get_a_mask_size_5 & get_a_mask_eq_122;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_123 = get_a_mask_eq_60 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_123 =
    get_a_mask_acc_60 | get_a_mask_size_5 & get_a_mask_eq_123;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_124 = get_a_mask_eq_61 & get_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              get_a_mask_acc_124 =
    get_a_mask_acc_61 | get_a_mask_size_5 & get_a_mask_eq_124;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              get_a_mask_eq_125 = get_a_mask_eq_61 & get_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              get_a_mask_acc_125 =
    get_a_mask_acc_61 | get_a_mask_size_5 & get_a_mask_eq_125;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        get_a_mask_lo_lo_lo_lo_lo = {get_a_mask_acc_63, get_a_mask_acc_62};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_lo_lo_lo_hi = {get_a_mask_acc_65, get_a_mask_acc_64};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo_lo_lo_lo =
    {get_a_mask_lo_lo_lo_lo_hi, get_a_mask_lo_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_lo_lo_lo_hi_lo = {get_a_mask_acc_67, get_a_mask_acc_66};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_lo_lo_hi_hi = {get_a_mask_acc_69, get_a_mask_acc_68};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo_lo_lo_hi =
    {get_a_mask_lo_lo_lo_hi_hi, get_a_mask_lo_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_a_mask_lo_lo_lo =
    {get_a_mask_lo_lo_lo_hi, get_a_mask_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_lo_lo_hi_lo_lo = {get_a_mask_acc_71, get_a_mask_acc_70};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_lo_hi_lo_hi = {get_a_mask_acc_73, get_a_mask_acc_72};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo_lo_hi_lo =
    {get_a_mask_lo_lo_hi_lo_hi, get_a_mask_lo_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_lo_lo_hi_hi_lo = {get_a_mask_acc_75, get_a_mask_acc_74};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_lo_hi_hi_hi = {get_a_mask_acc_77, get_a_mask_acc_76};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo_lo_hi_hi =
    {get_a_mask_lo_lo_hi_hi_hi, get_a_mask_lo_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_a_mask_lo_lo_hi =
    {get_a_mask_lo_lo_hi_hi, get_a_mask_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       get_a_mask_lo_lo = {get_a_mask_lo_lo_hi, get_a_mask_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_lo_hi_lo_lo_lo = {get_a_mask_acc_79, get_a_mask_acc_78};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_hi_lo_lo_hi = {get_a_mask_acc_81, get_a_mask_acc_80};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo_hi_lo_lo =
    {get_a_mask_lo_hi_lo_lo_hi, get_a_mask_lo_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_lo_hi_lo_hi_lo = {get_a_mask_acc_83, get_a_mask_acc_82};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_hi_lo_hi_hi = {get_a_mask_acc_85, get_a_mask_acc_84};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo_hi_lo_hi =
    {get_a_mask_lo_hi_lo_hi_hi, get_a_mask_lo_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_a_mask_lo_hi_lo =
    {get_a_mask_lo_hi_lo_hi, get_a_mask_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_lo_hi_hi_lo_lo = {get_a_mask_acc_87, get_a_mask_acc_86};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_hi_hi_lo_hi = {get_a_mask_acc_89, get_a_mask_acc_88};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo_hi_hi_lo =
    {get_a_mask_lo_hi_hi_lo_hi, get_a_mask_lo_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_lo_hi_hi_hi_lo = {get_a_mask_acc_91, get_a_mask_acc_90};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_lo_hi_hi_hi_hi = {get_a_mask_acc_93, get_a_mask_acc_92};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_lo_hi_hi_hi =
    {get_a_mask_lo_hi_hi_hi_hi, get_a_mask_lo_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_a_mask_lo_hi_hi =
    {get_a_mask_lo_hi_hi_hi, get_a_mask_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       get_a_mask_lo_hi = {get_a_mask_lo_hi_hi, get_a_mask_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       get_a_mask_lo = {get_a_mask_lo_hi, get_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_lo_lo_lo_lo = {get_a_mask_acc_95, get_a_mask_acc_94};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_lo_lo_lo_hi = {get_a_mask_acc_97, get_a_mask_acc_96};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi_lo_lo_lo =
    {get_a_mask_hi_lo_lo_lo_hi, get_a_mask_hi_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_lo_lo_hi_lo = {get_a_mask_acc_99, get_a_mask_acc_98};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_lo_lo_hi_hi = {get_a_mask_acc_101, get_a_mask_acc_100};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi_lo_lo_hi =
    {get_a_mask_hi_lo_lo_hi_hi, get_a_mask_hi_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_a_mask_hi_lo_lo =
    {get_a_mask_hi_lo_lo_hi, get_a_mask_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_lo_hi_lo_lo = {get_a_mask_acc_103, get_a_mask_acc_102};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_lo_hi_lo_hi = {get_a_mask_acc_105, get_a_mask_acc_104};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi_lo_hi_lo =
    {get_a_mask_hi_lo_hi_lo_hi, get_a_mask_hi_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_lo_hi_hi_lo = {get_a_mask_acc_107, get_a_mask_acc_106};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_lo_hi_hi_hi = {get_a_mask_acc_109, get_a_mask_acc_108};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi_lo_hi_hi =
    {get_a_mask_hi_lo_hi_hi_hi, get_a_mask_hi_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_a_mask_hi_lo_hi =
    {get_a_mask_hi_lo_hi_hi, get_a_mask_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       get_a_mask_hi_lo = {get_a_mask_hi_lo_hi, get_a_mask_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_hi_lo_lo_lo = {get_a_mask_acc_111, get_a_mask_acc_110};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_hi_lo_lo_hi = {get_a_mask_acc_113, get_a_mask_acc_112};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi_hi_lo_lo =
    {get_a_mask_hi_hi_lo_lo_hi, get_a_mask_hi_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_hi_lo_hi_lo = {get_a_mask_acc_115, get_a_mask_acc_114};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_hi_lo_hi_hi = {get_a_mask_acc_117, get_a_mask_acc_116};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi_hi_lo_hi =
    {get_a_mask_hi_hi_lo_hi_hi, get_a_mask_hi_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_a_mask_hi_hi_lo =
    {get_a_mask_hi_hi_lo_hi, get_a_mask_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_hi_hi_lo_lo = {get_a_mask_acc_119, get_a_mask_acc_118};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_hi_hi_lo_hi = {get_a_mask_acc_121, get_a_mask_acc_120};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi_hi_hi_lo =
    {get_a_mask_hi_hi_hi_lo_hi, get_a_mask_hi_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        get_a_mask_hi_hi_hi_hi_lo = {get_a_mask_acc_123, get_a_mask_acc_122};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        get_a_mask_hi_hi_hi_hi_hi = {get_a_mask_acc_125, get_a_mask_acc_124};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        get_a_mask_hi_hi_hi_hi =
    {get_a_mask_hi_hi_hi_hi_hi, get_a_mask_hi_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        get_a_mask_hi_hi_hi =
    {get_a_mask_hi_hi_hi_hi, get_a_mask_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       get_a_mask_hi_hi = {get_a_mask_hi_hi_hi, get_a_mask_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       get_a_mask_hi = {get_a_mask_hi_hi, get_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       get_mask = {get_a_mask_hi, get_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:222:10
  wire              put_legal =
    _GEN_49 == 6'h0 | _GEN_50 == 6'h0 | _GEN_51 == 5'h0 | _GEN_52 == 3'h0
    | s2_req_addr[31:30] == 2'h2 | _GEN_53 == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:94:20, :316:19, :1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:470:82, :512:74, src/main/scala/tilelink/Parameters.scala:673:26
  wire [7:0]        _put_a_mask_sizeOH_T_1 = 8'h1 << put_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        put_a_mask_sizeOH = {_put_a_mask_sizeOH_T_1[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              put_a_mask_size = put_a_mask_sizeOH[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_eq_1 = put_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_nbit = ~put_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq = put_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc = put_a_mask_size & put_a_mask_eq;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_acc_1 = put_a_mask_size & put_a_mask_eq_1;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_size_1 = put_a_mask_sizeOH[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_nbit_1 = ~put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq_2 = put_a_mask_eq & put_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_2 =
    put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_3 = put_a_mask_eq & put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_3 =
    put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_4 = put_a_mask_eq_1 & put_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_4 =
    put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_5 = put_a_mask_eq_1 & put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_5 =
    put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_size_2 = put_a_mask_sizeOH[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_nbit_2 = ~put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq_6 = put_a_mask_eq_2 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_6 =
    put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_7 = put_a_mask_eq_2 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_7 =
    put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_8 = put_a_mask_eq_3 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_8 =
    put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_9 = put_a_mask_eq_3 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_9 =
    put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_10 = put_a_mask_eq_4 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_10 =
    put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_11 = put_a_mask_eq_4 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_11 =
    put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_12 = put_a_mask_eq_5 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_12 =
    put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_13 = put_a_mask_eq_5 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_13 =
    put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_size_3 = put_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_nbit_3 = ~put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq_14 = put_a_mask_eq_6 & put_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_14 =
    put_a_mask_acc_6 | put_a_mask_size_3 & put_a_mask_eq_14;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_15 = put_a_mask_eq_6 & put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_15 =
    put_a_mask_acc_6 | put_a_mask_size_3 & put_a_mask_eq_15;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_16 = put_a_mask_eq_7 & put_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_16 =
    put_a_mask_acc_7 | put_a_mask_size_3 & put_a_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_17 = put_a_mask_eq_7 & put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_17 =
    put_a_mask_acc_7 | put_a_mask_size_3 & put_a_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_18 = put_a_mask_eq_8 & put_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_18 =
    put_a_mask_acc_8 | put_a_mask_size_3 & put_a_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_19 = put_a_mask_eq_8 & put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_19 =
    put_a_mask_acc_8 | put_a_mask_size_3 & put_a_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_20 = put_a_mask_eq_9 & put_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_20 =
    put_a_mask_acc_9 | put_a_mask_size_3 & put_a_mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_21 = put_a_mask_eq_9 & put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_21 =
    put_a_mask_acc_9 | put_a_mask_size_3 & put_a_mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_22 = put_a_mask_eq_10 & put_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_22 =
    put_a_mask_acc_10 | put_a_mask_size_3 & put_a_mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_23 = put_a_mask_eq_10 & put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_23 =
    put_a_mask_acc_10 | put_a_mask_size_3 & put_a_mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_24 = put_a_mask_eq_11 & put_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_24 =
    put_a_mask_acc_11 | put_a_mask_size_3 & put_a_mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_25 = put_a_mask_eq_11 & put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_25 =
    put_a_mask_acc_11 | put_a_mask_size_3 & put_a_mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_26 = put_a_mask_eq_12 & put_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_26 =
    put_a_mask_acc_12 | put_a_mask_size_3 & put_a_mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_27 = put_a_mask_eq_12 & put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_27 =
    put_a_mask_acc_12 | put_a_mask_size_3 & put_a_mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_28 = put_a_mask_eq_13 & put_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_28 =
    put_a_mask_acc_13 | put_a_mask_size_3 & put_a_mask_eq_28;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_29 = put_a_mask_eq_13 & put_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_29 =
    put_a_mask_acc_13 | put_a_mask_size_3 & put_a_mask_eq_29;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_size_4 = put_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_nbit_4 = ~put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq_30 = put_a_mask_eq_14 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_30 =
    put_a_mask_acc_14 | put_a_mask_size_4 & put_a_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_31 = put_a_mask_eq_14 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_31 =
    put_a_mask_acc_14 | put_a_mask_size_4 & put_a_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_32 = put_a_mask_eq_15 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_32 =
    put_a_mask_acc_15 | put_a_mask_size_4 & put_a_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_33 = put_a_mask_eq_15 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_33 =
    put_a_mask_acc_15 | put_a_mask_size_4 & put_a_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_34 = put_a_mask_eq_16 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_34 =
    put_a_mask_acc_16 | put_a_mask_size_4 & put_a_mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_35 = put_a_mask_eq_16 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_35 =
    put_a_mask_acc_16 | put_a_mask_size_4 & put_a_mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_36 = put_a_mask_eq_17 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_36 =
    put_a_mask_acc_17 | put_a_mask_size_4 & put_a_mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_37 = put_a_mask_eq_17 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_37 =
    put_a_mask_acc_17 | put_a_mask_size_4 & put_a_mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_38 = put_a_mask_eq_18 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_38 =
    put_a_mask_acc_18 | put_a_mask_size_4 & put_a_mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_39 = put_a_mask_eq_18 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_39 =
    put_a_mask_acc_18 | put_a_mask_size_4 & put_a_mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_40 = put_a_mask_eq_19 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_40 =
    put_a_mask_acc_19 | put_a_mask_size_4 & put_a_mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_41 = put_a_mask_eq_19 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_41 =
    put_a_mask_acc_19 | put_a_mask_size_4 & put_a_mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_42 = put_a_mask_eq_20 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_42 =
    put_a_mask_acc_20 | put_a_mask_size_4 & put_a_mask_eq_42;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_43 = put_a_mask_eq_20 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_43 =
    put_a_mask_acc_20 | put_a_mask_size_4 & put_a_mask_eq_43;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_44 = put_a_mask_eq_21 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_44 =
    put_a_mask_acc_21 | put_a_mask_size_4 & put_a_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_45 = put_a_mask_eq_21 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_45 =
    put_a_mask_acc_21 | put_a_mask_size_4 & put_a_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_46 = put_a_mask_eq_22 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_46 =
    put_a_mask_acc_22 | put_a_mask_size_4 & put_a_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_47 = put_a_mask_eq_22 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_47 =
    put_a_mask_acc_22 | put_a_mask_size_4 & put_a_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_48 = put_a_mask_eq_23 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_48 =
    put_a_mask_acc_23 | put_a_mask_size_4 & put_a_mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_49 = put_a_mask_eq_23 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_49 =
    put_a_mask_acc_23 | put_a_mask_size_4 & put_a_mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_50 = put_a_mask_eq_24 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_50 =
    put_a_mask_acc_24 | put_a_mask_size_4 & put_a_mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_51 = put_a_mask_eq_24 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_51 =
    put_a_mask_acc_24 | put_a_mask_size_4 & put_a_mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_52 = put_a_mask_eq_25 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_52 =
    put_a_mask_acc_25 | put_a_mask_size_4 & put_a_mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_53 = put_a_mask_eq_25 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_53 =
    put_a_mask_acc_25 | put_a_mask_size_4 & put_a_mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_54 = put_a_mask_eq_26 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_54 =
    put_a_mask_acc_26 | put_a_mask_size_4 & put_a_mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_55 = put_a_mask_eq_26 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_55 =
    put_a_mask_acc_26 | put_a_mask_size_4 & put_a_mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_56 = put_a_mask_eq_27 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_56 =
    put_a_mask_acc_27 | put_a_mask_size_4 & put_a_mask_eq_56;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_57 = put_a_mask_eq_27 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_57 =
    put_a_mask_acc_27 | put_a_mask_size_4 & put_a_mask_eq_57;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_58 = put_a_mask_eq_28 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_58 =
    put_a_mask_acc_28 | put_a_mask_size_4 & put_a_mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_59 = put_a_mask_eq_28 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_59 =
    put_a_mask_acc_28 | put_a_mask_size_4 & put_a_mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_60 = put_a_mask_eq_29 & put_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_60 =
    put_a_mask_acc_29 | put_a_mask_size_4 & put_a_mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_61 = put_a_mask_eq_29 & put_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_61 =
    put_a_mask_acc_29 | put_a_mask_size_4 & put_a_mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_size_5 = put_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              put_a_mask_nbit_5 = ~put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              put_a_mask_eq_62 = put_a_mask_eq_30 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_62 =
    put_a_mask_acc_30 | put_a_mask_size_5 & put_a_mask_eq_62;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_63 = put_a_mask_eq_30 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_63 =
    put_a_mask_acc_30 | put_a_mask_size_5 & put_a_mask_eq_63;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_64 = put_a_mask_eq_31 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_64 =
    put_a_mask_acc_31 | put_a_mask_size_5 & put_a_mask_eq_64;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_65 = put_a_mask_eq_31 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_65 =
    put_a_mask_acc_31 | put_a_mask_size_5 & put_a_mask_eq_65;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_66 = put_a_mask_eq_32 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_66 =
    put_a_mask_acc_32 | put_a_mask_size_5 & put_a_mask_eq_66;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_67 = put_a_mask_eq_32 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_67 =
    put_a_mask_acc_32 | put_a_mask_size_5 & put_a_mask_eq_67;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_68 = put_a_mask_eq_33 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_68 =
    put_a_mask_acc_33 | put_a_mask_size_5 & put_a_mask_eq_68;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_69 = put_a_mask_eq_33 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_69 =
    put_a_mask_acc_33 | put_a_mask_size_5 & put_a_mask_eq_69;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_70 = put_a_mask_eq_34 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_70 =
    put_a_mask_acc_34 | put_a_mask_size_5 & put_a_mask_eq_70;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_71 = put_a_mask_eq_34 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_71 =
    put_a_mask_acc_34 | put_a_mask_size_5 & put_a_mask_eq_71;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_72 = put_a_mask_eq_35 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_72 =
    put_a_mask_acc_35 | put_a_mask_size_5 & put_a_mask_eq_72;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_73 = put_a_mask_eq_35 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_73 =
    put_a_mask_acc_35 | put_a_mask_size_5 & put_a_mask_eq_73;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_74 = put_a_mask_eq_36 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_74 =
    put_a_mask_acc_36 | put_a_mask_size_5 & put_a_mask_eq_74;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_75 = put_a_mask_eq_36 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_75 =
    put_a_mask_acc_36 | put_a_mask_size_5 & put_a_mask_eq_75;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_76 = put_a_mask_eq_37 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_76 =
    put_a_mask_acc_37 | put_a_mask_size_5 & put_a_mask_eq_76;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_77 = put_a_mask_eq_37 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_77 =
    put_a_mask_acc_37 | put_a_mask_size_5 & put_a_mask_eq_77;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_78 = put_a_mask_eq_38 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_78 =
    put_a_mask_acc_38 | put_a_mask_size_5 & put_a_mask_eq_78;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_79 = put_a_mask_eq_38 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_79 =
    put_a_mask_acc_38 | put_a_mask_size_5 & put_a_mask_eq_79;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_80 = put_a_mask_eq_39 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_80 =
    put_a_mask_acc_39 | put_a_mask_size_5 & put_a_mask_eq_80;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_81 = put_a_mask_eq_39 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_81 =
    put_a_mask_acc_39 | put_a_mask_size_5 & put_a_mask_eq_81;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_82 = put_a_mask_eq_40 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_82 =
    put_a_mask_acc_40 | put_a_mask_size_5 & put_a_mask_eq_82;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_83 = put_a_mask_eq_40 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_83 =
    put_a_mask_acc_40 | put_a_mask_size_5 & put_a_mask_eq_83;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_84 = put_a_mask_eq_41 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_84 =
    put_a_mask_acc_41 | put_a_mask_size_5 & put_a_mask_eq_84;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_85 = put_a_mask_eq_41 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_85 =
    put_a_mask_acc_41 | put_a_mask_size_5 & put_a_mask_eq_85;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_86 = put_a_mask_eq_42 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_86 =
    put_a_mask_acc_42 | put_a_mask_size_5 & put_a_mask_eq_86;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_87 = put_a_mask_eq_42 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_87 =
    put_a_mask_acc_42 | put_a_mask_size_5 & put_a_mask_eq_87;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_88 = put_a_mask_eq_43 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_88 =
    put_a_mask_acc_43 | put_a_mask_size_5 & put_a_mask_eq_88;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_89 = put_a_mask_eq_43 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_89 =
    put_a_mask_acc_43 | put_a_mask_size_5 & put_a_mask_eq_89;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_90 = put_a_mask_eq_44 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_90 =
    put_a_mask_acc_44 | put_a_mask_size_5 & put_a_mask_eq_90;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_91 = put_a_mask_eq_44 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_91 =
    put_a_mask_acc_44 | put_a_mask_size_5 & put_a_mask_eq_91;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_92 = put_a_mask_eq_45 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_92 =
    put_a_mask_acc_45 | put_a_mask_size_5 & put_a_mask_eq_92;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_93 = put_a_mask_eq_45 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_93 =
    put_a_mask_acc_45 | put_a_mask_size_5 & put_a_mask_eq_93;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_94 = put_a_mask_eq_46 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_94 =
    put_a_mask_acc_46 | put_a_mask_size_5 & put_a_mask_eq_94;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_95 = put_a_mask_eq_46 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_95 =
    put_a_mask_acc_46 | put_a_mask_size_5 & put_a_mask_eq_95;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_96 = put_a_mask_eq_47 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_96 =
    put_a_mask_acc_47 | put_a_mask_size_5 & put_a_mask_eq_96;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_97 = put_a_mask_eq_47 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_97 =
    put_a_mask_acc_47 | put_a_mask_size_5 & put_a_mask_eq_97;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_98 = put_a_mask_eq_48 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_98 =
    put_a_mask_acc_48 | put_a_mask_size_5 & put_a_mask_eq_98;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_99 = put_a_mask_eq_48 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_99 =
    put_a_mask_acc_48 | put_a_mask_size_5 & put_a_mask_eq_99;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_100 = put_a_mask_eq_49 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_100 =
    put_a_mask_acc_49 | put_a_mask_size_5 & put_a_mask_eq_100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_101 = put_a_mask_eq_49 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_101 =
    put_a_mask_acc_49 | put_a_mask_size_5 & put_a_mask_eq_101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_102 = put_a_mask_eq_50 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_102 =
    put_a_mask_acc_50 | put_a_mask_size_5 & put_a_mask_eq_102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_103 = put_a_mask_eq_50 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_103 =
    put_a_mask_acc_50 | put_a_mask_size_5 & put_a_mask_eq_103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_104 = put_a_mask_eq_51 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_104 =
    put_a_mask_acc_51 | put_a_mask_size_5 & put_a_mask_eq_104;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_105 = put_a_mask_eq_51 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_105 =
    put_a_mask_acc_51 | put_a_mask_size_5 & put_a_mask_eq_105;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_106 = put_a_mask_eq_52 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_106 =
    put_a_mask_acc_52 | put_a_mask_size_5 & put_a_mask_eq_106;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_107 = put_a_mask_eq_52 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_107 =
    put_a_mask_acc_52 | put_a_mask_size_5 & put_a_mask_eq_107;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_108 = put_a_mask_eq_53 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_108 =
    put_a_mask_acc_53 | put_a_mask_size_5 & put_a_mask_eq_108;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_109 = put_a_mask_eq_53 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_109 =
    put_a_mask_acc_53 | put_a_mask_size_5 & put_a_mask_eq_109;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_110 = put_a_mask_eq_54 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_110 =
    put_a_mask_acc_54 | put_a_mask_size_5 & put_a_mask_eq_110;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_111 = put_a_mask_eq_54 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_111 =
    put_a_mask_acc_54 | put_a_mask_size_5 & put_a_mask_eq_111;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_112 = put_a_mask_eq_55 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_112 =
    put_a_mask_acc_55 | put_a_mask_size_5 & put_a_mask_eq_112;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_113 = put_a_mask_eq_55 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_113 =
    put_a_mask_acc_55 | put_a_mask_size_5 & put_a_mask_eq_113;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_114 = put_a_mask_eq_56 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_114 =
    put_a_mask_acc_56 | put_a_mask_size_5 & put_a_mask_eq_114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_115 = put_a_mask_eq_56 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_115 =
    put_a_mask_acc_56 | put_a_mask_size_5 & put_a_mask_eq_115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_116 = put_a_mask_eq_57 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_116 =
    put_a_mask_acc_57 | put_a_mask_size_5 & put_a_mask_eq_116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_117 = put_a_mask_eq_57 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_117 =
    put_a_mask_acc_57 | put_a_mask_size_5 & put_a_mask_eq_117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_118 = put_a_mask_eq_58 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_118 =
    put_a_mask_acc_58 | put_a_mask_size_5 & put_a_mask_eq_118;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_119 = put_a_mask_eq_58 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_119 =
    put_a_mask_acc_58 | put_a_mask_size_5 & put_a_mask_eq_119;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_120 = put_a_mask_eq_59 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_120 =
    put_a_mask_acc_59 | put_a_mask_size_5 & put_a_mask_eq_120;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_121 = put_a_mask_eq_59 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_121 =
    put_a_mask_acc_59 | put_a_mask_size_5 & put_a_mask_eq_121;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_122 = put_a_mask_eq_60 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_122 =
    put_a_mask_acc_60 | put_a_mask_size_5 & put_a_mask_eq_122;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_123 = put_a_mask_eq_60 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_123 =
    put_a_mask_acc_60 | put_a_mask_size_5 & put_a_mask_eq_123;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_124 = put_a_mask_eq_61 & put_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              put_a_mask_acc_124 =
    put_a_mask_acc_61 | put_a_mask_size_5 & put_a_mask_eq_124;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              put_a_mask_eq_125 = put_a_mask_eq_61 & put_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              put_a_mask_acc_125 =
    put_a_mask_acc_61 | put_a_mask_size_5 & put_a_mask_eq_125;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        put_a_mask_lo_lo_lo_lo_lo = {put_a_mask_acc_63, put_a_mask_acc_62};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_lo_lo_lo_hi = {put_a_mask_acc_65, put_a_mask_acc_64};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo_lo_lo_lo =
    {put_a_mask_lo_lo_lo_lo_hi, put_a_mask_lo_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_lo_lo_lo_hi_lo = {put_a_mask_acc_67, put_a_mask_acc_66};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_lo_lo_hi_hi = {put_a_mask_acc_69, put_a_mask_acc_68};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo_lo_lo_hi =
    {put_a_mask_lo_lo_lo_hi_hi, put_a_mask_lo_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_a_mask_lo_lo_lo =
    {put_a_mask_lo_lo_lo_hi, put_a_mask_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_lo_lo_hi_lo_lo = {put_a_mask_acc_71, put_a_mask_acc_70};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_lo_hi_lo_hi = {put_a_mask_acc_73, put_a_mask_acc_72};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo_lo_hi_lo =
    {put_a_mask_lo_lo_hi_lo_hi, put_a_mask_lo_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_lo_lo_hi_hi_lo = {put_a_mask_acc_75, put_a_mask_acc_74};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_lo_hi_hi_hi = {put_a_mask_acc_77, put_a_mask_acc_76};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo_lo_hi_hi =
    {put_a_mask_lo_lo_hi_hi_hi, put_a_mask_lo_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_a_mask_lo_lo_hi =
    {put_a_mask_lo_lo_hi_hi, put_a_mask_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       put_a_mask_lo_lo = {put_a_mask_lo_lo_hi, put_a_mask_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_lo_hi_lo_lo_lo = {put_a_mask_acc_79, put_a_mask_acc_78};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_hi_lo_lo_hi = {put_a_mask_acc_81, put_a_mask_acc_80};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo_hi_lo_lo =
    {put_a_mask_lo_hi_lo_lo_hi, put_a_mask_lo_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_lo_hi_lo_hi_lo = {put_a_mask_acc_83, put_a_mask_acc_82};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_hi_lo_hi_hi = {put_a_mask_acc_85, put_a_mask_acc_84};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo_hi_lo_hi =
    {put_a_mask_lo_hi_lo_hi_hi, put_a_mask_lo_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_a_mask_lo_hi_lo =
    {put_a_mask_lo_hi_lo_hi, put_a_mask_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_lo_hi_hi_lo_lo = {put_a_mask_acc_87, put_a_mask_acc_86};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_hi_hi_lo_hi = {put_a_mask_acc_89, put_a_mask_acc_88};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo_hi_hi_lo =
    {put_a_mask_lo_hi_hi_lo_hi, put_a_mask_lo_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_lo_hi_hi_hi_lo = {put_a_mask_acc_91, put_a_mask_acc_90};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_lo_hi_hi_hi_hi = {put_a_mask_acc_93, put_a_mask_acc_92};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_lo_hi_hi_hi =
    {put_a_mask_lo_hi_hi_hi_hi, put_a_mask_lo_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_a_mask_lo_hi_hi =
    {put_a_mask_lo_hi_hi_hi, put_a_mask_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       put_a_mask_lo_hi = {put_a_mask_lo_hi_hi, put_a_mask_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       put_a_mask_lo = {put_a_mask_lo_hi, put_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_lo_lo_lo_lo = {put_a_mask_acc_95, put_a_mask_acc_94};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_lo_lo_lo_hi = {put_a_mask_acc_97, put_a_mask_acc_96};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi_lo_lo_lo =
    {put_a_mask_hi_lo_lo_lo_hi, put_a_mask_hi_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_lo_lo_hi_lo = {put_a_mask_acc_99, put_a_mask_acc_98};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_lo_lo_hi_hi = {put_a_mask_acc_101, put_a_mask_acc_100};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi_lo_lo_hi =
    {put_a_mask_hi_lo_lo_hi_hi, put_a_mask_hi_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_a_mask_hi_lo_lo =
    {put_a_mask_hi_lo_lo_hi, put_a_mask_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_lo_hi_lo_lo = {put_a_mask_acc_103, put_a_mask_acc_102};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_lo_hi_lo_hi = {put_a_mask_acc_105, put_a_mask_acc_104};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi_lo_hi_lo =
    {put_a_mask_hi_lo_hi_lo_hi, put_a_mask_hi_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_lo_hi_hi_lo = {put_a_mask_acc_107, put_a_mask_acc_106};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_lo_hi_hi_hi = {put_a_mask_acc_109, put_a_mask_acc_108};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi_lo_hi_hi =
    {put_a_mask_hi_lo_hi_hi_hi, put_a_mask_hi_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_a_mask_hi_lo_hi =
    {put_a_mask_hi_lo_hi_hi, put_a_mask_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       put_a_mask_hi_lo = {put_a_mask_hi_lo_hi, put_a_mask_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_hi_lo_lo_lo = {put_a_mask_acc_111, put_a_mask_acc_110};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_hi_lo_lo_hi = {put_a_mask_acc_113, put_a_mask_acc_112};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi_hi_lo_lo =
    {put_a_mask_hi_hi_lo_lo_hi, put_a_mask_hi_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_hi_lo_hi_lo = {put_a_mask_acc_115, put_a_mask_acc_114};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_hi_lo_hi_hi = {put_a_mask_acc_117, put_a_mask_acc_116};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi_hi_lo_hi =
    {put_a_mask_hi_hi_lo_hi_hi, put_a_mask_hi_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_a_mask_hi_hi_lo =
    {put_a_mask_hi_hi_lo_hi, put_a_mask_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_hi_hi_lo_lo = {put_a_mask_acc_119, put_a_mask_acc_118};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_hi_hi_lo_hi = {put_a_mask_acc_121, put_a_mask_acc_120};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi_hi_hi_lo =
    {put_a_mask_hi_hi_hi_lo_hi, put_a_mask_hi_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        put_a_mask_hi_hi_hi_hi_lo = {put_a_mask_acc_123, put_a_mask_acc_122};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        put_a_mask_hi_hi_hi_hi_hi = {put_a_mask_acc_125, put_a_mask_acc_124};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        put_a_mask_hi_hi_hi_hi =
    {put_a_mask_hi_hi_hi_hi_hi, put_a_mask_hi_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        put_a_mask_hi_hi_hi =
    {put_a_mask_hi_hi_hi_hi, put_a_mask_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       put_a_mask_hi_hi = {put_a_mask_hi_hi_hi, put_a_mask_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       put_a_mask_hi = {put_a_mask_hi_hi, put_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       put_mask = {put_a_mask_hi, put_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire              putpartial_legal =
    _GEN_49 == 6'h0 | _GEN_50 == 6'h0 | _GEN_51 == 5'h0 | _GEN_52 == 3'h0
    | s2_req_addr[31:30] == 2'h2 | _GEN_53 == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,59}, src/main/scala/rocket/DCache.scala:94:20, :316:19, :1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:470:82, :512:74, src/main/scala/tilelink/Parameters.scala:673:26
  wire [63:0]       putpartial_mask = a_mask[63:0];	// src/main/scala/rocket/DCache.scala:559:29, src/main/scala/tilelink/Edges.scala:492:17, :499:15
  wire              _atomics_legal_T_291 = s2_req_size != 2'h3;	// src/main/scala/diplomacy/Parameters.scala:92:38, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:222:10
  wire [3:0]        _GEN_56 = {s2_req_addr[31:30], s2_req_addr[27], s2_req_addr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:41, src/main/scala/rocket/DCache.scala:316:19
  wire              atomics_legal =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_1 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH = {_atomics_a_mask_sizeOH_T_1[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size = atomics_a_mask_sizeOH[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_1 = atomics_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit = ~atomics_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq = atomics_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc = atomics_a_mask_size & atomics_a_mask_eq;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_1 = atomics_a_mask_size & atomics_a_mask_eq_1;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_1 = atomics_a_mask_sizeOH[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_1 = ~atomics_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_2 = atomics_a_mask_eq & atomics_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_2 =
    atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_3 = atomics_a_mask_eq & atomics_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_3 =
    atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_4 = atomics_a_mask_eq_1 & atomics_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_4 =
    atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_5 = atomics_a_mask_eq_1 & atomics_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_5 =
    atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_2 = atomics_a_mask_sizeOH[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_2 = ~atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_6 = atomics_a_mask_eq_2 & atomics_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_6 =
    atomics_a_mask_acc_2 | atomics_a_mask_size_2 & atomics_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_7 = atomics_a_mask_eq_2 & atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_7 =
    atomics_a_mask_acc_2 | atomics_a_mask_size_2 & atomics_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_8 = atomics_a_mask_eq_3 & atomics_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_8 =
    atomics_a_mask_acc_3 | atomics_a_mask_size_2 & atomics_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_9 = atomics_a_mask_eq_3 & atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_9 =
    atomics_a_mask_acc_3 | atomics_a_mask_size_2 & atomics_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_10 = atomics_a_mask_eq_4 & atomics_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_10 =
    atomics_a_mask_acc_4 | atomics_a_mask_size_2 & atomics_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_11 = atomics_a_mask_eq_4 & atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_11 =
    atomics_a_mask_acc_4 | atomics_a_mask_size_2 & atomics_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_12 = atomics_a_mask_eq_5 & atomics_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_12 =
    atomics_a_mask_acc_5 | atomics_a_mask_size_2 & atomics_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_13 = atomics_a_mask_eq_5 & atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_13 =
    atomics_a_mask_acc_5 | atomics_a_mask_size_2 & atomics_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_3 = atomics_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_3 = ~atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_14 = atomics_a_mask_eq_6 & atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_14 =
    atomics_a_mask_acc_6 | atomics_a_mask_size_3 & atomics_a_mask_eq_14;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_15 = atomics_a_mask_eq_6 & atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_15 =
    atomics_a_mask_acc_6 | atomics_a_mask_size_3 & atomics_a_mask_eq_15;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_16 = atomics_a_mask_eq_7 & atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_16 =
    atomics_a_mask_acc_7 | atomics_a_mask_size_3 & atomics_a_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_17 = atomics_a_mask_eq_7 & atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_17 =
    atomics_a_mask_acc_7 | atomics_a_mask_size_3 & atomics_a_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_18 = atomics_a_mask_eq_8 & atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_18 =
    atomics_a_mask_acc_8 | atomics_a_mask_size_3 & atomics_a_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_19 = atomics_a_mask_eq_8 & atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_19 =
    atomics_a_mask_acc_8 | atomics_a_mask_size_3 & atomics_a_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_20 = atomics_a_mask_eq_9 & atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_20 =
    atomics_a_mask_acc_9 | atomics_a_mask_size_3 & atomics_a_mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_21 = atomics_a_mask_eq_9 & atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_21 =
    atomics_a_mask_acc_9 | atomics_a_mask_size_3 & atomics_a_mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_22 = atomics_a_mask_eq_10 & atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_22 =
    atomics_a_mask_acc_10 | atomics_a_mask_size_3 & atomics_a_mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_23 = atomics_a_mask_eq_10 & atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_23 =
    atomics_a_mask_acc_10 | atomics_a_mask_size_3 & atomics_a_mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_24 = atomics_a_mask_eq_11 & atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_24 =
    atomics_a_mask_acc_11 | atomics_a_mask_size_3 & atomics_a_mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_25 = atomics_a_mask_eq_11 & atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_25 =
    atomics_a_mask_acc_11 | atomics_a_mask_size_3 & atomics_a_mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_26 = atomics_a_mask_eq_12 & atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_26 =
    atomics_a_mask_acc_12 | atomics_a_mask_size_3 & atomics_a_mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_27 = atomics_a_mask_eq_12 & atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_27 =
    atomics_a_mask_acc_12 | atomics_a_mask_size_3 & atomics_a_mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_28 = atomics_a_mask_eq_13 & atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_28 =
    atomics_a_mask_acc_13 | atomics_a_mask_size_3 & atomics_a_mask_eq_28;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_29 = atomics_a_mask_eq_13 & atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_29 =
    atomics_a_mask_acc_13 | atomics_a_mask_size_3 & atomics_a_mask_eq_29;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_4 = atomics_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_4 = ~atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_30 = atomics_a_mask_eq_14 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_30 =
    atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_31 = atomics_a_mask_eq_14 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_31 =
    atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_32 = atomics_a_mask_eq_15 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_32 =
    atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_33 = atomics_a_mask_eq_15 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_33 =
    atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_34 = atomics_a_mask_eq_16 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_34 =
    atomics_a_mask_acc_16 | atomics_a_mask_size_4 & atomics_a_mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_35 = atomics_a_mask_eq_16 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_35 =
    atomics_a_mask_acc_16 | atomics_a_mask_size_4 & atomics_a_mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_36 = atomics_a_mask_eq_17 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_36 =
    atomics_a_mask_acc_17 | atomics_a_mask_size_4 & atomics_a_mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_37 = atomics_a_mask_eq_17 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_37 =
    atomics_a_mask_acc_17 | atomics_a_mask_size_4 & atomics_a_mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_38 = atomics_a_mask_eq_18 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_38 =
    atomics_a_mask_acc_18 | atomics_a_mask_size_4 & atomics_a_mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_39 = atomics_a_mask_eq_18 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_39 =
    atomics_a_mask_acc_18 | atomics_a_mask_size_4 & atomics_a_mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_40 = atomics_a_mask_eq_19 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_40 =
    atomics_a_mask_acc_19 | atomics_a_mask_size_4 & atomics_a_mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_41 = atomics_a_mask_eq_19 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_41 =
    atomics_a_mask_acc_19 | atomics_a_mask_size_4 & atomics_a_mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_42 = atomics_a_mask_eq_20 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_42 =
    atomics_a_mask_acc_20 | atomics_a_mask_size_4 & atomics_a_mask_eq_42;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_43 = atomics_a_mask_eq_20 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_43 =
    atomics_a_mask_acc_20 | atomics_a_mask_size_4 & atomics_a_mask_eq_43;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_44 = atomics_a_mask_eq_21 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_44 =
    atomics_a_mask_acc_21 | atomics_a_mask_size_4 & atomics_a_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_45 = atomics_a_mask_eq_21 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_45 =
    atomics_a_mask_acc_21 | atomics_a_mask_size_4 & atomics_a_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_46 = atomics_a_mask_eq_22 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_46 =
    atomics_a_mask_acc_22 | atomics_a_mask_size_4 & atomics_a_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_47 = atomics_a_mask_eq_22 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_47 =
    atomics_a_mask_acc_22 | atomics_a_mask_size_4 & atomics_a_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_48 = atomics_a_mask_eq_23 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_48 =
    atomics_a_mask_acc_23 | atomics_a_mask_size_4 & atomics_a_mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_49 = atomics_a_mask_eq_23 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_49 =
    atomics_a_mask_acc_23 | atomics_a_mask_size_4 & atomics_a_mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_50 = atomics_a_mask_eq_24 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_50 =
    atomics_a_mask_acc_24 | atomics_a_mask_size_4 & atomics_a_mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_51 = atomics_a_mask_eq_24 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_51 =
    atomics_a_mask_acc_24 | atomics_a_mask_size_4 & atomics_a_mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_52 = atomics_a_mask_eq_25 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_52 =
    atomics_a_mask_acc_25 | atomics_a_mask_size_4 & atomics_a_mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_53 = atomics_a_mask_eq_25 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_53 =
    atomics_a_mask_acc_25 | atomics_a_mask_size_4 & atomics_a_mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_54 = atomics_a_mask_eq_26 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_54 =
    atomics_a_mask_acc_26 | atomics_a_mask_size_4 & atomics_a_mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_55 = atomics_a_mask_eq_26 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_55 =
    atomics_a_mask_acc_26 | atomics_a_mask_size_4 & atomics_a_mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_56 = atomics_a_mask_eq_27 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_56 =
    atomics_a_mask_acc_27 | atomics_a_mask_size_4 & atomics_a_mask_eq_56;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_57 = atomics_a_mask_eq_27 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_57 =
    atomics_a_mask_acc_27 | atomics_a_mask_size_4 & atomics_a_mask_eq_57;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_58 = atomics_a_mask_eq_28 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_58 =
    atomics_a_mask_acc_28 | atomics_a_mask_size_4 & atomics_a_mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_59 = atomics_a_mask_eq_28 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_59 =
    atomics_a_mask_acc_28 | atomics_a_mask_size_4 & atomics_a_mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_60 = atomics_a_mask_eq_29 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_60 =
    atomics_a_mask_acc_29 | atomics_a_mask_size_4 & atomics_a_mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_61 = atomics_a_mask_eq_29 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_61 =
    atomics_a_mask_acc_29 | atomics_a_mask_size_4 & atomics_a_mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_5 = atomics_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_5 = ~atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_62 = atomics_a_mask_eq_30 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_62 =
    atomics_a_mask_acc_30 | atomics_a_mask_size_5 & atomics_a_mask_eq_62;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_63 = atomics_a_mask_eq_30 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_63 =
    atomics_a_mask_acc_30 | atomics_a_mask_size_5 & atomics_a_mask_eq_63;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_64 = atomics_a_mask_eq_31 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_64 =
    atomics_a_mask_acc_31 | atomics_a_mask_size_5 & atomics_a_mask_eq_64;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_65 = atomics_a_mask_eq_31 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_65 =
    atomics_a_mask_acc_31 | atomics_a_mask_size_5 & atomics_a_mask_eq_65;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_66 = atomics_a_mask_eq_32 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_66 =
    atomics_a_mask_acc_32 | atomics_a_mask_size_5 & atomics_a_mask_eq_66;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_67 = atomics_a_mask_eq_32 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_67 =
    atomics_a_mask_acc_32 | atomics_a_mask_size_5 & atomics_a_mask_eq_67;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_68 = atomics_a_mask_eq_33 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_68 =
    atomics_a_mask_acc_33 | atomics_a_mask_size_5 & atomics_a_mask_eq_68;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_69 = atomics_a_mask_eq_33 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_69 =
    atomics_a_mask_acc_33 | atomics_a_mask_size_5 & atomics_a_mask_eq_69;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_70 = atomics_a_mask_eq_34 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_70 =
    atomics_a_mask_acc_34 | atomics_a_mask_size_5 & atomics_a_mask_eq_70;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_71 = atomics_a_mask_eq_34 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_71 =
    atomics_a_mask_acc_34 | atomics_a_mask_size_5 & atomics_a_mask_eq_71;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_72 = atomics_a_mask_eq_35 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_72 =
    atomics_a_mask_acc_35 | atomics_a_mask_size_5 & atomics_a_mask_eq_72;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_73 = atomics_a_mask_eq_35 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_73 =
    atomics_a_mask_acc_35 | atomics_a_mask_size_5 & atomics_a_mask_eq_73;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_74 = atomics_a_mask_eq_36 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_74 =
    atomics_a_mask_acc_36 | atomics_a_mask_size_5 & atomics_a_mask_eq_74;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_75 = atomics_a_mask_eq_36 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_75 =
    atomics_a_mask_acc_36 | atomics_a_mask_size_5 & atomics_a_mask_eq_75;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_76 = atomics_a_mask_eq_37 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_76 =
    atomics_a_mask_acc_37 | atomics_a_mask_size_5 & atomics_a_mask_eq_76;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_77 = atomics_a_mask_eq_37 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_77 =
    atomics_a_mask_acc_37 | atomics_a_mask_size_5 & atomics_a_mask_eq_77;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_78 = atomics_a_mask_eq_38 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_78 =
    atomics_a_mask_acc_38 | atomics_a_mask_size_5 & atomics_a_mask_eq_78;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_79 = atomics_a_mask_eq_38 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_79 =
    atomics_a_mask_acc_38 | atomics_a_mask_size_5 & atomics_a_mask_eq_79;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_80 = atomics_a_mask_eq_39 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_80 =
    atomics_a_mask_acc_39 | atomics_a_mask_size_5 & atomics_a_mask_eq_80;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_81 = atomics_a_mask_eq_39 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_81 =
    atomics_a_mask_acc_39 | atomics_a_mask_size_5 & atomics_a_mask_eq_81;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_82 = atomics_a_mask_eq_40 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_82 =
    atomics_a_mask_acc_40 | atomics_a_mask_size_5 & atomics_a_mask_eq_82;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_83 = atomics_a_mask_eq_40 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_83 =
    atomics_a_mask_acc_40 | atomics_a_mask_size_5 & atomics_a_mask_eq_83;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_84 = atomics_a_mask_eq_41 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_84 =
    atomics_a_mask_acc_41 | atomics_a_mask_size_5 & atomics_a_mask_eq_84;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_85 = atomics_a_mask_eq_41 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_85 =
    atomics_a_mask_acc_41 | atomics_a_mask_size_5 & atomics_a_mask_eq_85;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_86 = atomics_a_mask_eq_42 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_86 =
    atomics_a_mask_acc_42 | atomics_a_mask_size_5 & atomics_a_mask_eq_86;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_87 = atomics_a_mask_eq_42 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_87 =
    atomics_a_mask_acc_42 | atomics_a_mask_size_5 & atomics_a_mask_eq_87;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_88 = atomics_a_mask_eq_43 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_88 =
    atomics_a_mask_acc_43 | atomics_a_mask_size_5 & atomics_a_mask_eq_88;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_89 = atomics_a_mask_eq_43 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_89 =
    atomics_a_mask_acc_43 | atomics_a_mask_size_5 & atomics_a_mask_eq_89;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_90 = atomics_a_mask_eq_44 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_90 =
    atomics_a_mask_acc_44 | atomics_a_mask_size_5 & atomics_a_mask_eq_90;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_91 = atomics_a_mask_eq_44 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_91 =
    atomics_a_mask_acc_44 | atomics_a_mask_size_5 & atomics_a_mask_eq_91;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_92 = atomics_a_mask_eq_45 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_92 =
    atomics_a_mask_acc_45 | atomics_a_mask_size_5 & atomics_a_mask_eq_92;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_93 = atomics_a_mask_eq_45 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_93 =
    atomics_a_mask_acc_45 | atomics_a_mask_size_5 & atomics_a_mask_eq_93;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_94 = atomics_a_mask_eq_46 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_94 =
    atomics_a_mask_acc_46 | atomics_a_mask_size_5 & atomics_a_mask_eq_94;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_95 = atomics_a_mask_eq_46 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_95 =
    atomics_a_mask_acc_46 | atomics_a_mask_size_5 & atomics_a_mask_eq_95;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_96 = atomics_a_mask_eq_47 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_96 =
    atomics_a_mask_acc_47 | atomics_a_mask_size_5 & atomics_a_mask_eq_96;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_97 = atomics_a_mask_eq_47 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_97 =
    atomics_a_mask_acc_47 | atomics_a_mask_size_5 & atomics_a_mask_eq_97;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_98 = atomics_a_mask_eq_48 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_98 =
    atomics_a_mask_acc_48 | atomics_a_mask_size_5 & atomics_a_mask_eq_98;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_99 = atomics_a_mask_eq_48 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_99 =
    atomics_a_mask_acc_48 | atomics_a_mask_size_5 & atomics_a_mask_eq_99;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_100 = atomics_a_mask_eq_49 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_100 =
    atomics_a_mask_acc_49 | atomics_a_mask_size_5 & atomics_a_mask_eq_100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_101 = atomics_a_mask_eq_49 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_101 =
    atomics_a_mask_acc_49 | atomics_a_mask_size_5 & atomics_a_mask_eq_101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_102 = atomics_a_mask_eq_50 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_102 =
    atomics_a_mask_acc_50 | atomics_a_mask_size_5 & atomics_a_mask_eq_102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_103 = atomics_a_mask_eq_50 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_103 =
    atomics_a_mask_acc_50 | atomics_a_mask_size_5 & atomics_a_mask_eq_103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_104 = atomics_a_mask_eq_51 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_104 =
    atomics_a_mask_acc_51 | atomics_a_mask_size_5 & atomics_a_mask_eq_104;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_105 = atomics_a_mask_eq_51 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_105 =
    atomics_a_mask_acc_51 | atomics_a_mask_size_5 & atomics_a_mask_eq_105;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_106 = atomics_a_mask_eq_52 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_106 =
    atomics_a_mask_acc_52 | atomics_a_mask_size_5 & atomics_a_mask_eq_106;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_107 = atomics_a_mask_eq_52 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_107 =
    atomics_a_mask_acc_52 | atomics_a_mask_size_5 & atomics_a_mask_eq_107;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_108 = atomics_a_mask_eq_53 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_108 =
    atomics_a_mask_acc_53 | atomics_a_mask_size_5 & atomics_a_mask_eq_108;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_109 = atomics_a_mask_eq_53 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_109 =
    atomics_a_mask_acc_53 | atomics_a_mask_size_5 & atomics_a_mask_eq_109;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_110 = atomics_a_mask_eq_54 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_110 =
    atomics_a_mask_acc_54 | atomics_a_mask_size_5 & atomics_a_mask_eq_110;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_111 = atomics_a_mask_eq_54 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_111 =
    atomics_a_mask_acc_54 | atomics_a_mask_size_5 & atomics_a_mask_eq_111;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_112 = atomics_a_mask_eq_55 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_112 =
    atomics_a_mask_acc_55 | atomics_a_mask_size_5 & atomics_a_mask_eq_112;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_113 = atomics_a_mask_eq_55 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_113 =
    atomics_a_mask_acc_55 | atomics_a_mask_size_5 & atomics_a_mask_eq_113;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_114 = atomics_a_mask_eq_56 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_114 =
    atomics_a_mask_acc_56 | atomics_a_mask_size_5 & atomics_a_mask_eq_114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_115 = atomics_a_mask_eq_56 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_115 =
    atomics_a_mask_acc_56 | atomics_a_mask_size_5 & atomics_a_mask_eq_115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_116 = atomics_a_mask_eq_57 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_116 =
    atomics_a_mask_acc_57 | atomics_a_mask_size_5 & atomics_a_mask_eq_116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_117 = atomics_a_mask_eq_57 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_117 =
    atomics_a_mask_acc_57 | atomics_a_mask_size_5 & atomics_a_mask_eq_117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_118 = atomics_a_mask_eq_58 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_118 =
    atomics_a_mask_acc_58 | atomics_a_mask_size_5 & atomics_a_mask_eq_118;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_119 = atomics_a_mask_eq_58 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_119 =
    atomics_a_mask_acc_58 | atomics_a_mask_size_5 & atomics_a_mask_eq_119;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_120 = atomics_a_mask_eq_59 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_120 =
    atomics_a_mask_acc_59 | atomics_a_mask_size_5 & atomics_a_mask_eq_120;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_121 = atomics_a_mask_eq_59 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_121 =
    atomics_a_mask_acc_59 | atomics_a_mask_size_5 & atomics_a_mask_eq_121;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_122 = atomics_a_mask_eq_60 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_122 =
    atomics_a_mask_acc_60 | atomics_a_mask_size_5 & atomics_a_mask_eq_122;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_123 = atomics_a_mask_eq_60 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_123 =
    atomics_a_mask_acc_60 | atomics_a_mask_size_5 & atomics_a_mask_eq_123;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_124 = atomics_a_mask_eq_61 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_124 =
    atomics_a_mask_acc_61 | atomics_a_mask_size_5 & atomics_a_mask_eq_124;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_125 = atomics_a_mask_eq_61 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_125 =
    atomics_a_mask_acc_61 | atomics_a_mask_size_5 & atomics_a_mask_eq_125;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo =
    {atomics_a_mask_acc_63, atomics_a_mask_acc_62};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi =
    {atomics_a_mask_acc_65, atomics_a_mask_acc_64};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo =
    {atomics_a_mask_lo_lo_lo_lo_hi, atomics_a_mask_lo_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo =
    {atomics_a_mask_acc_67, atomics_a_mask_acc_66};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi =
    {atomics_a_mask_acc_69, atomics_a_mask_acc_68};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi =
    {atomics_a_mask_lo_lo_lo_hi_hi, atomics_a_mask_lo_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo =
    {atomics_a_mask_lo_lo_lo_hi, atomics_a_mask_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo =
    {atomics_a_mask_acc_71, atomics_a_mask_acc_70};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi =
    {atomics_a_mask_acc_73, atomics_a_mask_acc_72};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo =
    {atomics_a_mask_lo_lo_hi_lo_hi, atomics_a_mask_lo_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo =
    {atomics_a_mask_acc_75, atomics_a_mask_acc_74};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi =
    {atomics_a_mask_acc_77, atomics_a_mask_acc_76};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi =
    {atomics_a_mask_lo_lo_hi_hi_hi, atomics_a_mask_lo_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi =
    {atomics_a_mask_lo_lo_hi_hi, atomics_a_mask_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo =
    {atomics_a_mask_lo_lo_hi, atomics_a_mask_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo =
    {atomics_a_mask_acc_79, atomics_a_mask_acc_78};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi =
    {atomics_a_mask_acc_81, atomics_a_mask_acc_80};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo =
    {atomics_a_mask_lo_hi_lo_lo_hi, atomics_a_mask_lo_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo =
    {atomics_a_mask_acc_83, atomics_a_mask_acc_82};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi =
    {atomics_a_mask_acc_85, atomics_a_mask_acc_84};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi =
    {atomics_a_mask_lo_hi_lo_hi_hi, atomics_a_mask_lo_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo =
    {atomics_a_mask_lo_hi_lo_hi, atomics_a_mask_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo =
    {atomics_a_mask_acc_87, atomics_a_mask_acc_86};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi =
    {atomics_a_mask_acc_89, atomics_a_mask_acc_88};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo =
    {atomics_a_mask_lo_hi_hi_lo_hi, atomics_a_mask_lo_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo =
    {atomics_a_mask_acc_91, atomics_a_mask_acc_90};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi =
    {atomics_a_mask_acc_93, atomics_a_mask_acc_92};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi =
    {atomics_a_mask_lo_hi_hi_hi_hi, atomics_a_mask_lo_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi =
    {atomics_a_mask_lo_hi_hi_hi, atomics_a_mask_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi =
    {atomics_a_mask_lo_hi_hi, atomics_a_mask_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo = {atomics_a_mask_lo_hi, atomics_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo =
    {atomics_a_mask_acc_95, atomics_a_mask_acc_94};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi =
    {atomics_a_mask_acc_97, atomics_a_mask_acc_96};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo =
    {atomics_a_mask_hi_lo_lo_lo_hi, atomics_a_mask_hi_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo =
    {atomics_a_mask_acc_99, atomics_a_mask_acc_98};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi =
    {atomics_a_mask_acc_101, atomics_a_mask_acc_100};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi =
    {atomics_a_mask_hi_lo_lo_hi_hi, atomics_a_mask_hi_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo =
    {atomics_a_mask_hi_lo_lo_hi, atomics_a_mask_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo =
    {atomics_a_mask_acc_103, atomics_a_mask_acc_102};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi =
    {atomics_a_mask_acc_105, atomics_a_mask_acc_104};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo =
    {atomics_a_mask_hi_lo_hi_lo_hi, atomics_a_mask_hi_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo =
    {atomics_a_mask_acc_107, atomics_a_mask_acc_106};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi =
    {atomics_a_mask_acc_109, atomics_a_mask_acc_108};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi =
    {atomics_a_mask_hi_lo_hi_hi_hi, atomics_a_mask_hi_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi =
    {atomics_a_mask_hi_lo_hi_hi, atomics_a_mask_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo =
    {atomics_a_mask_hi_lo_hi, atomics_a_mask_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo =
    {atomics_a_mask_acc_111, atomics_a_mask_acc_110};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi =
    {atomics_a_mask_acc_113, atomics_a_mask_acc_112};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo =
    {atomics_a_mask_hi_hi_lo_lo_hi, atomics_a_mask_hi_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo =
    {atomics_a_mask_acc_115, atomics_a_mask_acc_114};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi =
    {atomics_a_mask_acc_117, atomics_a_mask_acc_116};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi =
    {atomics_a_mask_hi_hi_lo_hi_hi, atomics_a_mask_hi_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo =
    {atomics_a_mask_hi_hi_lo_hi, atomics_a_mask_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo =
    {atomics_a_mask_acc_119, atomics_a_mask_acc_118};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi =
    {atomics_a_mask_acc_121, atomics_a_mask_acc_120};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo =
    {atomics_a_mask_hi_hi_hi_lo_hi, atomics_a_mask_hi_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo =
    {atomics_a_mask_acc_123, atomics_a_mask_acc_122};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi =
    {atomics_a_mask_acc_125, atomics_a_mask_acc_124};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi =
    {atomics_a_mask_hi_hi_hi_hi_hi, atomics_a_mask_hi_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi =
    {atomics_a_mask_hi_hi_hi_hi, atomics_a_mask_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi =
    {atomics_a_mask_hi_hi_hi, atomics_a_mask_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi = {atomics_a_mask_hi_hi, atomics_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_mask = {atomics_a_mask_hi, atomics_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:524:17, src/main/scala/util/Misc.scala:222:10
  wire              atomics_legal_1 =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_4 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount_1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH_1 = {_atomics_a_mask_sizeOH_T_4[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size_6 = atomics_a_mask_sizeOH_1[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_127 = atomics_a_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit_6 = ~atomics_a_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_126 = atomics_a_mask_nbit_6;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_126 =
    atomics_a_mask_size_6 & atomics_a_mask_eq_126;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_127 =
    atomics_a_mask_size_6 & atomics_a_mask_eq_127;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_7 = atomics_a_mask_sizeOH_1[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_7 = ~atomics_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_128 = atomics_a_mask_eq_126 & atomics_a_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_128 =
    atomics_a_mask_acc_126 | atomics_a_mask_size_7 & atomics_a_mask_eq_128;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_129 = atomics_a_mask_eq_126 & atomics_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_129 =
    atomics_a_mask_acc_126 | atomics_a_mask_size_7 & atomics_a_mask_eq_129;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_130 = atomics_a_mask_eq_127 & atomics_a_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_130 =
    atomics_a_mask_acc_127 | atomics_a_mask_size_7 & atomics_a_mask_eq_130;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_131 = atomics_a_mask_eq_127 & atomics_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_131 =
    atomics_a_mask_acc_127 | atomics_a_mask_size_7 & atomics_a_mask_eq_131;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_8 = atomics_a_mask_sizeOH_1[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_8 = ~atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_132 = atomics_a_mask_eq_128 & atomics_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_132 =
    atomics_a_mask_acc_128 | atomics_a_mask_size_8 & atomics_a_mask_eq_132;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_133 = atomics_a_mask_eq_128 & atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_133 =
    atomics_a_mask_acc_128 | atomics_a_mask_size_8 & atomics_a_mask_eq_133;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_134 = atomics_a_mask_eq_129 & atomics_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_134 =
    atomics_a_mask_acc_129 | atomics_a_mask_size_8 & atomics_a_mask_eq_134;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_135 = atomics_a_mask_eq_129 & atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_135 =
    atomics_a_mask_acc_129 | atomics_a_mask_size_8 & atomics_a_mask_eq_135;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_136 = atomics_a_mask_eq_130 & atomics_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_136 =
    atomics_a_mask_acc_130 | atomics_a_mask_size_8 & atomics_a_mask_eq_136;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_137 = atomics_a_mask_eq_130 & atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_137 =
    atomics_a_mask_acc_130 | atomics_a_mask_size_8 & atomics_a_mask_eq_137;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_138 = atomics_a_mask_eq_131 & atomics_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_138 =
    atomics_a_mask_acc_131 | atomics_a_mask_size_8 & atomics_a_mask_eq_138;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_139 = atomics_a_mask_eq_131 & atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_139 =
    atomics_a_mask_acc_131 | atomics_a_mask_size_8 & atomics_a_mask_eq_139;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_9 = atomics_a_mask_sizeOH_1[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_9 = ~atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_140 = atomics_a_mask_eq_132 & atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_140 =
    atomics_a_mask_acc_132 | atomics_a_mask_size_9 & atomics_a_mask_eq_140;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_141 = atomics_a_mask_eq_132 & atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_141 =
    atomics_a_mask_acc_132 | atomics_a_mask_size_9 & atomics_a_mask_eq_141;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_142 = atomics_a_mask_eq_133 & atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_142 =
    atomics_a_mask_acc_133 | atomics_a_mask_size_9 & atomics_a_mask_eq_142;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_143 = atomics_a_mask_eq_133 & atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_143 =
    atomics_a_mask_acc_133 | atomics_a_mask_size_9 & atomics_a_mask_eq_143;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_144 = atomics_a_mask_eq_134 & atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_144 =
    atomics_a_mask_acc_134 | atomics_a_mask_size_9 & atomics_a_mask_eq_144;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_145 = atomics_a_mask_eq_134 & atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_145 =
    atomics_a_mask_acc_134 | atomics_a_mask_size_9 & atomics_a_mask_eq_145;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_146 = atomics_a_mask_eq_135 & atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_146 =
    atomics_a_mask_acc_135 | atomics_a_mask_size_9 & atomics_a_mask_eq_146;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_147 = atomics_a_mask_eq_135 & atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_147 =
    atomics_a_mask_acc_135 | atomics_a_mask_size_9 & atomics_a_mask_eq_147;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_148 = atomics_a_mask_eq_136 & atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_148 =
    atomics_a_mask_acc_136 | atomics_a_mask_size_9 & atomics_a_mask_eq_148;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_149 = atomics_a_mask_eq_136 & atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_149 =
    atomics_a_mask_acc_136 | atomics_a_mask_size_9 & atomics_a_mask_eq_149;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_150 = atomics_a_mask_eq_137 & atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_150 =
    atomics_a_mask_acc_137 | atomics_a_mask_size_9 & atomics_a_mask_eq_150;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_151 = atomics_a_mask_eq_137 & atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_151 =
    atomics_a_mask_acc_137 | atomics_a_mask_size_9 & atomics_a_mask_eq_151;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_152 = atomics_a_mask_eq_138 & atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_152 =
    atomics_a_mask_acc_138 | atomics_a_mask_size_9 & atomics_a_mask_eq_152;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_153 = atomics_a_mask_eq_138 & atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_153 =
    atomics_a_mask_acc_138 | atomics_a_mask_size_9 & atomics_a_mask_eq_153;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_154 = atomics_a_mask_eq_139 & atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_154 =
    atomics_a_mask_acc_139 | atomics_a_mask_size_9 & atomics_a_mask_eq_154;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_155 = atomics_a_mask_eq_139 & atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_155 =
    atomics_a_mask_acc_139 | atomics_a_mask_size_9 & atomics_a_mask_eq_155;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_10 = atomics_a_mask_sizeOH_1[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_10 = ~atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_156 =
    atomics_a_mask_eq_140 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_156 =
    atomics_a_mask_acc_140 | atomics_a_mask_size_10 & atomics_a_mask_eq_156;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_157 = atomics_a_mask_eq_140 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_157 =
    atomics_a_mask_acc_140 | atomics_a_mask_size_10 & atomics_a_mask_eq_157;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_158 =
    atomics_a_mask_eq_141 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_158 =
    atomics_a_mask_acc_141 | atomics_a_mask_size_10 & atomics_a_mask_eq_158;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_159 = atomics_a_mask_eq_141 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_159 =
    atomics_a_mask_acc_141 | atomics_a_mask_size_10 & atomics_a_mask_eq_159;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_160 =
    atomics_a_mask_eq_142 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_160 =
    atomics_a_mask_acc_142 | atomics_a_mask_size_10 & atomics_a_mask_eq_160;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_161 = atomics_a_mask_eq_142 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_161 =
    atomics_a_mask_acc_142 | atomics_a_mask_size_10 & atomics_a_mask_eq_161;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_162 =
    atomics_a_mask_eq_143 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_162 =
    atomics_a_mask_acc_143 | atomics_a_mask_size_10 & atomics_a_mask_eq_162;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_163 = atomics_a_mask_eq_143 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_163 =
    atomics_a_mask_acc_143 | atomics_a_mask_size_10 & atomics_a_mask_eq_163;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_164 =
    atomics_a_mask_eq_144 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_164 =
    atomics_a_mask_acc_144 | atomics_a_mask_size_10 & atomics_a_mask_eq_164;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_165 = atomics_a_mask_eq_144 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_165 =
    atomics_a_mask_acc_144 | atomics_a_mask_size_10 & atomics_a_mask_eq_165;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_166 =
    atomics_a_mask_eq_145 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_166 =
    atomics_a_mask_acc_145 | atomics_a_mask_size_10 & atomics_a_mask_eq_166;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_167 = atomics_a_mask_eq_145 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_167 =
    atomics_a_mask_acc_145 | atomics_a_mask_size_10 & atomics_a_mask_eq_167;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_168 =
    atomics_a_mask_eq_146 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_168 =
    atomics_a_mask_acc_146 | atomics_a_mask_size_10 & atomics_a_mask_eq_168;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_169 = atomics_a_mask_eq_146 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_169 =
    atomics_a_mask_acc_146 | atomics_a_mask_size_10 & atomics_a_mask_eq_169;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_170 =
    atomics_a_mask_eq_147 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_170 =
    atomics_a_mask_acc_147 | atomics_a_mask_size_10 & atomics_a_mask_eq_170;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_171 = atomics_a_mask_eq_147 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_171 =
    atomics_a_mask_acc_147 | atomics_a_mask_size_10 & atomics_a_mask_eq_171;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_172 =
    atomics_a_mask_eq_148 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_172 =
    atomics_a_mask_acc_148 | atomics_a_mask_size_10 & atomics_a_mask_eq_172;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_173 = atomics_a_mask_eq_148 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_173 =
    atomics_a_mask_acc_148 | atomics_a_mask_size_10 & atomics_a_mask_eq_173;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_174 =
    atomics_a_mask_eq_149 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_174 =
    atomics_a_mask_acc_149 | atomics_a_mask_size_10 & atomics_a_mask_eq_174;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_175 = atomics_a_mask_eq_149 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_175 =
    atomics_a_mask_acc_149 | atomics_a_mask_size_10 & atomics_a_mask_eq_175;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_176 =
    atomics_a_mask_eq_150 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_176 =
    atomics_a_mask_acc_150 | atomics_a_mask_size_10 & atomics_a_mask_eq_176;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_177 = atomics_a_mask_eq_150 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_177 =
    atomics_a_mask_acc_150 | atomics_a_mask_size_10 & atomics_a_mask_eq_177;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_178 =
    atomics_a_mask_eq_151 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_178 =
    atomics_a_mask_acc_151 | atomics_a_mask_size_10 & atomics_a_mask_eq_178;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_179 = atomics_a_mask_eq_151 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_179 =
    atomics_a_mask_acc_151 | atomics_a_mask_size_10 & atomics_a_mask_eq_179;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_180 =
    atomics_a_mask_eq_152 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_180 =
    atomics_a_mask_acc_152 | atomics_a_mask_size_10 & atomics_a_mask_eq_180;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_181 = atomics_a_mask_eq_152 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_181 =
    atomics_a_mask_acc_152 | atomics_a_mask_size_10 & atomics_a_mask_eq_181;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_182 =
    atomics_a_mask_eq_153 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_182 =
    atomics_a_mask_acc_153 | atomics_a_mask_size_10 & atomics_a_mask_eq_182;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_183 = atomics_a_mask_eq_153 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_183 =
    atomics_a_mask_acc_153 | atomics_a_mask_size_10 & atomics_a_mask_eq_183;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_184 =
    atomics_a_mask_eq_154 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_184 =
    atomics_a_mask_acc_154 | atomics_a_mask_size_10 & atomics_a_mask_eq_184;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_185 = atomics_a_mask_eq_154 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_185 =
    atomics_a_mask_acc_154 | atomics_a_mask_size_10 & atomics_a_mask_eq_185;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_186 =
    atomics_a_mask_eq_155 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_186 =
    atomics_a_mask_acc_155 | atomics_a_mask_size_10 & atomics_a_mask_eq_186;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_187 = atomics_a_mask_eq_155 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_187 =
    atomics_a_mask_acc_155 | atomics_a_mask_size_10 & atomics_a_mask_eq_187;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_11 = atomics_a_mask_sizeOH_1[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_11 = ~atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_188 =
    atomics_a_mask_eq_156 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_188 =
    atomics_a_mask_acc_156 | atomics_a_mask_size_11 & atomics_a_mask_eq_188;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_189 = atomics_a_mask_eq_156 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_189 =
    atomics_a_mask_acc_156 | atomics_a_mask_size_11 & atomics_a_mask_eq_189;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_190 =
    atomics_a_mask_eq_157 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_190 =
    atomics_a_mask_acc_157 | atomics_a_mask_size_11 & atomics_a_mask_eq_190;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_191 = atomics_a_mask_eq_157 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_191 =
    atomics_a_mask_acc_157 | atomics_a_mask_size_11 & atomics_a_mask_eq_191;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_192 =
    atomics_a_mask_eq_158 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_192 =
    atomics_a_mask_acc_158 | atomics_a_mask_size_11 & atomics_a_mask_eq_192;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_193 = atomics_a_mask_eq_158 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_193 =
    atomics_a_mask_acc_158 | atomics_a_mask_size_11 & atomics_a_mask_eq_193;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_194 =
    atomics_a_mask_eq_159 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_194 =
    atomics_a_mask_acc_159 | atomics_a_mask_size_11 & atomics_a_mask_eq_194;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_195 = atomics_a_mask_eq_159 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_195 =
    atomics_a_mask_acc_159 | atomics_a_mask_size_11 & atomics_a_mask_eq_195;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_196 =
    atomics_a_mask_eq_160 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_196 =
    atomics_a_mask_acc_160 | atomics_a_mask_size_11 & atomics_a_mask_eq_196;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_197 = atomics_a_mask_eq_160 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_197 =
    atomics_a_mask_acc_160 | atomics_a_mask_size_11 & atomics_a_mask_eq_197;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_198 =
    atomics_a_mask_eq_161 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_198 =
    atomics_a_mask_acc_161 | atomics_a_mask_size_11 & atomics_a_mask_eq_198;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_199 = atomics_a_mask_eq_161 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_199 =
    atomics_a_mask_acc_161 | atomics_a_mask_size_11 & atomics_a_mask_eq_199;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_200 =
    atomics_a_mask_eq_162 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_200 =
    atomics_a_mask_acc_162 | atomics_a_mask_size_11 & atomics_a_mask_eq_200;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_201 = atomics_a_mask_eq_162 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_201 =
    atomics_a_mask_acc_162 | atomics_a_mask_size_11 & atomics_a_mask_eq_201;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_202 =
    atomics_a_mask_eq_163 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_202 =
    atomics_a_mask_acc_163 | atomics_a_mask_size_11 & atomics_a_mask_eq_202;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_203 = atomics_a_mask_eq_163 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_203 =
    atomics_a_mask_acc_163 | atomics_a_mask_size_11 & atomics_a_mask_eq_203;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_204 =
    atomics_a_mask_eq_164 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_204 =
    atomics_a_mask_acc_164 | atomics_a_mask_size_11 & atomics_a_mask_eq_204;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_205 = atomics_a_mask_eq_164 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_205 =
    atomics_a_mask_acc_164 | atomics_a_mask_size_11 & atomics_a_mask_eq_205;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_206 =
    atomics_a_mask_eq_165 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_206 =
    atomics_a_mask_acc_165 | atomics_a_mask_size_11 & atomics_a_mask_eq_206;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_207 = atomics_a_mask_eq_165 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_207 =
    atomics_a_mask_acc_165 | atomics_a_mask_size_11 & atomics_a_mask_eq_207;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_208 =
    atomics_a_mask_eq_166 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_208 =
    atomics_a_mask_acc_166 | atomics_a_mask_size_11 & atomics_a_mask_eq_208;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_209 = atomics_a_mask_eq_166 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_209 =
    atomics_a_mask_acc_166 | atomics_a_mask_size_11 & atomics_a_mask_eq_209;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_210 =
    atomics_a_mask_eq_167 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_210 =
    atomics_a_mask_acc_167 | atomics_a_mask_size_11 & atomics_a_mask_eq_210;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_211 = atomics_a_mask_eq_167 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_211 =
    atomics_a_mask_acc_167 | atomics_a_mask_size_11 & atomics_a_mask_eq_211;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_212 =
    atomics_a_mask_eq_168 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_212 =
    atomics_a_mask_acc_168 | atomics_a_mask_size_11 & atomics_a_mask_eq_212;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_213 = atomics_a_mask_eq_168 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_213 =
    atomics_a_mask_acc_168 | atomics_a_mask_size_11 & atomics_a_mask_eq_213;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_214 =
    atomics_a_mask_eq_169 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_214 =
    atomics_a_mask_acc_169 | atomics_a_mask_size_11 & atomics_a_mask_eq_214;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_215 = atomics_a_mask_eq_169 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_215 =
    atomics_a_mask_acc_169 | atomics_a_mask_size_11 & atomics_a_mask_eq_215;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_216 =
    atomics_a_mask_eq_170 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_216 =
    atomics_a_mask_acc_170 | atomics_a_mask_size_11 & atomics_a_mask_eq_216;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_217 = atomics_a_mask_eq_170 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_217 =
    atomics_a_mask_acc_170 | atomics_a_mask_size_11 & atomics_a_mask_eq_217;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_218 =
    atomics_a_mask_eq_171 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_218 =
    atomics_a_mask_acc_171 | atomics_a_mask_size_11 & atomics_a_mask_eq_218;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_219 = atomics_a_mask_eq_171 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_219 =
    atomics_a_mask_acc_171 | atomics_a_mask_size_11 & atomics_a_mask_eq_219;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_220 =
    atomics_a_mask_eq_172 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_220 =
    atomics_a_mask_acc_172 | atomics_a_mask_size_11 & atomics_a_mask_eq_220;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_221 = atomics_a_mask_eq_172 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_221 =
    atomics_a_mask_acc_172 | atomics_a_mask_size_11 & atomics_a_mask_eq_221;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_222 =
    atomics_a_mask_eq_173 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_222 =
    atomics_a_mask_acc_173 | atomics_a_mask_size_11 & atomics_a_mask_eq_222;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_223 = atomics_a_mask_eq_173 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_223 =
    atomics_a_mask_acc_173 | atomics_a_mask_size_11 & atomics_a_mask_eq_223;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_224 =
    atomics_a_mask_eq_174 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_224 =
    atomics_a_mask_acc_174 | atomics_a_mask_size_11 & atomics_a_mask_eq_224;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_225 = atomics_a_mask_eq_174 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_225 =
    atomics_a_mask_acc_174 | atomics_a_mask_size_11 & atomics_a_mask_eq_225;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_226 =
    atomics_a_mask_eq_175 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_226 =
    atomics_a_mask_acc_175 | atomics_a_mask_size_11 & atomics_a_mask_eq_226;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_227 = atomics_a_mask_eq_175 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_227 =
    atomics_a_mask_acc_175 | atomics_a_mask_size_11 & atomics_a_mask_eq_227;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_228 =
    atomics_a_mask_eq_176 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_228 =
    atomics_a_mask_acc_176 | atomics_a_mask_size_11 & atomics_a_mask_eq_228;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_229 = atomics_a_mask_eq_176 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_229 =
    atomics_a_mask_acc_176 | atomics_a_mask_size_11 & atomics_a_mask_eq_229;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_230 =
    atomics_a_mask_eq_177 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_230 =
    atomics_a_mask_acc_177 | atomics_a_mask_size_11 & atomics_a_mask_eq_230;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_231 = atomics_a_mask_eq_177 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_231 =
    atomics_a_mask_acc_177 | atomics_a_mask_size_11 & atomics_a_mask_eq_231;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_232 =
    atomics_a_mask_eq_178 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_232 =
    atomics_a_mask_acc_178 | atomics_a_mask_size_11 & atomics_a_mask_eq_232;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_233 = atomics_a_mask_eq_178 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_233 =
    atomics_a_mask_acc_178 | atomics_a_mask_size_11 & atomics_a_mask_eq_233;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_234 =
    atomics_a_mask_eq_179 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_234 =
    atomics_a_mask_acc_179 | atomics_a_mask_size_11 & atomics_a_mask_eq_234;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_235 = atomics_a_mask_eq_179 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_235 =
    atomics_a_mask_acc_179 | atomics_a_mask_size_11 & atomics_a_mask_eq_235;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_236 =
    atomics_a_mask_eq_180 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_236 =
    atomics_a_mask_acc_180 | atomics_a_mask_size_11 & atomics_a_mask_eq_236;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_237 = atomics_a_mask_eq_180 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_237 =
    atomics_a_mask_acc_180 | atomics_a_mask_size_11 & atomics_a_mask_eq_237;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_238 =
    atomics_a_mask_eq_181 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_238 =
    atomics_a_mask_acc_181 | atomics_a_mask_size_11 & atomics_a_mask_eq_238;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_239 = atomics_a_mask_eq_181 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_239 =
    atomics_a_mask_acc_181 | atomics_a_mask_size_11 & atomics_a_mask_eq_239;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_240 =
    atomics_a_mask_eq_182 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_240 =
    atomics_a_mask_acc_182 | atomics_a_mask_size_11 & atomics_a_mask_eq_240;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_241 = atomics_a_mask_eq_182 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_241 =
    atomics_a_mask_acc_182 | atomics_a_mask_size_11 & atomics_a_mask_eq_241;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_242 =
    atomics_a_mask_eq_183 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_242 =
    atomics_a_mask_acc_183 | atomics_a_mask_size_11 & atomics_a_mask_eq_242;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_243 = atomics_a_mask_eq_183 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_243 =
    atomics_a_mask_acc_183 | atomics_a_mask_size_11 & atomics_a_mask_eq_243;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_244 =
    atomics_a_mask_eq_184 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_244 =
    atomics_a_mask_acc_184 | atomics_a_mask_size_11 & atomics_a_mask_eq_244;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_245 = atomics_a_mask_eq_184 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_245 =
    atomics_a_mask_acc_184 | atomics_a_mask_size_11 & atomics_a_mask_eq_245;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_246 =
    atomics_a_mask_eq_185 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_246 =
    atomics_a_mask_acc_185 | atomics_a_mask_size_11 & atomics_a_mask_eq_246;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_247 = atomics_a_mask_eq_185 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_247 =
    atomics_a_mask_acc_185 | atomics_a_mask_size_11 & atomics_a_mask_eq_247;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_248 =
    atomics_a_mask_eq_186 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_248 =
    atomics_a_mask_acc_186 | atomics_a_mask_size_11 & atomics_a_mask_eq_248;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_249 = atomics_a_mask_eq_186 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_249 =
    atomics_a_mask_acc_186 | atomics_a_mask_size_11 & atomics_a_mask_eq_249;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_250 =
    atomics_a_mask_eq_187 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_250 =
    atomics_a_mask_acc_187 | atomics_a_mask_size_11 & atomics_a_mask_eq_250;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_251 = atomics_a_mask_eq_187 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_251 =
    atomics_a_mask_acc_187 | atomics_a_mask_size_11 & atomics_a_mask_eq_251;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo_1 =
    {atomics_a_mask_acc_189, atomics_a_mask_acc_188};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi_1 =
    {atomics_a_mask_acc_191, atomics_a_mask_acc_190};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo_1 =
    {atomics_a_mask_lo_lo_lo_lo_hi_1, atomics_a_mask_lo_lo_lo_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo_1 =
    {atomics_a_mask_acc_193, atomics_a_mask_acc_192};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi_1 =
    {atomics_a_mask_acc_195, atomics_a_mask_acc_194};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi_1 =
    {atomics_a_mask_lo_lo_lo_hi_hi_1, atomics_a_mask_lo_lo_lo_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo_1 =
    {atomics_a_mask_lo_lo_lo_hi_1, atomics_a_mask_lo_lo_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo_1 =
    {atomics_a_mask_acc_197, atomics_a_mask_acc_196};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi_1 =
    {atomics_a_mask_acc_199, atomics_a_mask_acc_198};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo_1 =
    {atomics_a_mask_lo_lo_hi_lo_hi_1, atomics_a_mask_lo_lo_hi_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo_1 =
    {atomics_a_mask_acc_201, atomics_a_mask_acc_200};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi_1 =
    {atomics_a_mask_acc_203, atomics_a_mask_acc_202};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi_1 =
    {atomics_a_mask_lo_lo_hi_hi_hi_1, atomics_a_mask_lo_lo_hi_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi_1 =
    {atomics_a_mask_lo_lo_hi_hi_1, atomics_a_mask_lo_lo_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo_1 =
    {atomics_a_mask_lo_lo_hi_1, atomics_a_mask_lo_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo_1 =
    {atomics_a_mask_acc_205, atomics_a_mask_acc_204};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi_1 =
    {atomics_a_mask_acc_207, atomics_a_mask_acc_206};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo_1 =
    {atomics_a_mask_lo_hi_lo_lo_hi_1, atomics_a_mask_lo_hi_lo_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo_1 =
    {atomics_a_mask_acc_209, atomics_a_mask_acc_208};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi_1 =
    {atomics_a_mask_acc_211, atomics_a_mask_acc_210};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi_1 =
    {atomics_a_mask_lo_hi_lo_hi_hi_1, atomics_a_mask_lo_hi_lo_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo_1 =
    {atomics_a_mask_lo_hi_lo_hi_1, atomics_a_mask_lo_hi_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo_1 =
    {atomics_a_mask_acc_213, atomics_a_mask_acc_212};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi_1 =
    {atomics_a_mask_acc_215, atomics_a_mask_acc_214};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo_1 =
    {atomics_a_mask_lo_hi_hi_lo_hi_1, atomics_a_mask_lo_hi_hi_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo_1 =
    {atomics_a_mask_acc_217, atomics_a_mask_acc_216};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi_1 =
    {atomics_a_mask_acc_219, atomics_a_mask_acc_218};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi_1 =
    {atomics_a_mask_lo_hi_hi_hi_hi_1, atomics_a_mask_lo_hi_hi_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi_1 =
    {atomics_a_mask_lo_hi_hi_hi_1, atomics_a_mask_lo_hi_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi_1 =
    {atomics_a_mask_lo_hi_hi_1, atomics_a_mask_lo_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo_1 =
    {atomics_a_mask_lo_hi_1, atomics_a_mask_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo_1 =
    {atomics_a_mask_acc_221, atomics_a_mask_acc_220};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi_1 =
    {atomics_a_mask_acc_223, atomics_a_mask_acc_222};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo_1 =
    {atomics_a_mask_hi_lo_lo_lo_hi_1, atomics_a_mask_hi_lo_lo_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo_1 =
    {atomics_a_mask_acc_225, atomics_a_mask_acc_224};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi_1 =
    {atomics_a_mask_acc_227, atomics_a_mask_acc_226};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi_1 =
    {atomics_a_mask_hi_lo_lo_hi_hi_1, atomics_a_mask_hi_lo_lo_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo_1 =
    {atomics_a_mask_hi_lo_lo_hi_1, atomics_a_mask_hi_lo_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo_1 =
    {atomics_a_mask_acc_229, atomics_a_mask_acc_228};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi_1 =
    {atomics_a_mask_acc_231, atomics_a_mask_acc_230};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo_1 =
    {atomics_a_mask_hi_lo_hi_lo_hi_1, atomics_a_mask_hi_lo_hi_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo_1 =
    {atomics_a_mask_acc_233, atomics_a_mask_acc_232};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi_1 =
    {atomics_a_mask_acc_235, atomics_a_mask_acc_234};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi_1 =
    {atomics_a_mask_hi_lo_hi_hi_hi_1, atomics_a_mask_hi_lo_hi_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi_1 =
    {atomics_a_mask_hi_lo_hi_hi_1, atomics_a_mask_hi_lo_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo_1 =
    {atomics_a_mask_hi_lo_hi_1, atomics_a_mask_hi_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo_1 =
    {atomics_a_mask_acc_237, atomics_a_mask_acc_236};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi_1 =
    {atomics_a_mask_acc_239, atomics_a_mask_acc_238};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo_1 =
    {atomics_a_mask_hi_hi_lo_lo_hi_1, atomics_a_mask_hi_hi_lo_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo_1 =
    {atomics_a_mask_acc_241, atomics_a_mask_acc_240};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi_1 =
    {atomics_a_mask_acc_243, atomics_a_mask_acc_242};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi_1 =
    {atomics_a_mask_hi_hi_lo_hi_hi_1, atomics_a_mask_hi_hi_lo_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo_1 =
    {atomics_a_mask_hi_hi_lo_hi_1, atomics_a_mask_hi_hi_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo_1 =
    {atomics_a_mask_acc_245, atomics_a_mask_acc_244};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi_1 =
    {atomics_a_mask_acc_247, atomics_a_mask_acc_246};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo_1 =
    {atomics_a_mask_hi_hi_hi_lo_hi_1, atomics_a_mask_hi_hi_hi_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo_1 =
    {atomics_a_mask_acc_249, atomics_a_mask_acc_248};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi_1 =
    {atomics_a_mask_acc_251, atomics_a_mask_acc_250};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi_1 =
    {atomics_a_mask_hi_hi_hi_hi_hi_1, atomics_a_mask_hi_hi_hi_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi_1 =
    {atomics_a_mask_hi_hi_hi_hi_1, atomics_a_mask_hi_hi_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi_1 =
    {atomics_a_mask_hi_hi_hi_1, atomics_a_mask_hi_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi_1 =
    {atomics_a_mask_hi_hi_1, atomics_a_mask_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_1_mask = {atomics_a_mask_hi_1, atomics_a_mask_lo_1};	// src/main/scala/tilelink/Edges.scala:524:17, src/main/scala/util/Misc.scala:222:10
  wire              atomics_legal_2 =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_7 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount_2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH_2 = {_atomics_a_mask_sizeOH_T_7[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size_12 = atomics_a_mask_sizeOH_2[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_253 = atomics_a_mask_bit_12;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit_12 = ~atomics_a_mask_bit_12;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_252 = atomics_a_mask_nbit_12;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_252 =
    atomics_a_mask_size_12 & atomics_a_mask_eq_252;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_253 =
    atomics_a_mask_size_12 & atomics_a_mask_eq_253;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_13 = atomics_a_mask_sizeOH_2[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_13 = ~atomics_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_254 =
    atomics_a_mask_eq_252 & atomics_a_mask_nbit_13;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_254 =
    atomics_a_mask_acc_252 | atomics_a_mask_size_13 & atomics_a_mask_eq_254;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_255 = atomics_a_mask_eq_252 & atomics_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_255 =
    atomics_a_mask_acc_252 | atomics_a_mask_size_13 & atomics_a_mask_eq_255;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_256 =
    atomics_a_mask_eq_253 & atomics_a_mask_nbit_13;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_256 =
    atomics_a_mask_acc_253 | atomics_a_mask_size_13 & atomics_a_mask_eq_256;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_257 = atomics_a_mask_eq_253 & atomics_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_257 =
    atomics_a_mask_acc_253 | atomics_a_mask_size_13 & atomics_a_mask_eq_257;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_14 = atomics_a_mask_sizeOH_2[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_14 = ~atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_258 =
    atomics_a_mask_eq_254 & atomics_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_258 =
    atomics_a_mask_acc_254 | atomics_a_mask_size_14 & atomics_a_mask_eq_258;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_259 = atomics_a_mask_eq_254 & atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_259 =
    atomics_a_mask_acc_254 | atomics_a_mask_size_14 & atomics_a_mask_eq_259;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_260 =
    atomics_a_mask_eq_255 & atomics_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_260 =
    atomics_a_mask_acc_255 | atomics_a_mask_size_14 & atomics_a_mask_eq_260;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_261 = atomics_a_mask_eq_255 & atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_261 =
    atomics_a_mask_acc_255 | atomics_a_mask_size_14 & atomics_a_mask_eq_261;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_262 =
    atomics_a_mask_eq_256 & atomics_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_262 =
    atomics_a_mask_acc_256 | atomics_a_mask_size_14 & atomics_a_mask_eq_262;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_263 = atomics_a_mask_eq_256 & atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_263 =
    atomics_a_mask_acc_256 | atomics_a_mask_size_14 & atomics_a_mask_eq_263;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_264 =
    atomics_a_mask_eq_257 & atomics_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_264 =
    atomics_a_mask_acc_257 | atomics_a_mask_size_14 & atomics_a_mask_eq_264;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_265 = atomics_a_mask_eq_257 & atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_265 =
    atomics_a_mask_acc_257 | atomics_a_mask_size_14 & atomics_a_mask_eq_265;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_15 = atomics_a_mask_sizeOH_2[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_15 = ~atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_266 =
    atomics_a_mask_eq_258 & atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_266 =
    atomics_a_mask_acc_258 | atomics_a_mask_size_15 & atomics_a_mask_eq_266;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_267 = atomics_a_mask_eq_258 & atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_267 =
    atomics_a_mask_acc_258 | atomics_a_mask_size_15 & atomics_a_mask_eq_267;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_268 =
    atomics_a_mask_eq_259 & atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_268 =
    atomics_a_mask_acc_259 | atomics_a_mask_size_15 & atomics_a_mask_eq_268;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_269 = atomics_a_mask_eq_259 & atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_269 =
    atomics_a_mask_acc_259 | atomics_a_mask_size_15 & atomics_a_mask_eq_269;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_270 =
    atomics_a_mask_eq_260 & atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_270 =
    atomics_a_mask_acc_260 | atomics_a_mask_size_15 & atomics_a_mask_eq_270;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_271 = atomics_a_mask_eq_260 & atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_271 =
    atomics_a_mask_acc_260 | atomics_a_mask_size_15 & atomics_a_mask_eq_271;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_272 =
    atomics_a_mask_eq_261 & atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_272 =
    atomics_a_mask_acc_261 | atomics_a_mask_size_15 & atomics_a_mask_eq_272;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_273 = atomics_a_mask_eq_261 & atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_273 =
    atomics_a_mask_acc_261 | atomics_a_mask_size_15 & atomics_a_mask_eq_273;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_274 =
    atomics_a_mask_eq_262 & atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_274 =
    atomics_a_mask_acc_262 | atomics_a_mask_size_15 & atomics_a_mask_eq_274;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_275 = atomics_a_mask_eq_262 & atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_275 =
    atomics_a_mask_acc_262 | atomics_a_mask_size_15 & atomics_a_mask_eq_275;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_276 =
    atomics_a_mask_eq_263 & atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_276 =
    atomics_a_mask_acc_263 | atomics_a_mask_size_15 & atomics_a_mask_eq_276;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_277 = atomics_a_mask_eq_263 & atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_277 =
    atomics_a_mask_acc_263 | atomics_a_mask_size_15 & atomics_a_mask_eq_277;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_278 =
    atomics_a_mask_eq_264 & atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_278 =
    atomics_a_mask_acc_264 | atomics_a_mask_size_15 & atomics_a_mask_eq_278;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_279 = atomics_a_mask_eq_264 & atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_279 =
    atomics_a_mask_acc_264 | atomics_a_mask_size_15 & atomics_a_mask_eq_279;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_280 =
    atomics_a_mask_eq_265 & atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_280 =
    atomics_a_mask_acc_265 | atomics_a_mask_size_15 & atomics_a_mask_eq_280;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_281 = atomics_a_mask_eq_265 & atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_281 =
    atomics_a_mask_acc_265 | atomics_a_mask_size_15 & atomics_a_mask_eq_281;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_16 = atomics_a_mask_sizeOH_2[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_16 = ~atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_282 =
    atomics_a_mask_eq_266 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_282 =
    atomics_a_mask_acc_266 | atomics_a_mask_size_16 & atomics_a_mask_eq_282;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_283 = atomics_a_mask_eq_266 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_283 =
    atomics_a_mask_acc_266 | atomics_a_mask_size_16 & atomics_a_mask_eq_283;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_284 =
    atomics_a_mask_eq_267 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_284 =
    atomics_a_mask_acc_267 | atomics_a_mask_size_16 & atomics_a_mask_eq_284;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_285 = atomics_a_mask_eq_267 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_285 =
    atomics_a_mask_acc_267 | atomics_a_mask_size_16 & atomics_a_mask_eq_285;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_286 =
    atomics_a_mask_eq_268 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_286 =
    atomics_a_mask_acc_268 | atomics_a_mask_size_16 & atomics_a_mask_eq_286;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_287 = atomics_a_mask_eq_268 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_287 =
    atomics_a_mask_acc_268 | atomics_a_mask_size_16 & atomics_a_mask_eq_287;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_288 =
    atomics_a_mask_eq_269 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_288 =
    atomics_a_mask_acc_269 | atomics_a_mask_size_16 & atomics_a_mask_eq_288;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_289 = atomics_a_mask_eq_269 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_289 =
    atomics_a_mask_acc_269 | atomics_a_mask_size_16 & atomics_a_mask_eq_289;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_290 =
    atomics_a_mask_eq_270 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_290 =
    atomics_a_mask_acc_270 | atomics_a_mask_size_16 & atomics_a_mask_eq_290;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_291 = atomics_a_mask_eq_270 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_291 =
    atomics_a_mask_acc_270 | atomics_a_mask_size_16 & atomics_a_mask_eq_291;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_292 =
    atomics_a_mask_eq_271 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_292 =
    atomics_a_mask_acc_271 | atomics_a_mask_size_16 & atomics_a_mask_eq_292;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_293 = atomics_a_mask_eq_271 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_293 =
    atomics_a_mask_acc_271 | atomics_a_mask_size_16 & atomics_a_mask_eq_293;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_294 =
    atomics_a_mask_eq_272 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_294 =
    atomics_a_mask_acc_272 | atomics_a_mask_size_16 & atomics_a_mask_eq_294;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_295 = atomics_a_mask_eq_272 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_295 =
    atomics_a_mask_acc_272 | atomics_a_mask_size_16 & atomics_a_mask_eq_295;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_296 =
    atomics_a_mask_eq_273 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_296 =
    atomics_a_mask_acc_273 | atomics_a_mask_size_16 & atomics_a_mask_eq_296;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_297 = atomics_a_mask_eq_273 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_297 =
    atomics_a_mask_acc_273 | atomics_a_mask_size_16 & atomics_a_mask_eq_297;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_298 =
    atomics_a_mask_eq_274 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_298 =
    atomics_a_mask_acc_274 | atomics_a_mask_size_16 & atomics_a_mask_eq_298;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_299 = atomics_a_mask_eq_274 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_299 =
    atomics_a_mask_acc_274 | atomics_a_mask_size_16 & atomics_a_mask_eq_299;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_300 =
    atomics_a_mask_eq_275 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_300 =
    atomics_a_mask_acc_275 | atomics_a_mask_size_16 & atomics_a_mask_eq_300;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_301 = atomics_a_mask_eq_275 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_301 =
    atomics_a_mask_acc_275 | atomics_a_mask_size_16 & atomics_a_mask_eq_301;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_302 =
    atomics_a_mask_eq_276 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_302 =
    atomics_a_mask_acc_276 | atomics_a_mask_size_16 & atomics_a_mask_eq_302;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_303 = atomics_a_mask_eq_276 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_303 =
    atomics_a_mask_acc_276 | atomics_a_mask_size_16 & atomics_a_mask_eq_303;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_304 =
    atomics_a_mask_eq_277 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_304 =
    atomics_a_mask_acc_277 | atomics_a_mask_size_16 & atomics_a_mask_eq_304;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_305 = atomics_a_mask_eq_277 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_305 =
    atomics_a_mask_acc_277 | atomics_a_mask_size_16 & atomics_a_mask_eq_305;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_306 =
    atomics_a_mask_eq_278 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_306 =
    atomics_a_mask_acc_278 | atomics_a_mask_size_16 & atomics_a_mask_eq_306;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_307 = atomics_a_mask_eq_278 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_307 =
    atomics_a_mask_acc_278 | atomics_a_mask_size_16 & atomics_a_mask_eq_307;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_308 =
    atomics_a_mask_eq_279 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_308 =
    atomics_a_mask_acc_279 | atomics_a_mask_size_16 & atomics_a_mask_eq_308;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_309 = atomics_a_mask_eq_279 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_309 =
    atomics_a_mask_acc_279 | atomics_a_mask_size_16 & atomics_a_mask_eq_309;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_310 =
    atomics_a_mask_eq_280 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_310 =
    atomics_a_mask_acc_280 | atomics_a_mask_size_16 & atomics_a_mask_eq_310;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_311 = atomics_a_mask_eq_280 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_311 =
    atomics_a_mask_acc_280 | atomics_a_mask_size_16 & atomics_a_mask_eq_311;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_312 =
    atomics_a_mask_eq_281 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_312 =
    atomics_a_mask_acc_281 | atomics_a_mask_size_16 & atomics_a_mask_eq_312;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_313 = atomics_a_mask_eq_281 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_313 =
    atomics_a_mask_acc_281 | atomics_a_mask_size_16 & atomics_a_mask_eq_313;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_17 = atomics_a_mask_sizeOH_2[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_17 = ~atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_314 =
    atomics_a_mask_eq_282 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_314 =
    atomics_a_mask_acc_282 | atomics_a_mask_size_17 & atomics_a_mask_eq_314;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_315 = atomics_a_mask_eq_282 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_315 =
    atomics_a_mask_acc_282 | atomics_a_mask_size_17 & atomics_a_mask_eq_315;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_316 =
    atomics_a_mask_eq_283 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_316 =
    atomics_a_mask_acc_283 | atomics_a_mask_size_17 & atomics_a_mask_eq_316;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_317 = atomics_a_mask_eq_283 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_317 =
    atomics_a_mask_acc_283 | atomics_a_mask_size_17 & atomics_a_mask_eq_317;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_318 =
    atomics_a_mask_eq_284 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_318 =
    atomics_a_mask_acc_284 | atomics_a_mask_size_17 & atomics_a_mask_eq_318;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_319 = atomics_a_mask_eq_284 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_319 =
    atomics_a_mask_acc_284 | atomics_a_mask_size_17 & atomics_a_mask_eq_319;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_320 =
    atomics_a_mask_eq_285 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_320 =
    atomics_a_mask_acc_285 | atomics_a_mask_size_17 & atomics_a_mask_eq_320;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_321 = atomics_a_mask_eq_285 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_321 =
    atomics_a_mask_acc_285 | atomics_a_mask_size_17 & atomics_a_mask_eq_321;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_322 =
    atomics_a_mask_eq_286 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_322 =
    atomics_a_mask_acc_286 | atomics_a_mask_size_17 & atomics_a_mask_eq_322;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_323 = atomics_a_mask_eq_286 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_323 =
    atomics_a_mask_acc_286 | atomics_a_mask_size_17 & atomics_a_mask_eq_323;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_324 =
    atomics_a_mask_eq_287 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_324 =
    atomics_a_mask_acc_287 | atomics_a_mask_size_17 & atomics_a_mask_eq_324;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_325 = atomics_a_mask_eq_287 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_325 =
    atomics_a_mask_acc_287 | atomics_a_mask_size_17 & atomics_a_mask_eq_325;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_326 =
    atomics_a_mask_eq_288 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_326 =
    atomics_a_mask_acc_288 | atomics_a_mask_size_17 & atomics_a_mask_eq_326;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_327 = atomics_a_mask_eq_288 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_327 =
    atomics_a_mask_acc_288 | atomics_a_mask_size_17 & atomics_a_mask_eq_327;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_328 =
    atomics_a_mask_eq_289 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_328 =
    atomics_a_mask_acc_289 | atomics_a_mask_size_17 & atomics_a_mask_eq_328;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_329 = atomics_a_mask_eq_289 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_329 =
    atomics_a_mask_acc_289 | atomics_a_mask_size_17 & atomics_a_mask_eq_329;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_330 =
    atomics_a_mask_eq_290 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_330 =
    atomics_a_mask_acc_290 | atomics_a_mask_size_17 & atomics_a_mask_eq_330;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_331 = atomics_a_mask_eq_290 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_331 =
    atomics_a_mask_acc_290 | atomics_a_mask_size_17 & atomics_a_mask_eq_331;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_332 =
    atomics_a_mask_eq_291 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_332 =
    atomics_a_mask_acc_291 | atomics_a_mask_size_17 & atomics_a_mask_eq_332;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_333 = atomics_a_mask_eq_291 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_333 =
    atomics_a_mask_acc_291 | atomics_a_mask_size_17 & atomics_a_mask_eq_333;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_334 =
    atomics_a_mask_eq_292 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_334 =
    atomics_a_mask_acc_292 | atomics_a_mask_size_17 & atomics_a_mask_eq_334;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_335 = atomics_a_mask_eq_292 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_335 =
    atomics_a_mask_acc_292 | atomics_a_mask_size_17 & atomics_a_mask_eq_335;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_336 =
    atomics_a_mask_eq_293 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_336 =
    atomics_a_mask_acc_293 | atomics_a_mask_size_17 & atomics_a_mask_eq_336;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_337 = atomics_a_mask_eq_293 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_337 =
    atomics_a_mask_acc_293 | atomics_a_mask_size_17 & atomics_a_mask_eq_337;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_338 =
    atomics_a_mask_eq_294 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_338 =
    atomics_a_mask_acc_294 | atomics_a_mask_size_17 & atomics_a_mask_eq_338;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_339 = atomics_a_mask_eq_294 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_339 =
    atomics_a_mask_acc_294 | atomics_a_mask_size_17 & atomics_a_mask_eq_339;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_340 =
    atomics_a_mask_eq_295 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_340 =
    atomics_a_mask_acc_295 | atomics_a_mask_size_17 & atomics_a_mask_eq_340;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_341 = atomics_a_mask_eq_295 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_341 =
    atomics_a_mask_acc_295 | atomics_a_mask_size_17 & atomics_a_mask_eq_341;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_342 =
    atomics_a_mask_eq_296 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_342 =
    atomics_a_mask_acc_296 | atomics_a_mask_size_17 & atomics_a_mask_eq_342;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_343 = atomics_a_mask_eq_296 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_343 =
    atomics_a_mask_acc_296 | atomics_a_mask_size_17 & atomics_a_mask_eq_343;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_344 =
    atomics_a_mask_eq_297 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_344 =
    atomics_a_mask_acc_297 | atomics_a_mask_size_17 & atomics_a_mask_eq_344;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_345 = atomics_a_mask_eq_297 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_345 =
    atomics_a_mask_acc_297 | atomics_a_mask_size_17 & atomics_a_mask_eq_345;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_346 =
    atomics_a_mask_eq_298 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_346 =
    atomics_a_mask_acc_298 | atomics_a_mask_size_17 & atomics_a_mask_eq_346;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_347 = atomics_a_mask_eq_298 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_347 =
    atomics_a_mask_acc_298 | atomics_a_mask_size_17 & atomics_a_mask_eq_347;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_348 =
    atomics_a_mask_eq_299 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_348 =
    atomics_a_mask_acc_299 | atomics_a_mask_size_17 & atomics_a_mask_eq_348;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_349 = atomics_a_mask_eq_299 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_349 =
    atomics_a_mask_acc_299 | atomics_a_mask_size_17 & atomics_a_mask_eq_349;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_350 =
    atomics_a_mask_eq_300 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_350 =
    atomics_a_mask_acc_300 | atomics_a_mask_size_17 & atomics_a_mask_eq_350;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_351 = atomics_a_mask_eq_300 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_351 =
    atomics_a_mask_acc_300 | atomics_a_mask_size_17 & atomics_a_mask_eq_351;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_352 =
    atomics_a_mask_eq_301 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_352 =
    atomics_a_mask_acc_301 | atomics_a_mask_size_17 & atomics_a_mask_eq_352;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_353 = atomics_a_mask_eq_301 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_353 =
    atomics_a_mask_acc_301 | atomics_a_mask_size_17 & atomics_a_mask_eq_353;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_354 =
    atomics_a_mask_eq_302 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_354 =
    atomics_a_mask_acc_302 | atomics_a_mask_size_17 & atomics_a_mask_eq_354;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_355 = atomics_a_mask_eq_302 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_355 =
    atomics_a_mask_acc_302 | atomics_a_mask_size_17 & atomics_a_mask_eq_355;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_356 =
    atomics_a_mask_eq_303 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_356 =
    atomics_a_mask_acc_303 | atomics_a_mask_size_17 & atomics_a_mask_eq_356;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_357 = atomics_a_mask_eq_303 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_357 =
    atomics_a_mask_acc_303 | atomics_a_mask_size_17 & atomics_a_mask_eq_357;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_358 =
    atomics_a_mask_eq_304 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_358 =
    atomics_a_mask_acc_304 | atomics_a_mask_size_17 & atomics_a_mask_eq_358;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_359 = atomics_a_mask_eq_304 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_359 =
    atomics_a_mask_acc_304 | atomics_a_mask_size_17 & atomics_a_mask_eq_359;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_360 =
    atomics_a_mask_eq_305 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_360 =
    atomics_a_mask_acc_305 | atomics_a_mask_size_17 & atomics_a_mask_eq_360;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_361 = atomics_a_mask_eq_305 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_361 =
    atomics_a_mask_acc_305 | atomics_a_mask_size_17 & atomics_a_mask_eq_361;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_362 =
    atomics_a_mask_eq_306 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_362 =
    atomics_a_mask_acc_306 | atomics_a_mask_size_17 & atomics_a_mask_eq_362;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_363 = atomics_a_mask_eq_306 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_363 =
    atomics_a_mask_acc_306 | atomics_a_mask_size_17 & atomics_a_mask_eq_363;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_364 =
    atomics_a_mask_eq_307 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_364 =
    atomics_a_mask_acc_307 | atomics_a_mask_size_17 & atomics_a_mask_eq_364;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_365 = atomics_a_mask_eq_307 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_365 =
    atomics_a_mask_acc_307 | atomics_a_mask_size_17 & atomics_a_mask_eq_365;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_366 =
    atomics_a_mask_eq_308 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_366 =
    atomics_a_mask_acc_308 | atomics_a_mask_size_17 & atomics_a_mask_eq_366;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_367 = atomics_a_mask_eq_308 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_367 =
    atomics_a_mask_acc_308 | atomics_a_mask_size_17 & atomics_a_mask_eq_367;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_368 =
    atomics_a_mask_eq_309 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_368 =
    atomics_a_mask_acc_309 | atomics_a_mask_size_17 & atomics_a_mask_eq_368;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_369 = atomics_a_mask_eq_309 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_369 =
    atomics_a_mask_acc_309 | atomics_a_mask_size_17 & atomics_a_mask_eq_369;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_370 =
    atomics_a_mask_eq_310 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_370 =
    atomics_a_mask_acc_310 | atomics_a_mask_size_17 & atomics_a_mask_eq_370;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_371 = atomics_a_mask_eq_310 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_371 =
    atomics_a_mask_acc_310 | atomics_a_mask_size_17 & atomics_a_mask_eq_371;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_372 =
    atomics_a_mask_eq_311 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_372 =
    atomics_a_mask_acc_311 | atomics_a_mask_size_17 & atomics_a_mask_eq_372;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_373 = atomics_a_mask_eq_311 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_373 =
    atomics_a_mask_acc_311 | atomics_a_mask_size_17 & atomics_a_mask_eq_373;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_374 =
    atomics_a_mask_eq_312 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_374 =
    atomics_a_mask_acc_312 | atomics_a_mask_size_17 & atomics_a_mask_eq_374;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_375 = atomics_a_mask_eq_312 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_375 =
    atomics_a_mask_acc_312 | atomics_a_mask_size_17 & atomics_a_mask_eq_375;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_376 =
    atomics_a_mask_eq_313 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_376 =
    atomics_a_mask_acc_313 | atomics_a_mask_size_17 & atomics_a_mask_eq_376;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_377 = atomics_a_mask_eq_313 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_377 =
    atomics_a_mask_acc_313 | atomics_a_mask_size_17 & atomics_a_mask_eq_377;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo_2 =
    {atomics_a_mask_acc_315, atomics_a_mask_acc_314};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi_2 =
    {atomics_a_mask_acc_317, atomics_a_mask_acc_316};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo_2 =
    {atomics_a_mask_lo_lo_lo_lo_hi_2, atomics_a_mask_lo_lo_lo_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo_2 =
    {atomics_a_mask_acc_319, atomics_a_mask_acc_318};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi_2 =
    {atomics_a_mask_acc_321, atomics_a_mask_acc_320};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi_2 =
    {atomics_a_mask_lo_lo_lo_hi_hi_2, atomics_a_mask_lo_lo_lo_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo_2 =
    {atomics_a_mask_lo_lo_lo_hi_2, atomics_a_mask_lo_lo_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo_2 =
    {atomics_a_mask_acc_323, atomics_a_mask_acc_322};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi_2 =
    {atomics_a_mask_acc_325, atomics_a_mask_acc_324};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo_2 =
    {atomics_a_mask_lo_lo_hi_lo_hi_2, atomics_a_mask_lo_lo_hi_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo_2 =
    {atomics_a_mask_acc_327, atomics_a_mask_acc_326};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi_2 =
    {atomics_a_mask_acc_329, atomics_a_mask_acc_328};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi_2 =
    {atomics_a_mask_lo_lo_hi_hi_hi_2, atomics_a_mask_lo_lo_hi_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi_2 =
    {atomics_a_mask_lo_lo_hi_hi_2, atomics_a_mask_lo_lo_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo_2 =
    {atomics_a_mask_lo_lo_hi_2, atomics_a_mask_lo_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo_2 =
    {atomics_a_mask_acc_331, atomics_a_mask_acc_330};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi_2 =
    {atomics_a_mask_acc_333, atomics_a_mask_acc_332};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo_2 =
    {atomics_a_mask_lo_hi_lo_lo_hi_2, atomics_a_mask_lo_hi_lo_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo_2 =
    {atomics_a_mask_acc_335, atomics_a_mask_acc_334};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi_2 =
    {atomics_a_mask_acc_337, atomics_a_mask_acc_336};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi_2 =
    {atomics_a_mask_lo_hi_lo_hi_hi_2, atomics_a_mask_lo_hi_lo_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo_2 =
    {atomics_a_mask_lo_hi_lo_hi_2, atomics_a_mask_lo_hi_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo_2 =
    {atomics_a_mask_acc_339, atomics_a_mask_acc_338};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi_2 =
    {atomics_a_mask_acc_341, atomics_a_mask_acc_340};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo_2 =
    {atomics_a_mask_lo_hi_hi_lo_hi_2, atomics_a_mask_lo_hi_hi_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo_2 =
    {atomics_a_mask_acc_343, atomics_a_mask_acc_342};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi_2 =
    {atomics_a_mask_acc_345, atomics_a_mask_acc_344};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi_2 =
    {atomics_a_mask_lo_hi_hi_hi_hi_2, atomics_a_mask_lo_hi_hi_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi_2 =
    {atomics_a_mask_lo_hi_hi_hi_2, atomics_a_mask_lo_hi_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi_2 =
    {atomics_a_mask_lo_hi_hi_2, atomics_a_mask_lo_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo_2 =
    {atomics_a_mask_lo_hi_2, atomics_a_mask_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo_2 =
    {atomics_a_mask_acc_347, atomics_a_mask_acc_346};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi_2 =
    {atomics_a_mask_acc_349, atomics_a_mask_acc_348};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo_2 =
    {atomics_a_mask_hi_lo_lo_lo_hi_2, atomics_a_mask_hi_lo_lo_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo_2 =
    {atomics_a_mask_acc_351, atomics_a_mask_acc_350};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi_2 =
    {atomics_a_mask_acc_353, atomics_a_mask_acc_352};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi_2 =
    {atomics_a_mask_hi_lo_lo_hi_hi_2, atomics_a_mask_hi_lo_lo_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo_2 =
    {atomics_a_mask_hi_lo_lo_hi_2, atomics_a_mask_hi_lo_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo_2 =
    {atomics_a_mask_acc_355, atomics_a_mask_acc_354};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi_2 =
    {atomics_a_mask_acc_357, atomics_a_mask_acc_356};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo_2 =
    {atomics_a_mask_hi_lo_hi_lo_hi_2, atomics_a_mask_hi_lo_hi_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo_2 =
    {atomics_a_mask_acc_359, atomics_a_mask_acc_358};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi_2 =
    {atomics_a_mask_acc_361, atomics_a_mask_acc_360};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi_2 =
    {atomics_a_mask_hi_lo_hi_hi_hi_2, atomics_a_mask_hi_lo_hi_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi_2 =
    {atomics_a_mask_hi_lo_hi_hi_2, atomics_a_mask_hi_lo_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo_2 =
    {atomics_a_mask_hi_lo_hi_2, atomics_a_mask_hi_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo_2 =
    {atomics_a_mask_acc_363, atomics_a_mask_acc_362};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi_2 =
    {atomics_a_mask_acc_365, atomics_a_mask_acc_364};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo_2 =
    {atomics_a_mask_hi_hi_lo_lo_hi_2, atomics_a_mask_hi_hi_lo_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo_2 =
    {atomics_a_mask_acc_367, atomics_a_mask_acc_366};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi_2 =
    {atomics_a_mask_acc_369, atomics_a_mask_acc_368};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi_2 =
    {atomics_a_mask_hi_hi_lo_hi_hi_2, atomics_a_mask_hi_hi_lo_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo_2 =
    {atomics_a_mask_hi_hi_lo_hi_2, atomics_a_mask_hi_hi_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo_2 =
    {atomics_a_mask_acc_371, atomics_a_mask_acc_370};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi_2 =
    {atomics_a_mask_acc_373, atomics_a_mask_acc_372};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo_2 =
    {atomics_a_mask_hi_hi_hi_lo_hi_2, atomics_a_mask_hi_hi_hi_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo_2 =
    {atomics_a_mask_acc_375, atomics_a_mask_acc_374};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi_2 =
    {atomics_a_mask_acc_377, atomics_a_mask_acc_376};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi_2 =
    {atomics_a_mask_hi_hi_hi_hi_hi_2, atomics_a_mask_hi_hi_hi_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi_2 =
    {atomics_a_mask_hi_hi_hi_hi_2, atomics_a_mask_hi_hi_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi_2 =
    {atomics_a_mask_hi_hi_hi_2, atomics_a_mask_hi_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi_2 =
    {atomics_a_mask_hi_hi_2, atomics_a_mask_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_2_mask = {atomics_a_mask_hi_2, atomics_a_mask_lo_2};	// src/main/scala/tilelink/Edges.scala:524:17, src/main/scala/util/Misc.scala:222:10
  wire              atomics_legal_3 =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_10 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount_3;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH_3 = {_atomics_a_mask_sizeOH_T_10[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size_18 = atomics_a_mask_sizeOH_3[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_379 = atomics_a_mask_bit_18;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit_18 = ~atomics_a_mask_bit_18;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_378 = atomics_a_mask_nbit_18;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_378 =
    atomics_a_mask_size_18 & atomics_a_mask_eq_378;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_379 =
    atomics_a_mask_size_18 & atomics_a_mask_eq_379;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_19 = atomics_a_mask_sizeOH_3[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_19 = ~atomics_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_380 =
    atomics_a_mask_eq_378 & atomics_a_mask_nbit_19;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_380 =
    atomics_a_mask_acc_378 | atomics_a_mask_size_19 & atomics_a_mask_eq_380;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_381 = atomics_a_mask_eq_378 & atomics_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_381 =
    atomics_a_mask_acc_378 | atomics_a_mask_size_19 & atomics_a_mask_eq_381;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_382 =
    atomics_a_mask_eq_379 & atomics_a_mask_nbit_19;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_382 =
    atomics_a_mask_acc_379 | atomics_a_mask_size_19 & atomics_a_mask_eq_382;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_383 = atomics_a_mask_eq_379 & atomics_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_383 =
    atomics_a_mask_acc_379 | atomics_a_mask_size_19 & atomics_a_mask_eq_383;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_20 = atomics_a_mask_sizeOH_3[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_20 = ~atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_384 =
    atomics_a_mask_eq_380 & atomics_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_384 =
    atomics_a_mask_acc_380 | atomics_a_mask_size_20 & atomics_a_mask_eq_384;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_385 = atomics_a_mask_eq_380 & atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_385 =
    atomics_a_mask_acc_380 | atomics_a_mask_size_20 & atomics_a_mask_eq_385;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_386 =
    atomics_a_mask_eq_381 & atomics_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_386 =
    atomics_a_mask_acc_381 | atomics_a_mask_size_20 & atomics_a_mask_eq_386;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_387 = atomics_a_mask_eq_381 & atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_387 =
    atomics_a_mask_acc_381 | atomics_a_mask_size_20 & atomics_a_mask_eq_387;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_388 =
    atomics_a_mask_eq_382 & atomics_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_388 =
    atomics_a_mask_acc_382 | atomics_a_mask_size_20 & atomics_a_mask_eq_388;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_389 = atomics_a_mask_eq_382 & atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_389 =
    atomics_a_mask_acc_382 | atomics_a_mask_size_20 & atomics_a_mask_eq_389;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_390 =
    atomics_a_mask_eq_383 & atomics_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_390 =
    atomics_a_mask_acc_383 | atomics_a_mask_size_20 & atomics_a_mask_eq_390;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_391 = atomics_a_mask_eq_383 & atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_391 =
    atomics_a_mask_acc_383 | atomics_a_mask_size_20 & atomics_a_mask_eq_391;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_21 = atomics_a_mask_sizeOH_3[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_21 = ~atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_392 =
    atomics_a_mask_eq_384 & atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_392 =
    atomics_a_mask_acc_384 | atomics_a_mask_size_21 & atomics_a_mask_eq_392;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_393 = atomics_a_mask_eq_384 & atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_393 =
    atomics_a_mask_acc_384 | atomics_a_mask_size_21 & atomics_a_mask_eq_393;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_394 =
    atomics_a_mask_eq_385 & atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_394 =
    atomics_a_mask_acc_385 | atomics_a_mask_size_21 & atomics_a_mask_eq_394;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_395 = atomics_a_mask_eq_385 & atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_395 =
    atomics_a_mask_acc_385 | atomics_a_mask_size_21 & atomics_a_mask_eq_395;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_396 =
    atomics_a_mask_eq_386 & atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_396 =
    atomics_a_mask_acc_386 | atomics_a_mask_size_21 & atomics_a_mask_eq_396;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_397 = atomics_a_mask_eq_386 & atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_397 =
    atomics_a_mask_acc_386 | atomics_a_mask_size_21 & atomics_a_mask_eq_397;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_398 =
    atomics_a_mask_eq_387 & atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_398 =
    atomics_a_mask_acc_387 | atomics_a_mask_size_21 & atomics_a_mask_eq_398;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_399 = atomics_a_mask_eq_387 & atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_399 =
    atomics_a_mask_acc_387 | atomics_a_mask_size_21 & atomics_a_mask_eq_399;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_400 =
    atomics_a_mask_eq_388 & atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_400 =
    atomics_a_mask_acc_388 | atomics_a_mask_size_21 & atomics_a_mask_eq_400;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_401 = atomics_a_mask_eq_388 & atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_401 =
    atomics_a_mask_acc_388 | atomics_a_mask_size_21 & atomics_a_mask_eq_401;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_402 =
    atomics_a_mask_eq_389 & atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_402 =
    atomics_a_mask_acc_389 | atomics_a_mask_size_21 & atomics_a_mask_eq_402;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_403 = atomics_a_mask_eq_389 & atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_403 =
    atomics_a_mask_acc_389 | atomics_a_mask_size_21 & atomics_a_mask_eq_403;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_404 =
    atomics_a_mask_eq_390 & atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_404 =
    atomics_a_mask_acc_390 | atomics_a_mask_size_21 & atomics_a_mask_eq_404;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_405 = atomics_a_mask_eq_390 & atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_405 =
    atomics_a_mask_acc_390 | atomics_a_mask_size_21 & atomics_a_mask_eq_405;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_406 =
    atomics_a_mask_eq_391 & atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_406 =
    atomics_a_mask_acc_391 | atomics_a_mask_size_21 & atomics_a_mask_eq_406;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_407 = atomics_a_mask_eq_391 & atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_407 =
    atomics_a_mask_acc_391 | atomics_a_mask_size_21 & atomics_a_mask_eq_407;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_22 = atomics_a_mask_sizeOH_3[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_22 = ~atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_408 =
    atomics_a_mask_eq_392 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_408 =
    atomics_a_mask_acc_392 | atomics_a_mask_size_22 & atomics_a_mask_eq_408;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_409 = atomics_a_mask_eq_392 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_409 =
    atomics_a_mask_acc_392 | atomics_a_mask_size_22 & atomics_a_mask_eq_409;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_410 =
    atomics_a_mask_eq_393 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_410 =
    atomics_a_mask_acc_393 | atomics_a_mask_size_22 & atomics_a_mask_eq_410;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_411 = atomics_a_mask_eq_393 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_411 =
    atomics_a_mask_acc_393 | atomics_a_mask_size_22 & atomics_a_mask_eq_411;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_412 =
    atomics_a_mask_eq_394 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_412 =
    atomics_a_mask_acc_394 | atomics_a_mask_size_22 & atomics_a_mask_eq_412;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_413 = atomics_a_mask_eq_394 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_413 =
    atomics_a_mask_acc_394 | atomics_a_mask_size_22 & atomics_a_mask_eq_413;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_414 =
    atomics_a_mask_eq_395 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_414 =
    atomics_a_mask_acc_395 | atomics_a_mask_size_22 & atomics_a_mask_eq_414;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_415 = atomics_a_mask_eq_395 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_415 =
    atomics_a_mask_acc_395 | atomics_a_mask_size_22 & atomics_a_mask_eq_415;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_416 =
    atomics_a_mask_eq_396 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_416 =
    atomics_a_mask_acc_396 | atomics_a_mask_size_22 & atomics_a_mask_eq_416;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_417 = atomics_a_mask_eq_396 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_417 =
    atomics_a_mask_acc_396 | atomics_a_mask_size_22 & atomics_a_mask_eq_417;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_418 =
    atomics_a_mask_eq_397 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_418 =
    atomics_a_mask_acc_397 | atomics_a_mask_size_22 & atomics_a_mask_eq_418;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_419 = atomics_a_mask_eq_397 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_419 =
    atomics_a_mask_acc_397 | atomics_a_mask_size_22 & atomics_a_mask_eq_419;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_420 =
    atomics_a_mask_eq_398 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_420 =
    atomics_a_mask_acc_398 | atomics_a_mask_size_22 & atomics_a_mask_eq_420;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_421 = atomics_a_mask_eq_398 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_421 =
    atomics_a_mask_acc_398 | atomics_a_mask_size_22 & atomics_a_mask_eq_421;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_422 =
    atomics_a_mask_eq_399 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_422 =
    atomics_a_mask_acc_399 | atomics_a_mask_size_22 & atomics_a_mask_eq_422;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_423 = atomics_a_mask_eq_399 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_423 =
    atomics_a_mask_acc_399 | atomics_a_mask_size_22 & atomics_a_mask_eq_423;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_424 =
    atomics_a_mask_eq_400 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_424 =
    atomics_a_mask_acc_400 | atomics_a_mask_size_22 & atomics_a_mask_eq_424;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_425 = atomics_a_mask_eq_400 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_425 =
    atomics_a_mask_acc_400 | atomics_a_mask_size_22 & atomics_a_mask_eq_425;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_426 =
    atomics_a_mask_eq_401 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_426 =
    atomics_a_mask_acc_401 | atomics_a_mask_size_22 & atomics_a_mask_eq_426;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_427 = atomics_a_mask_eq_401 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_427 =
    atomics_a_mask_acc_401 | atomics_a_mask_size_22 & atomics_a_mask_eq_427;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_428 =
    atomics_a_mask_eq_402 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_428 =
    atomics_a_mask_acc_402 | atomics_a_mask_size_22 & atomics_a_mask_eq_428;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_429 = atomics_a_mask_eq_402 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_429 =
    atomics_a_mask_acc_402 | atomics_a_mask_size_22 & atomics_a_mask_eq_429;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_430 =
    atomics_a_mask_eq_403 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_430 =
    atomics_a_mask_acc_403 | atomics_a_mask_size_22 & atomics_a_mask_eq_430;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_431 = atomics_a_mask_eq_403 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_431 =
    atomics_a_mask_acc_403 | atomics_a_mask_size_22 & atomics_a_mask_eq_431;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_432 =
    atomics_a_mask_eq_404 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_432 =
    atomics_a_mask_acc_404 | atomics_a_mask_size_22 & atomics_a_mask_eq_432;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_433 = atomics_a_mask_eq_404 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_433 =
    atomics_a_mask_acc_404 | atomics_a_mask_size_22 & atomics_a_mask_eq_433;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_434 =
    atomics_a_mask_eq_405 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_434 =
    atomics_a_mask_acc_405 | atomics_a_mask_size_22 & atomics_a_mask_eq_434;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_435 = atomics_a_mask_eq_405 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_435 =
    atomics_a_mask_acc_405 | atomics_a_mask_size_22 & atomics_a_mask_eq_435;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_436 =
    atomics_a_mask_eq_406 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_436 =
    atomics_a_mask_acc_406 | atomics_a_mask_size_22 & atomics_a_mask_eq_436;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_437 = atomics_a_mask_eq_406 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_437 =
    atomics_a_mask_acc_406 | atomics_a_mask_size_22 & atomics_a_mask_eq_437;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_438 =
    atomics_a_mask_eq_407 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_438 =
    atomics_a_mask_acc_407 | atomics_a_mask_size_22 & atomics_a_mask_eq_438;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_439 = atomics_a_mask_eq_407 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_439 =
    atomics_a_mask_acc_407 | atomics_a_mask_size_22 & atomics_a_mask_eq_439;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_23 = atomics_a_mask_sizeOH_3[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_23 = ~atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_440 =
    atomics_a_mask_eq_408 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_440 =
    atomics_a_mask_acc_408 | atomics_a_mask_size_23 & atomics_a_mask_eq_440;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_441 = atomics_a_mask_eq_408 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_441 =
    atomics_a_mask_acc_408 | atomics_a_mask_size_23 & atomics_a_mask_eq_441;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_442 =
    atomics_a_mask_eq_409 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_442 =
    atomics_a_mask_acc_409 | atomics_a_mask_size_23 & atomics_a_mask_eq_442;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_443 = atomics_a_mask_eq_409 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_443 =
    atomics_a_mask_acc_409 | atomics_a_mask_size_23 & atomics_a_mask_eq_443;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_444 =
    atomics_a_mask_eq_410 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_444 =
    atomics_a_mask_acc_410 | atomics_a_mask_size_23 & atomics_a_mask_eq_444;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_445 = atomics_a_mask_eq_410 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_445 =
    atomics_a_mask_acc_410 | atomics_a_mask_size_23 & atomics_a_mask_eq_445;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_446 =
    atomics_a_mask_eq_411 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_446 =
    atomics_a_mask_acc_411 | atomics_a_mask_size_23 & atomics_a_mask_eq_446;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_447 = atomics_a_mask_eq_411 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_447 =
    atomics_a_mask_acc_411 | atomics_a_mask_size_23 & atomics_a_mask_eq_447;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_448 =
    atomics_a_mask_eq_412 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_448 =
    atomics_a_mask_acc_412 | atomics_a_mask_size_23 & atomics_a_mask_eq_448;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_449 = atomics_a_mask_eq_412 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_449 =
    atomics_a_mask_acc_412 | atomics_a_mask_size_23 & atomics_a_mask_eq_449;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_450 =
    atomics_a_mask_eq_413 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_450 =
    atomics_a_mask_acc_413 | atomics_a_mask_size_23 & atomics_a_mask_eq_450;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_451 = atomics_a_mask_eq_413 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_451 =
    atomics_a_mask_acc_413 | atomics_a_mask_size_23 & atomics_a_mask_eq_451;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_452 =
    atomics_a_mask_eq_414 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_452 =
    atomics_a_mask_acc_414 | atomics_a_mask_size_23 & atomics_a_mask_eq_452;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_453 = atomics_a_mask_eq_414 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_453 =
    atomics_a_mask_acc_414 | atomics_a_mask_size_23 & atomics_a_mask_eq_453;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_454 =
    atomics_a_mask_eq_415 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_454 =
    atomics_a_mask_acc_415 | atomics_a_mask_size_23 & atomics_a_mask_eq_454;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_455 = atomics_a_mask_eq_415 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_455 =
    atomics_a_mask_acc_415 | atomics_a_mask_size_23 & atomics_a_mask_eq_455;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_456 =
    atomics_a_mask_eq_416 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_456 =
    atomics_a_mask_acc_416 | atomics_a_mask_size_23 & atomics_a_mask_eq_456;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_457 = atomics_a_mask_eq_416 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_457 =
    atomics_a_mask_acc_416 | atomics_a_mask_size_23 & atomics_a_mask_eq_457;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_458 =
    atomics_a_mask_eq_417 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_458 =
    atomics_a_mask_acc_417 | atomics_a_mask_size_23 & atomics_a_mask_eq_458;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_459 = atomics_a_mask_eq_417 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_459 =
    atomics_a_mask_acc_417 | atomics_a_mask_size_23 & atomics_a_mask_eq_459;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_460 =
    atomics_a_mask_eq_418 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_460 =
    atomics_a_mask_acc_418 | atomics_a_mask_size_23 & atomics_a_mask_eq_460;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_461 = atomics_a_mask_eq_418 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_461 =
    atomics_a_mask_acc_418 | atomics_a_mask_size_23 & atomics_a_mask_eq_461;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_462 =
    atomics_a_mask_eq_419 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_462 =
    atomics_a_mask_acc_419 | atomics_a_mask_size_23 & atomics_a_mask_eq_462;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_463 = atomics_a_mask_eq_419 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_463 =
    atomics_a_mask_acc_419 | atomics_a_mask_size_23 & atomics_a_mask_eq_463;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_464 =
    atomics_a_mask_eq_420 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_464 =
    atomics_a_mask_acc_420 | atomics_a_mask_size_23 & atomics_a_mask_eq_464;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_465 = atomics_a_mask_eq_420 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_465 =
    atomics_a_mask_acc_420 | atomics_a_mask_size_23 & atomics_a_mask_eq_465;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_466 =
    atomics_a_mask_eq_421 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_466 =
    atomics_a_mask_acc_421 | atomics_a_mask_size_23 & atomics_a_mask_eq_466;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_467 = atomics_a_mask_eq_421 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_467 =
    atomics_a_mask_acc_421 | atomics_a_mask_size_23 & atomics_a_mask_eq_467;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_468 =
    atomics_a_mask_eq_422 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_468 =
    atomics_a_mask_acc_422 | atomics_a_mask_size_23 & atomics_a_mask_eq_468;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_469 = atomics_a_mask_eq_422 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_469 =
    atomics_a_mask_acc_422 | atomics_a_mask_size_23 & atomics_a_mask_eq_469;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_470 =
    atomics_a_mask_eq_423 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_470 =
    atomics_a_mask_acc_423 | atomics_a_mask_size_23 & atomics_a_mask_eq_470;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_471 = atomics_a_mask_eq_423 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_471 =
    atomics_a_mask_acc_423 | atomics_a_mask_size_23 & atomics_a_mask_eq_471;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_472 =
    atomics_a_mask_eq_424 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_472 =
    atomics_a_mask_acc_424 | atomics_a_mask_size_23 & atomics_a_mask_eq_472;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_473 = atomics_a_mask_eq_424 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_473 =
    atomics_a_mask_acc_424 | atomics_a_mask_size_23 & atomics_a_mask_eq_473;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_474 =
    atomics_a_mask_eq_425 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_474 =
    atomics_a_mask_acc_425 | atomics_a_mask_size_23 & atomics_a_mask_eq_474;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_475 = atomics_a_mask_eq_425 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_475 =
    atomics_a_mask_acc_425 | atomics_a_mask_size_23 & atomics_a_mask_eq_475;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_476 =
    atomics_a_mask_eq_426 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_476 =
    atomics_a_mask_acc_426 | atomics_a_mask_size_23 & atomics_a_mask_eq_476;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_477 = atomics_a_mask_eq_426 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_477 =
    atomics_a_mask_acc_426 | atomics_a_mask_size_23 & atomics_a_mask_eq_477;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_478 =
    atomics_a_mask_eq_427 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_478 =
    atomics_a_mask_acc_427 | atomics_a_mask_size_23 & atomics_a_mask_eq_478;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_479 = atomics_a_mask_eq_427 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_479 =
    atomics_a_mask_acc_427 | atomics_a_mask_size_23 & atomics_a_mask_eq_479;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_480 =
    atomics_a_mask_eq_428 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_480 =
    atomics_a_mask_acc_428 | atomics_a_mask_size_23 & atomics_a_mask_eq_480;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_481 = atomics_a_mask_eq_428 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_481 =
    atomics_a_mask_acc_428 | atomics_a_mask_size_23 & atomics_a_mask_eq_481;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_482 =
    atomics_a_mask_eq_429 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_482 =
    atomics_a_mask_acc_429 | atomics_a_mask_size_23 & atomics_a_mask_eq_482;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_483 = atomics_a_mask_eq_429 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_483 =
    atomics_a_mask_acc_429 | atomics_a_mask_size_23 & atomics_a_mask_eq_483;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_484 =
    atomics_a_mask_eq_430 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_484 =
    atomics_a_mask_acc_430 | atomics_a_mask_size_23 & atomics_a_mask_eq_484;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_485 = atomics_a_mask_eq_430 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_485 =
    atomics_a_mask_acc_430 | atomics_a_mask_size_23 & atomics_a_mask_eq_485;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_486 =
    atomics_a_mask_eq_431 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_486 =
    atomics_a_mask_acc_431 | atomics_a_mask_size_23 & atomics_a_mask_eq_486;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_487 = atomics_a_mask_eq_431 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_487 =
    atomics_a_mask_acc_431 | atomics_a_mask_size_23 & atomics_a_mask_eq_487;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_488 =
    atomics_a_mask_eq_432 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_488 =
    atomics_a_mask_acc_432 | atomics_a_mask_size_23 & atomics_a_mask_eq_488;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_489 = atomics_a_mask_eq_432 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_489 =
    atomics_a_mask_acc_432 | atomics_a_mask_size_23 & atomics_a_mask_eq_489;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_490 =
    atomics_a_mask_eq_433 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_490 =
    atomics_a_mask_acc_433 | atomics_a_mask_size_23 & atomics_a_mask_eq_490;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_491 = atomics_a_mask_eq_433 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_491 =
    atomics_a_mask_acc_433 | atomics_a_mask_size_23 & atomics_a_mask_eq_491;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_492 =
    atomics_a_mask_eq_434 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_492 =
    atomics_a_mask_acc_434 | atomics_a_mask_size_23 & atomics_a_mask_eq_492;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_493 = atomics_a_mask_eq_434 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_493 =
    atomics_a_mask_acc_434 | atomics_a_mask_size_23 & atomics_a_mask_eq_493;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_494 =
    atomics_a_mask_eq_435 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_494 =
    atomics_a_mask_acc_435 | atomics_a_mask_size_23 & atomics_a_mask_eq_494;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_495 = atomics_a_mask_eq_435 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_495 =
    atomics_a_mask_acc_435 | atomics_a_mask_size_23 & atomics_a_mask_eq_495;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_496 =
    atomics_a_mask_eq_436 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_496 =
    atomics_a_mask_acc_436 | atomics_a_mask_size_23 & atomics_a_mask_eq_496;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_497 = atomics_a_mask_eq_436 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_497 =
    atomics_a_mask_acc_436 | atomics_a_mask_size_23 & atomics_a_mask_eq_497;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_498 =
    atomics_a_mask_eq_437 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_498 =
    atomics_a_mask_acc_437 | atomics_a_mask_size_23 & atomics_a_mask_eq_498;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_499 = atomics_a_mask_eq_437 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_499 =
    atomics_a_mask_acc_437 | atomics_a_mask_size_23 & atomics_a_mask_eq_499;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_500 =
    atomics_a_mask_eq_438 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_500 =
    atomics_a_mask_acc_438 | atomics_a_mask_size_23 & atomics_a_mask_eq_500;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_501 = atomics_a_mask_eq_438 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_501 =
    atomics_a_mask_acc_438 | atomics_a_mask_size_23 & atomics_a_mask_eq_501;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_502 =
    atomics_a_mask_eq_439 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_502 =
    atomics_a_mask_acc_439 | atomics_a_mask_size_23 & atomics_a_mask_eq_502;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_503 = atomics_a_mask_eq_439 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_503 =
    atomics_a_mask_acc_439 | atomics_a_mask_size_23 & atomics_a_mask_eq_503;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo_3 =
    {atomics_a_mask_acc_441, atomics_a_mask_acc_440};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi_3 =
    {atomics_a_mask_acc_443, atomics_a_mask_acc_442};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo_3 =
    {atomics_a_mask_lo_lo_lo_lo_hi_3, atomics_a_mask_lo_lo_lo_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo_3 =
    {atomics_a_mask_acc_445, atomics_a_mask_acc_444};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi_3 =
    {atomics_a_mask_acc_447, atomics_a_mask_acc_446};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi_3 =
    {atomics_a_mask_lo_lo_lo_hi_hi_3, atomics_a_mask_lo_lo_lo_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo_3 =
    {atomics_a_mask_lo_lo_lo_hi_3, atomics_a_mask_lo_lo_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo_3 =
    {atomics_a_mask_acc_449, atomics_a_mask_acc_448};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi_3 =
    {atomics_a_mask_acc_451, atomics_a_mask_acc_450};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo_3 =
    {atomics_a_mask_lo_lo_hi_lo_hi_3, atomics_a_mask_lo_lo_hi_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo_3 =
    {atomics_a_mask_acc_453, atomics_a_mask_acc_452};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi_3 =
    {atomics_a_mask_acc_455, atomics_a_mask_acc_454};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi_3 =
    {atomics_a_mask_lo_lo_hi_hi_hi_3, atomics_a_mask_lo_lo_hi_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi_3 =
    {atomics_a_mask_lo_lo_hi_hi_3, atomics_a_mask_lo_lo_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo_3 =
    {atomics_a_mask_lo_lo_hi_3, atomics_a_mask_lo_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo_3 =
    {atomics_a_mask_acc_457, atomics_a_mask_acc_456};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi_3 =
    {atomics_a_mask_acc_459, atomics_a_mask_acc_458};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo_3 =
    {atomics_a_mask_lo_hi_lo_lo_hi_3, atomics_a_mask_lo_hi_lo_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo_3 =
    {atomics_a_mask_acc_461, atomics_a_mask_acc_460};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi_3 =
    {atomics_a_mask_acc_463, atomics_a_mask_acc_462};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi_3 =
    {atomics_a_mask_lo_hi_lo_hi_hi_3, atomics_a_mask_lo_hi_lo_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo_3 =
    {atomics_a_mask_lo_hi_lo_hi_3, atomics_a_mask_lo_hi_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo_3 =
    {atomics_a_mask_acc_465, atomics_a_mask_acc_464};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi_3 =
    {atomics_a_mask_acc_467, atomics_a_mask_acc_466};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo_3 =
    {atomics_a_mask_lo_hi_hi_lo_hi_3, atomics_a_mask_lo_hi_hi_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo_3 =
    {atomics_a_mask_acc_469, atomics_a_mask_acc_468};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi_3 =
    {atomics_a_mask_acc_471, atomics_a_mask_acc_470};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi_3 =
    {atomics_a_mask_lo_hi_hi_hi_hi_3, atomics_a_mask_lo_hi_hi_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi_3 =
    {atomics_a_mask_lo_hi_hi_hi_3, atomics_a_mask_lo_hi_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi_3 =
    {atomics_a_mask_lo_hi_hi_3, atomics_a_mask_lo_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo_3 =
    {atomics_a_mask_lo_hi_3, atomics_a_mask_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo_3 =
    {atomics_a_mask_acc_473, atomics_a_mask_acc_472};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi_3 =
    {atomics_a_mask_acc_475, atomics_a_mask_acc_474};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo_3 =
    {atomics_a_mask_hi_lo_lo_lo_hi_3, atomics_a_mask_hi_lo_lo_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo_3 =
    {atomics_a_mask_acc_477, atomics_a_mask_acc_476};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi_3 =
    {atomics_a_mask_acc_479, atomics_a_mask_acc_478};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi_3 =
    {atomics_a_mask_hi_lo_lo_hi_hi_3, atomics_a_mask_hi_lo_lo_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo_3 =
    {atomics_a_mask_hi_lo_lo_hi_3, atomics_a_mask_hi_lo_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo_3 =
    {atomics_a_mask_acc_481, atomics_a_mask_acc_480};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi_3 =
    {atomics_a_mask_acc_483, atomics_a_mask_acc_482};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo_3 =
    {atomics_a_mask_hi_lo_hi_lo_hi_3, atomics_a_mask_hi_lo_hi_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo_3 =
    {atomics_a_mask_acc_485, atomics_a_mask_acc_484};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi_3 =
    {atomics_a_mask_acc_487, atomics_a_mask_acc_486};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi_3 =
    {atomics_a_mask_hi_lo_hi_hi_hi_3, atomics_a_mask_hi_lo_hi_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi_3 =
    {atomics_a_mask_hi_lo_hi_hi_3, atomics_a_mask_hi_lo_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo_3 =
    {atomics_a_mask_hi_lo_hi_3, atomics_a_mask_hi_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo_3 =
    {atomics_a_mask_acc_489, atomics_a_mask_acc_488};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi_3 =
    {atomics_a_mask_acc_491, atomics_a_mask_acc_490};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo_3 =
    {atomics_a_mask_hi_hi_lo_lo_hi_3, atomics_a_mask_hi_hi_lo_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo_3 =
    {atomics_a_mask_acc_493, atomics_a_mask_acc_492};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi_3 =
    {atomics_a_mask_acc_495, atomics_a_mask_acc_494};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi_3 =
    {atomics_a_mask_hi_hi_lo_hi_hi_3, atomics_a_mask_hi_hi_lo_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo_3 =
    {atomics_a_mask_hi_hi_lo_hi_3, atomics_a_mask_hi_hi_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo_3 =
    {atomics_a_mask_acc_497, atomics_a_mask_acc_496};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi_3 =
    {atomics_a_mask_acc_499, atomics_a_mask_acc_498};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo_3 =
    {atomics_a_mask_hi_hi_hi_lo_hi_3, atomics_a_mask_hi_hi_hi_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo_3 =
    {atomics_a_mask_acc_501, atomics_a_mask_acc_500};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi_3 =
    {atomics_a_mask_acc_503, atomics_a_mask_acc_502};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi_3 =
    {atomics_a_mask_hi_hi_hi_hi_hi_3, atomics_a_mask_hi_hi_hi_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi_3 =
    {atomics_a_mask_hi_hi_hi_hi_3, atomics_a_mask_hi_hi_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi_3 =
    {atomics_a_mask_hi_hi_hi_3, atomics_a_mask_hi_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi_3 =
    {atomics_a_mask_hi_hi_3, atomics_a_mask_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_3_mask = {atomics_a_mask_hi_3, atomics_a_mask_lo_3};	// src/main/scala/tilelink/Edges.scala:524:17, src/main/scala/util/Misc.scala:222:10
  wire              atomics_legal_4 =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_13 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount_4;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH_4 = {_atomics_a_mask_sizeOH_T_13[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size_24 = atomics_a_mask_sizeOH_4[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_505 = atomics_a_mask_bit_24;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit_24 = ~atomics_a_mask_bit_24;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_504 = atomics_a_mask_nbit_24;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_504 =
    atomics_a_mask_size_24 & atomics_a_mask_eq_504;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_505 =
    atomics_a_mask_size_24 & atomics_a_mask_eq_505;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_25 = atomics_a_mask_sizeOH_4[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_25 = ~atomics_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_506 =
    atomics_a_mask_eq_504 & atomics_a_mask_nbit_25;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_506 =
    atomics_a_mask_acc_504 | atomics_a_mask_size_25 & atomics_a_mask_eq_506;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_507 = atomics_a_mask_eq_504 & atomics_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_507 =
    atomics_a_mask_acc_504 | atomics_a_mask_size_25 & atomics_a_mask_eq_507;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_508 =
    atomics_a_mask_eq_505 & atomics_a_mask_nbit_25;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_508 =
    atomics_a_mask_acc_505 | atomics_a_mask_size_25 & atomics_a_mask_eq_508;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_509 = atomics_a_mask_eq_505 & atomics_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_509 =
    atomics_a_mask_acc_505 | atomics_a_mask_size_25 & atomics_a_mask_eq_509;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_26 = atomics_a_mask_sizeOH_4[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_26 = ~atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_510 =
    atomics_a_mask_eq_506 & atomics_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_510 =
    atomics_a_mask_acc_506 | atomics_a_mask_size_26 & atomics_a_mask_eq_510;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_511 = atomics_a_mask_eq_506 & atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_511 =
    atomics_a_mask_acc_506 | atomics_a_mask_size_26 & atomics_a_mask_eq_511;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_512 =
    atomics_a_mask_eq_507 & atomics_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_512 =
    atomics_a_mask_acc_507 | atomics_a_mask_size_26 & atomics_a_mask_eq_512;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_513 = atomics_a_mask_eq_507 & atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_513 =
    atomics_a_mask_acc_507 | atomics_a_mask_size_26 & atomics_a_mask_eq_513;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_514 =
    atomics_a_mask_eq_508 & atomics_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_514 =
    atomics_a_mask_acc_508 | atomics_a_mask_size_26 & atomics_a_mask_eq_514;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_515 = atomics_a_mask_eq_508 & atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_515 =
    atomics_a_mask_acc_508 | atomics_a_mask_size_26 & atomics_a_mask_eq_515;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_516 =
    atomics_a_mask_eq_509 & atomics_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_516 =
    atomics_a_mask_acc_509 | atomics_a_mask_size_26 & atomics_a_mask_eq_516;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_517 = atomics_a_mask_eq_509 & atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_517 =
    atomics_a_mask_acc_509 | atomics_a_mask_size_26 & atomics_a_mask_eq_517;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_27 = atomics_a_mask_sizeOH_4[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_27 = ~atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_518 =
    atomics_a_mask_eq_510 & atomics_a_mask_nbit_27;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_518 =
    atomics_a_mask_acc_510 | atomics_a_mask_size_27 & atomics_a_mask_eq_518;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_519 = atomics_a_mask_eq_510 & atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_519 =
    atomics_a_mask_acc_510 | atomics_a_mask_size_27 & atomics_a_mask_eq_519;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_520 =
    atomics_a_mask_eq_511 & atomics_a_mask_nbit_27;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_520 =
    atomics_a_mask_acc_511 | atomics_a_mask_size_27 & atomics_a_mask_eq_520;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_521 = atomics_a_mask_eq_511 & atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_521 =
    atomics_a_mask_acc_511 | atomics_a_mask_size_27 & atomics_a_mask_eq_521;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_522 =
    atomics_a_mask_eq_512 & atomics_a_mask_nbit_27;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_522 =
    atomics_a_mask_acc_512 | atomics_a_mask_size_27 & atomics_a_mask_eq_522;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_523 = atomics_a_mask_eq_512 & atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_523 =
    atomics_a_mask_acc_512 | atomics_a_mask_size_27 & atomics_a_mask_eq_523;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_524 =
    atomics_a_mask_eq_513 & atomics_a_mask_nbit_27;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_524 =
    atomics_a_mask_acc_513 | atomics_a_mask_size_27 & atomics_a_mask_eq_524;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_525 = atomics_a_mask_eq_513 & atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_525 =
    atomics_a_mask_acc_513 | atomics_a_mask_size_27 & atomics_a_mask_eq_525;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_526 =
    atomics_a_mask_eq_514 & atomics_a_mask_nbit_27;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_526 =
    atomics_a_mask_acc_514 | atomics_a_mask_size_27 & atomics_a_mask_eq_526;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_527 = atomics_a_mask_eq_514 & atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_527 =
    atomics_a_mask_acc_514 | atomics_a_mask_size_27 & atomics_a_mask_eq_527;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_528 =
    atomics_a_mask_eq_515 & atomics_a_mask_nbit_27;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_528 =
    atomics_a_mask_acc_515 | atomics_a_mask_size_27 & atomics_a_mask_eq_528;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_529 = atomics_a_mask_eq_515 & atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_529 =
    atomics_a_mask_acc_515 | atomics_a_mask_size_27 & atomics_a_mask_eq_529;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_530 =
    atomics_a_mask_eq_516 & atomics_a_mask_nbit_27;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_530 =
    atomics_a_mask_acc_516 | atomics_a_mask_size_27 & atomics_a_mask_eq_530;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_531 = atomics_a_mask_eq_516 & atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_531 =
    atomics_a_mask_acc_516 | atomics_a_mask_size_27 & atomics_a_mask_eq_531;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_532 =
    atomics_a_mask_eq_517 & atomics_a_mask_nbit_27;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_532 =
    atomics_a_mask_acc_517 | atomics_a_mask_size_27 & atomics_a_mask_eq_532;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_533 = atomics_a_mask_eq_517 & atomics_a_mask_bit_27;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_533 =
    atomics_a_mask_acc_517 | atomics_a_mask_size_27 & atomics_a_mask_eq_533;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_28 = atomics_a_mask_sizeOH_4[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_28 = ~atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_534 =
    atomics_a_mask_eq_518 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_534 =
    atomics_a_mask_acc_518 | atomics_a_mask_size_28 & atomics_a_mask_eq_534;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_535 = atomics_a_mask_eq_518 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_535 =
    atomics_a_mask_acc_518 | atomics_a_mask_size_28 & atomics_a_mask_eq_535;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_536 =
    atomics_a_mask_eq_519 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_536 =
    atomics_a_mask_acc_519 | atomics_a_mask_size_28 & atomics_a_mask_eq_536;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_537 = atomics_a_mask_eq_519 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_537 =
    atomics_a_mask_acc_519 | atomics_a_mask_size_28 & atomics_a_mask_eq_537;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_538 =
    atomics_a_mask_eq_520 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_538 =
    atomics_a_mask_acc_520 | atomics_a_mask_size_28 & atomics_a_mask_eq_538;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_539 = atomics_a_mask_eq_520 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_539 =
    atomics_a_mask_acc_520 | atomics_a_mask_size_28 & atomics_a_mask_eq_539;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_540 =
    atomics_a_mask_eq_521 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_540 =
    atomics_a_mask_acc_521 | atomics_a_mask_size_28 & atomics_a_mask_eq_540;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_541 = atomics_a_mask_eq_521 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_541 =
    atomics_a_mask_acc_521 | atomics_a_mask_size_28 & atomics_a_mask_eq_541;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_542 =
    atomics_a_mask_eq_522 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_542 =
    atomics_a_mask_acc_522 | atomics_a_mask_size_28 & atomics_a_mask_eq_542;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_543 = atomics_a_mask_eq_522 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_543 =
    atomics_a_mask_acc_522 | atomics_a_mask_size_28 & atomics_a_mask_eq_543;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_544 =
    atomics_a_mask_eq_523 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_544 =
    atomics_a_mask_acc_523 | atomics_a_mask_size_28 & atomics_a_mask_eq_544;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_545 = atomics_a_mask_eq_523 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_545 =
    atomics_a_mask_acc_523 | atomics_a_mask_size_28 & atomics_a_mask_eq_545;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_546 =
    atomics_a_mask_eq_524 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_546 =
    atomics_a_mask_acc_524 | atomics_a_mask_size_28 & atomics_a_mask_eq_546;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_547 = atomics_a_mask_eq_524 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_547 =
    atomics_a_mask_acc_524 | atomics_a_mask_size_28 & atomics_a_mask_eq_547;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_548 =
    atomics_a_mask_eq_525 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_548 =
    atomics_a_mask_acc_525 | atomics_a_mask_size_28 & atomics_a_mask_eq_548;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_549 = atomics_a_mask_eq_525 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_549 =
    atomics_a_mask_acc_525 | atomics_a_mask_size_28 & atomics_a_mask_eq_549;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_550 =
    atomics_a_mask_eq_526 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_550 =
    atomics_a_mask_acc_526 | atomics_a_mask_size_28 & atomics_a_mask_eq_550;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_551 = atomics_a_mask_eq_526 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_551 =
    atomics_a_mask_acc_526 | atomics_a_mask_size_28 & atomics_a_mask_eq_551;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_552 =
    atomics_a_mask_eq_527 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_552 =
    atomics_a_mask_acc_527 | atomics_a_mask_size_28 & atomics_a_mask_eq_552;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_553 = atomics_a_mask_eq_527 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_553 =
    atomics_a_mask_acc_527 | atomics_a_mask_size_28 & atomics_a_mask_eq_553;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_554 =
    atomics_a_mask_eq_528 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_554 =
    atomics_a_mask_acc_528 | atomics_a_mask_size_28 & atomics_a_mask_eq_554;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_555 = atomics_a_mask_eq_528 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_555 =
    atomics_a_mask_acc_528 | atomics_a_mask_size_28 & atomics_a_mask_eq_555;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_556 =
    atomics_a_mask_eq_529 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_556 =
    atomics_a_mask_acc_529 | atomics_a_mask_size_28 & atomics_a_mask_eq_556;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_557 = atomics_a_mask_eq_529 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_557 =
    atomics_a_mask_acc_529 | atomics_a_mask_size_28 & atomics_a_mask_eq_557;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_558 =
    atomics_a_mask_eq_530 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_558 =
    atomics_a_mask_acc_530 | atomics_a_mask_size_28 & atomics_a_mask_eq_558;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_559 = atomics_a_mask_eq_530 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_559 =
    atomics_a_mask_acc_530 | atomics_a_mask_size_28 & atomics_a_mask_eq_559;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_560 =
    atomics_a_mask_eq_531 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_560 =
    atomics_a_mask_acc_531 | atomics_a_mask_size_28 & atomics_a_mask_eq_560;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_561 = atomics_a_mask_eq_531 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_561 =
    atomics_a_mask_acc_531 | atomics_a_mask_size_28 & atomics_a_mask_eq_561;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_562 =
    atomics_a_mask_eq_532 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_562 =
    atomics_a_mask_acc_532 | atomics_a_mask_size_28 & atomics_a_mask_eq_562;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_563 = atomics_a_mask_eq_532 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_563 =
    atomics_a_mask_acc_532 | atomics_a_mask_size_28 & atomics_a_mask_eq_563;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_564 =
    atomics_a_mask_eq_533 & atomics_a_mask_nbit_28;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_564 =
    atomics_a_mask_acc_533 | atomics_a_mask_size_28 & atomics_a_mask_eq_564;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_565 = atomics_a_mask_eq_533 & atomics_a_mask_bit_28;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_565 =
    atomics_a_mask_acc_533 | atomics_a_mask_size_28 & atomics_a_mask_eq_565;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_29 = atomics_a_mask_sizeOH_4[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_29 = ~atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_566 =
    atomics_a_mask_eq_534 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_566 =
    atomics_a_mask_acc_534 | atomics_a_mask_size_29 & atomics_a_mask_eq_566;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_567 = atomics_a_mask_eq_534 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_567 =
    atomics_a_mask_acc_534 | atomics_a_mask_size_29 & atomics_a_mask_eq_567;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_568 =
    atomics_a_mask_eq_535 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_568 =
    atomics_a_mask_acc_535 | atomics_a_mask_size_29 & atomics_a_mask_eq_568;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_569 = atomics_a_mask_eq_535 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_569 =
    atomics_a_mask_acc_535 | atomics_a_mask_size_29 & atomics_a_mask_eq_569;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_570 =
    atomics_a_mask_eq_536 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_570 =
    atomics_a_mask_acc_536 | atomics_a_mask_size_29 & atomics_a_mask_eq_570;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_571 = atomics_a_mask_eq_536 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_571 =
    atomics_a_mask_acc_536 | atomics_a_mask_size_29 & atomics_a_mask_eq_571;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_572 =
    atomics_a_mask_eq_537 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_572 =
    atomics_a_mask_acc_537 | atomics_a_mask_size_29 & atomics_a_mask_eq_572;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_573 = atomics_a_mask_eq_537 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_573 =
    atomics_a_mask_acc_537 | atomics_a_mask_size_29 & atomics_a_mask_eq_573;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_574 =
    atomics_a_mask_eq_538 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_574 =
    atomics_a_mask_acc_538 | atomics_a_mask_size_29 & atomics_a_mask_eq_574;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_575 = atomics_a_mask_eq_538 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_575 =
    atomics_a_mask_acc_538 | atomics_a_mask_size_29 & atomics_a_mask_eq_575;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_576 =
    atomics_a_mask_eq_539 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_576 =
    atomics_a_mask_acc_539 | atomics_a_mask_size_29 & atomics_a_mask_eq_576;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_577 = atomics_a_mask_eq_539 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_577 =
    atomics_a_mask_acc_539 | atomics_a_mask_size_29 & atomics_a_mask_eq_577;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_578 =
    atomics_a_mask_eq_540 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_578 =
    atomics_a_mask_acc_540 | atomics_a_mask_size_29 & atomics_a_mask_eq_578;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_579 = atomics_a_mask_eq_540 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_579 =
    atomics_a_mask_acc_540 | atomics_a_mask_size_29 & atomics_a_mask_eq_579;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_580 =
    atomics_a_mask_eq_541 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_580 =
    atomics_a_mask_acc_541 | atomics_a_mask_size_29 & atomics_a_mask_eq_580;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_581 = atomics_a_mask_eq_541 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_581 =
    atomics_a_mask_acc_541 | atomics_a_mask_size_29 & atomics_a_mask_eq_581;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_582 =
    atomics_a_mask_eq_542 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_582 =
    atomics_a_mask_acc_542 | atomics_a_mask_size_29 & atomics_a_mask_eq_582;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_583 = atomics_a_mask_eq_542 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_583 =
    atomics_a_mask_acc_542 | atomics_a_mask_size_29 & atomics_a_mask_eq_583;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_584 =
    atomics_a_mask_eq_543 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_584 =
    atomics_a_mask_acc_543 | atomics_a_mask_size_29 & atomics_a_mask_eq_584;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_585 = atomics_a_mask_eq_543 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_585 =
    atomics_a_mask_acc_543 | atomics_a_mask_size_29 & atomics_a_mask_eq_585;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_586 =
    atomics_a_mask_eq_544 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_586 =
    atomics_a_mask_acc_544 | atomics_a_mask_size_29 & atomics_a_mask_eq_586;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_587 = atomics_a_mask_eq_544 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_587 =
    atomics_a_mask_acc_544 | atomics_a_mask_size_29 & atomics_a_mask_eq_587;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_588 =
    atomics_a_mask_eq_545 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_588 =
    atomics_a_mask_acc_545 | atomics_a_mask_size_29 & atomics_a_mask_eq_588;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_589 = atomics_a_mask_eq_545 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_589 =
    atomics_a_mask_acc_545 | atomics_a_mask_size_29 & atomics_a_mask_eq_589;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_590 =
    atomics_a_mask_eq_546 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_590 =
    atomics_a_mask_acc_546 | atomics_a_mask_size_29 & atomics_a_mask_eq_590;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_591 = atomics_a_mask_eq_546 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_591 =
    atomics_a_mask_acc_546 | atomics_a_mask_size_29 & atomics_a_mask_eq_591;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_592 =
    atomics_a_mask_eq_547 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_592 =
    atomics_a_mask_acc_547 | atomics_a_mask_size_29 & atomics_a_mask_eq_592;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_593 = atomics_a_mask_eq_547 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_593 =
    atomics_a_mask_acc_547 | atomics_a_mask_size_29 & atomics_a_mask_eq_593;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_594 =
    atomics_a_mask_eq_548 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_594 =
    atomics_a_mask_acc_548 | atomics_a_mask_size_29 & atomics_a_mask_eq_594;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_595 = atomics_a_mask_eq_548 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_595 =
    atomics_a_mask_acc_548 | atomics_a_mask_size_29 & atomics_a_mask_eq_595;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_596 =
    atomics_a_mask_eq_549 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_596 =
    atomics_a_mask_acc_549 | atomics_a_mask_size_29 & atomics_a_mask_eq_596;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_597 = atomics_a_mask_eq_549 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_597 =
    atomics_a_mask_acc_549 | atomics_a_mask_size_29 & atomics_a_mask_eq_597;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_598 =
    atomics_a_mask_eq_550 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_598 =
    atomics_a_mask_acc_550 | atomics_a_mask_size_29 & atomics_a_mask_eq_598;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_599 = atomics_a_mask_eq_550 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_599 =
    atomics_a_mask_acc_550 | atomics_a_mask_size_29 & atomics_a_mask_eq_599;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_600 =
    atomics_a_mask_eq_551 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_600 =
    atomics_a_mask_acc_551 | atomics_a_mask_size_29 & atomics_a_mask_eq_600;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_601 = atomics_a_mask_eq_551 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_601 =
    atomics_a_mask_acc_551 | atomics_a_mask_size_29 & atomics_a_mask_eq_601;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_602 =
    atomics_a_mask_eq_552 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_602 =
    atomics_a_mask_acc_552 | atomics_a_mask_size_29 & atomics_a_mask_eq_602;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_603 = atomics_a_mask_eq_552 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_603 =
    atomics_a_mask_acc_552 | atomics_a_mask_size_29 & atomics_a_mask_eq_603;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_604 =
    atomics_a_mask_eq_553 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_604 =
    atomics_a_mask_acc_553 | atomics_a_mask_size_29 & atomics_a_mask_eq_604;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_605 = atomics_a_mask_eq_553 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_605 =
    atomics_a_mask_acc_553 | atomics_a_mask_size_29 & atomics_a_mask_eq_605;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_606 =
    atomics_a_mask_eq_554 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_606 =
    atomics_a_mask_acc_554 | atomics_a_mask_size_29 & atomics_a_mask_eq_606;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_607 = atomics_a_mask_eq_554 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_607 =
    atomics_a_mask_acc_554 | atomics_a_mask_size_29 & atomics_a_mask_eq_607;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_608 =
    atomics_a_mask_eq_555 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_608 =
    atomics_a_mask_acc_555 | atomics_a_mask_size_29 & atomics_a_mask_eq_608;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_609 = atomics_a_mask_eq_555 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_609 =
    atomics_a_mask_acc_555 | atomics_a_mask_size_29 & atomics_a_mask_eq_609;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_610 =
    atomics_a_mask_eq_556 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_610 =
    atomics_a_mask_acc_556 | atomics_a_mask_size_29 & atomics_a_mask_eq_610;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_611 = atomics_a_mask_eq_556 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_611 =
    atomics_a_mask_acc_556 | atomics_a_mask_size_29 & atomics_a_mask_eq_611;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_612 =
    atomics_a_mask_eq_557 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_612 =
    atomics_a_mask_acc_557 | atomics_a_mask_size_29 & atomics_a_mask_eq_612;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_613 = atomics_a_mask_eq_557 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_613 =
    atomics_a_mask_acc_557 | atomics_a_mask_size_29 & atomics_a_mask_eq_613;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_614 =
    atomics_a_mask_eq_558 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_614 =
    atomics_a_mask_acc_558 | atomics_a_mask_size_29 & atomics_a_mask_eq_614;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_615 = atomics_a_mask_eq_558 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_615 =
    atomics_a_mask_acc_558 | atomics_a_mask_size_29 & atomics_a_mask_eq_615;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_616 =
    atomics_a_mask_eq_559 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_616 =
    atomics_a_mask_acc_559 | atomics_a_mask_size_29 & atomics_a_mask_eq_616;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_617 = atomics_a_mask_eq_559 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_617 =
    atomics_a_mask_acc_559 | atomics_a_mask_size_29 & atomics_a_mask_eq_617;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_618 =
    atomics_a_mask_eq_560 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_618 =
    atomics_a_mask_acc_560 | atomics_a_mask_size_29 & atomics_a_mask_eq_618;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_619 = atomics_a_mask_eq_560 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_619 =
    atomics_a_mask_acc_560 | atomics_a_mask_size_29 & atomics_a_mask_eq_619;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_620 =
    atomics_a_mask_eq_561 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_620 =
    atomics_a_mask_acc_561 | atomics_a_mask_size_29 & atomics_a_mask_eq_620;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_621 = atomics_a_mask_eq_561 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_621 =
    atomics_a_mask_acc_561 | atomics_a_mask_size_29 & atomics_a_mask_eq_621;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_622 =
    atomics_a_mask_eq_562 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_622 =
    atomics_a_mask_acc_562 | atomics_a_mask_size_29 & atomics_a_mask_eq_622;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_623 = atomics_a_mask_eq_562 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_623 =
    atomics_a_mask_acc_562 | atomics_a_mask_size_29 & atomics_a_mask_eq_623;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_624 =
    atomics_a_mask_eq_563 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_624 =
    atomics_a_mask_acc_563 | atomics_a_mask_size_29 & atomics_a_mask_eq_624;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_625 = atomics_a_mask_eq_563 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_625 =
    atomics_a_mask_acc_563 | atomics_a_mask_size_29 & atomics_a_mask_eq_625;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_626 =
    atomics_a_mask_eq_564 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_626 =
    atomics_a_mask_acc_564 | atomics_a_mask_size_29 & atomics_a_mask_eq_626;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_627 = atomics_a_mask_eq_564 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_627 =
    atomics_a_mask_acc_564 | atomics_a_mask_size_29 & atomics_a_mask_eq_627;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_628 =
    atomics_a_mask_eq_565 & atomics_a_mask_nbit_29;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_628 =
    atomics_a_mask_acc_565 | atomics_a_mask_size_29 & atomics_a_mask_eq_628;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_629 = atomics_a_mask_eq_565 & atomics_a_mask_bit_29;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_629 =
    atomics_a_mask_acc_565 | atomics_a_mask_size_29 & atomics_a_mask_eq_629;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo_4 =
    {atomics_a_mask_acc_567, atomics_a_mask_acc_566};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi_4 =
    {atomics_a_mask_acc_569, atomics_a_mask_acc_568};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo_4 =
    {atomics_a_mask_lo_lo_lo_lo_hi_4, atomics_a_mask_lo_lo_lo_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo_4 =
    {atomics_a_mask_acc_571, atomics_a_mask_acc_570};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi_4 =
    {atomics_a_mask_acc_573, atomics_a_mask_acc_572};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi_4 =
    {atomics_a_mask_lo_lo_lo_hi_hi_4, atomics_a_mask_lo_lo_lo_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo_4 =
    {atomics_a_mask_lo_lo_lo_hi_4, atomics_a_mask_lo_lo_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo_4 =
    {atomics_a_mask_acc_575, atomics_a_mask_acc_574};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi_4 =
    {atomics_a_mask_acc_577, atomics_a_mask_acc_576};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo_4 =
    {atomics_a_mask_lo_lo_hi_lo_hi_4, atomics_a_mask_lo_lo_hi_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo_4 =
    {atomics_a_mask_acc_579, atomics_a_mask_acc_578};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi_4 =
    {atomics_a_mask_acc_581, atomics_a_mask_acc_580};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi_4 =
    {atomics_a_mask_lo_lo_hi_hi_hi_4, atomics_a_mask_lo_lo_hi_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi_4 =
    {atomics_a_mask_lo_lo_hi_hi_4, atomics_a_mask_lo_lo_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo_4 =
    {atomics_a_mask_lo_lo_hi_4, atomics_a_mask_lo_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo_4 =
    {atomics_a_mask_acc_583, atomics_a_mask_acc_582};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi_4 =
    {atomics_a_mask_acc_585, atomics_a_mask_acc_584};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo_4 =
    {atomics_a_mask_lo_hi_lo_lo_hi_4, atomics_a_mask_lo_hi_lo_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo_4 =
    {atomics_a_mask_acc_587, atomics_a_mask_acc_586};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi_4 =
    {atomics_a_mask_acc_589, atomics_a_mask_acc_588};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi_4 =
    {atomics_a_mask_lo_hi_lo_hi_hi_4, atomics_a_mask_lo_hi_lo_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo_4 =
    {atomics_a_mask_lo_hi_lo_hi_4, atomics_a_mask_lo_hi_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo_4 =
    {atomics_a_mask_acc_591, atomics_a_mask_acc_590};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi_4 =
    {atomics_a_mask_acc_593, atomics_a_mask_acc_592};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo_4 =
    {atomics_a_mask_lo_hi_hi_lo_hi_4, atomics_a_mask_lo_hi_hi_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo_4 =
    {atomics_a_mask_acc_595, atomics_a_mask_acc_594};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi_4 =
    {atomics_a_mask_acc_597, atomics_a_mask_acc_596};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi_4 =
    {atomics_a_mask_lo_hi_hi_hi_hi_4, atomics_a_mask_lo_hi_hi_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi_4 =
    {atomics_a_mask_lo_hi_hi_hi_4, atomics_a_mask_lo_hi_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi_4 =
    {atomics_a_mask_lo_hi_hi_4, atomics_a_mask_lo_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo_4 =
    {atomics_a_mask_lo_hi_4, atomics_a_mask_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo_4 =
    {atomics_a_mask_acc_599, atomics_a_mask_acc_598};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi_4 =
    {atomics_a_mask_acc_601, atomics_a_mask_acc_600};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo_4 =
    {atomics_a_mask_hi_lo_lo_lo_hi_4, atomics_a_mask_hi_lo_lo_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo_4 =
    {atomics_a_mask_acc_603, atomics_a_mask_acc_602};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi_4 =
    {atomics_a_mask_acc_605, atomics_a_mask_acc_604};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi_4 =
    {atomics_a_mask_hi_lo_lo_hi_hi_4, atomics_a_mask_hi_lo_lo_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo_4 =
    {atomics_a_mask_hi_lo_lo_hi_4, atomics_a_mask_hi_lo_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo_4 =
    {atomics_a_mask_acc_607, atomics_a_mask_acc_606};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi_4 =
    {atomics_a_mask_acc_609, atomics_a_mask_acc_608};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo_4 =
    {atomics_a_mask_hi_lo_hi_lo_hi_4, atomics_a_mask_hi_lo_hi_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo_4 =
    {atomics_a_mask_acc_611, atomics_a_mask_acc_610};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi_4 =
    {atomics_a_mask_acc_613, atomics_a_mask_acc_612};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi_4 =
    {atomics_a_mask_hi_lo_hi_hi_hi_4, atomics_a_mask_hi_lo_hi_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi_4 =
    {atomics_a_mask_hi_lo_hi_hi_4, atomics_a_mask_hi_lo_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo_4 =
    {atomics_a_mask_hi_lo_hi_4, atomics_a_mask_hi_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo_4 =
    {atomics_a_mask_acc_615, atomics_a_mask_acc_614};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi_4 =
    {atomics_a_mask_acc_617, atomics_a_mask_acc_616};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo_4 =
    {atomics_a_mask_hi_hi_lo_lo_hi_4, atomics_a_mask_hi_hi_lo_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo_4 =
    {atomics_a_mask_acc_619, atomics_a_mask_acc_618};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi_4 =
    {atomics_a_mask_acc_621, atomics_a_mask_acc_620};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi_4 =
    {atomics_a_mask_hi_hi_lo_hi_hi_4, atomics_a_mask_hi_hi_lo_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo_4 =
    {atomics_a_mask_hi_hi_lo_hi_4, atomics_a_mask_hi_hi_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo_4 =
    {atomics_a_mask_acc_623, atomics_a_mask_acc_622};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi_4 =
    {atomics_a_mask_acc_625, atomics_a_mask_acc_624};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo_4 =
    {atomics_a_mask_hi_hi_hi_lo_hi_4, atomics_a_mask_hi_hi_hi_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo_4 =
    {atomics_a_mask_acc_627, atomics_a_mask_acc_626};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi_4 =
    {atomics_a_mask_acc_629, atomics_a_mask_acc_628};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi_4 =
    {atomics_a_mask_hi_hi_hi_hi_hi_4, atomics_a_mask_hi_hi_hi_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi_4 =
    {atomics_a_mask_hi_hi_hi_hi_4, atomics_a_mask_hi_hi_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi_4 =
    {atomics_a_mask_hi_hi_hi_4, atomics_a_mask_hi_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi_4 =
    {atomics_a_mask_hi_hi_4, atomics_a_mask_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_4_mask = {atomics_a_mask_hi_4, atomics_a_mask_lo_4};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire              atomics_legal_5 =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_16 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount_5;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH_5 = {_atomics_a_mask_sizeOH_T_16[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size_30 = atomics_a_mask_sizeOH_5[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_631 = atomics_a_mask_bit_30;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit_30 = ~atomics_a_mask_bit_30;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_630 = atomics_a_mask_nbit_30;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_630 =
    atomics_a_mask_size_30 & atomics_a_mask_eq_630;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_631 =
    atomics_a_mask_size_30 & atomics_a_mask_eq_631;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_31 = atomics_a_mask_sizeOH_5[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_31 = ~atomics_a_mask_bit_31;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_632 =
    atomics_a_mask_eq_630 & atomics_a_mask_nbit_31;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_632 =
    atomics_a_mask_acc_630 | atomics_a_mask_size_31 & atomics_a_mask_eq_632;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_633 = atomics_a_mask_eq_630 & atomics_a_mask_bit_31;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_633 =
    atomics_a_mask_acc_630 | atomics_a_mask_size_31 & atomics_a_mask_eq_633;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_634 =
    atomics_a_mask_eq_631 & atomics_a_mask_nbit_31;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_634 =
    atomics_a_mask_acc_631 | atomics_a_mask_size_31 & atomics_a_mask_eq_634;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_635 = atomics_a_mask_eq_631 & atomics_a_mask_bit_31;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_635 =
    atomics_a_mask_acc_631 | atomics_a_mask_size_31 & atomics_a_mask_eq_635;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_32 = atomics_a_mask_sizeOH_5[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_32 = ~atomics_a_mask_bit_32;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_636 =
    atomics_a_mask_eq_632 & atomics_a_mask_nbit_32;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_636 =
    atomics_a_mask_acc_632 | atomics_a_mask_size_32 & atomics_a_mask_eq_636;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_637 = atomics_a_mask_eq_632 & atomics_a_mask_bit_32;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_637 =
    atomics_a_mask_acc_632 | atomics_a_mask_size_32 & atomics_a_mask_eq_637;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_638 =
    atomics_a_mask_eq_633 & atomics_a_mask_nbit_32;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_638 =
    atomics_a_mask_acc_633 | atomics_a_mask_size_32 & atomics_a_mask_eq_638;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_639 = atomics_a_mask_eq_633 & atomics_a_mask_bit_32;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_639 =
    atomics_a_mask_acc_633 | atomics_a_mask_size_32 & atomics_a_mask_eq_639;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_640 =
    atomics_a_mask_eq_634 & atomics_a_mask_nbit_32;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_640 =
    atomics_a_mask_acc_634 | atomics_a_mask_size_32 & atomics_a_mask_eq_640;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_641 = atomics_a_mask_eq_634 & atomics_a_mask_bit_32;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_641 =
    atomics_a_mask_acc_634 | atomics_a_mask_size_32 & atomics_a_mask_eq_641;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_642 =
    atomics_a_mask_eq_635 & atomics_a_mask_nbit_32;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_642 =
    atomics_a_mask_acc_635 | atomics_a_mask_size_32 & atomics_a_mask_eq_642;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_643 = atomics_a_mask_eq_635 & atomics_a_mask_bit_32;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_643 =
    atomics_a_mask_acc_635 | atomics_a_mask_size_32 & atomics_a_mask_eq_643;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_33 = atomics_a_mask_sizeOH_5[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_33 = ~atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_644 =
    atomics_a_mask_eq_636 & atomics_a_mask_nbit_33;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_644 =
    atomics_a_mask_acc_636 | atomics_a_mask_size_33 & atomics_a_mask_eq_644;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_645 = atomics_a_mask_eq_636 & atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_645 =
    atomics_a_mask_acc_636 | atomics_a_mask_size_33 & atomics_a_mask_eq_645;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_646 =
    atomics_a_mask_eq_637 & atomics_a_mask_nbit_33;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_646 =
    atomics_a_mask_acc_637 | atomics_a_mask_size_33 & atomics_a_mask_eq_646;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_647 = atomics_a_mask_eq_637 & atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_647 =
    atomics_a_mask_acc_637 | atomics_a_mask_size_33 & atomics_a_mask_eq_647;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_648 =
    atomics_a_mask_eq_638 & atomics_a_mask_nbit_33;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_648 =
    atomics_a_mask_acc_638 | atomics_a_mask_size_33 & atomics_a_mask_eq_648;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_649 = atomics_a_mask_eq_638 & atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_649 =
    atomics_a_mask_acc_638 | atomics_a_mask_size_33 & atomics_a_mask_eq_649;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_650 =
    atomics_a_mask_eq_639 & atomics_a_mask_nbit_33;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_650 =
    atomics_a_mask_acc_639 | atomics_a_mask_size_33 & atomics_a_mask_eq_650;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_651 = atomics_a_mask_eq_639 & atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_651 =
    atomics_a_mask_acc_639 | atomics_a_mask_size_33 & atomics_a_mask_eq_651;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_652 =
    atomics_a_mask_eq_640 & atomics_a_mask_nbit_33;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_652 =
    atomics_a_mask_acc_640 | atomics_a_mask_size_33 & atomics_a_mask_eq_652;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_653 = atomics_a_mask_eq_640 & atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_653 =
    atomics_a_mask_acc_640 | atomics_a_mask_size_33 & atomics_a_mask_eq_653;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_654 =
    atomics_a_mask_eq_641 & atomics_a_mask_nbit_33;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_654 =
    atomics_a_mask_acc_641 | atomics_a_mask_size_33 & atomics_a_mask_eq_654;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_655 = atomics_a_mask_eq_641 & atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_655 =
    atomics_a_mask_acc_641 | atomics_a_mask_size_33 & atomics_a_mask_eq_655;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_656 =
    atomics_a_mask_eq_642 & atomics_a_mask_nbit_33;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_656 =
    atomics_a_mask_acc_642 | atomics_a_mask_size_33 & atomics_a_mask_eq_656;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_657 = atomics_a_mask_eq_642 & atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_657 =
    atomics_a_mask_acc_642 | atomics_a_mask_size_33 & atomics_a_mask_eq_657;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_658 =
    atomics_a_mask_eq_643 & atomics_a_mask_nbit_33;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_658 =
    atomics_a_mask_acc_643 | atomics_a_mask_size_33 & atomics_a_mask_eq_658;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_659 = atomics_a_mask_eq_643 & atomics_a_mask_bit_33;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_659 =
    atomics_a_mask_acc_643 | atomics_a_mask_size_33 & atomics_a_mask_eq_659;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_34 = atomics_a_mask_sizeOH_5[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_34 = ~atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_660 =
    atomics_a_mask_eq_644 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_660 =
    atomics_a_mask_acc_644 | atomics_a_mask_size_34 & atomics_a_mask_eq_660;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_661 = atomics_a_mask_eq_644 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_661 =
    atomics_a_mask_acc_644 | atomics_a_mask_size_34 & atomics_a_mask_eq_661;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_662 =
    atomics_a_mask_eq_645 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_662 =
    atomics_a_mask_acc_645 | atomics_a_mask_size_34 & atomics_a_mask_eq_662;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_663 = atomics_a_mask_eq_645 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_663 =
    atomics_a_mask_acc_645 | atomics_a_mask_size_34 & atomics_a_mask_eq_663;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_664 =
    atomics_a_mask_eq_646 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_664 =
    atomics_a_mask_acc_646 | atomics_a_mask_size_34 & atomics_a_mask_eq_664;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_665 = atomics_a_mask_eq_646 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_665 =
    atomics_a_mask_acc_646 | atomics_a_mask_size_34 & atomics_a_mask_eq_665;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_666 =
    atomics_a_mask_eq_647 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_666 =
    atomics_a_mask_acc_647 | atomics_a_mask_size_34 & atomics_a_mask_eq_666;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_667 = atomics_a_mask_eq_647 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_667 =
    atomics_a_mask_acc_647 | atomics_a_mask_size_34 & atomics_a_mask_eq_667;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_668 =
    atomics_a_mask_eq_648 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_668 =
    atomics_a_mask_acc_648 | atomics_a_mask_size_34 & atomics_a_mask_eq_668;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_669 = atomics_a_mask_eq_648 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_669 =
    atomics_a_mask_acc_648 | atomics_a_mask_size_34 & atomics_a_mask_eq_669;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_670 =
    atomics_a_mask_eq_649 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_670 =
    atomics_a_mask_acc_649 | atomics_a_mask_size_34 & atomics_a_mask_eq_670;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_671 = atomics_a_mask_eq_649 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_671 =
    atomics_a_mask_acc_649 | atomics_a_mask_size_34 & atomics_a_mask_eq_671;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_672 =
    atomics_a_mask_eq_650 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_672 =
    atomics_a_mask_acc_650 | atomics_a_mask_size_34 & atomics_a_mask_eq_672;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_673 = atomics_a_mask_eq_650 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_673 =
    atomics_a_mask_acc_650 | atomics_a_mask_size_34 & atomics_a_mask_eq_673;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_674 =
    atomics_a_mask_eq_651 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_674 =
    atomics_a_mask_acc_651 | atomics_a_mask_size_34 & atomics_a_mask_eq_674;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_675 = atomics_a_mask_eq_651 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_675 =
    atomics_a_mask_acc_651 | atomics_a_mask_size_34 & atomics_a_mask_eq_675;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_676 =
    atomics_a_mask_eq_652 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_676 =
    atomics_a_mask_acc_652 | atomics_a_mask_size_34 & atomics_a_mask_eq_676;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_677 = atomics_a_mask_eq_652 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_677 =
    atomics_a_mask_acc_652 | atomics_a_mask_size_34 & atomics_a_mask_eq_677;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_678 =
    atomics_a_mask_eq_653 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_678 =
    atomics_a_mask_acc_653 | atomics_a_mask_size_34 & atomics_a_mask_eq_678;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_679 = atomics_a_mask_eq_653 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_679 =
    atomics_a_mask_acc_653 | atomics_a_mask_size_34 & atomics_a_mask_eq_679;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_680 =
    atomics_a_mask_eq_654 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_680 =
    atomics_a_mask_acc_654 | atomics_a_mask_size_34 & atomics_a_mask_eq_680;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_681 = atomics_a_mask_eq_654 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_681 =
    atomics_a_mask_acc_654 | atomics_a_mask_size_34 & atomics_a_mask_eq_681;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_682 =
    atomics_a_mask_eq_655 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_682 =
    atomics_a_mask_acc_655 | atomics_a_mask_size_34 & atomics_a_mask_eq_682;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_683 = atomics_a_mask_eq_655 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_683 =
    atomics_a_mask_acc_655 | atomics_a_mask_size_34 & atomics_a_mask_eq_683;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_684 =
    atomics_a_mask_eq_656 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_684 =
    atomics_a_mask_acc_656 | atomics_a_mask_size_34 & atomics_a_mask_eq_684;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_685 = atomics_a_mask_eq_656 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_685 =
    atomics_a_mask_acc_656 | atomics_a_mask_size_34 & atomics_a_mask_eq_685;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_686 =
    atomics_a_mask_eq_657 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_686 =
    atomics_a_mask_acc_657 | atomics_a_mask_size_34 & atomics_a_mask_eq_686;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_687 = atomics_a_mask_eq_657 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_687 =
    atomics_a_mask_acc_657 | atomics_a_mask_size_34 & atomics_a_mask_eq_687;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_688 =
    atomics_a_mask_eq_658 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_688 =
    atomics_a_mask_acc_658 | atomics_a_mask_size_34 & atomics_a_mask_eq_688;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_689 = atomics_a_mask_eq_658 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_689 =
    atomics_a_mask_acc_658 | atomics_a_mask_size_34 & atomics_a_mask_eq_689;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_690 =
    atomics_a_mask_eq_659 & atomics_a_mask_nbit_34;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_690 =
    atomics_a_mask_acc_659 | atomics_a_mask_size_34 & atomics_a_mask_eq_690;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_691 = atomics_a_mask_eq_659 & atomics_a_mask_bit_34;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_691 =
    atomics_a_mask_acc_659 | atomics_a_mask_size_34 & atomics_a_mask_eq_691;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_35 = atomics_a_mask_sizeOH_5[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_35 = ~atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_692 =
    atomics_a_mask_eq_660 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_692 =
    atomics_a_mask_acc_660 | atomics_a_mask_size_35 & atomics_a_mask_eq_692;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_693 = atomics_a_mask_eq_660 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_693 =
    atomics_a_mask_acc_660 | atomics_a_mask_size_35 & atomics_a_mask_eq_693;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_694 =
    atomics_a_mask_eq_661 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_694 =
    atomics_a_mask_acc_661 | atomics_a_mask_size_35 & atomics_a_mask_eq_694;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_695 = atomics_a_mask_eq_661 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_695 =
    atomics_a_mask_acc_661 | atomics_a_mask_size_35 & atomics_a_mask_eq_695;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_696 =
    atomics_a_mask_eq_662 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_696 =
    atomics_a_mask_acc_662 | atomics_a_mask_size_35 & atomics_a_mask_eq_696;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_697 = atomics_a_mask_eq_662 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_697 =
    atomics_a_mask_acc_662 | atomics_a_mask_size_35 & atomics_a_mask_eq_697;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_698 =
    atomics_a_mask_eq_663 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_698 =
    atomics_a_mask_acc_663 | atomics_a_mask_size_35 & atomics_a_mask_eq_698;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_699 = atomics_a_mask_eq_663 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_699 =
    atomics_a_mask_acc_663 | atomics_a_mask_size_35 & atomics_a_mask_eq_699;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_700 =
    atomics_a_mask_eq_664 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_700 =
    atomics_a_mask_acc_664 | atomics_a_mask_size_35 & atomics_a_mask_eq_700;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_701 = atomics_a_mask_eq_664 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_701 =
    atomics_a_mask_acc_664 | atomics_a_mask_size_35 & atomics_a_mask_eq_701;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_702 =
    atomics_a_mask_eq_665 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_702 =
    atomics_a_mask_acc_665 | atomics_a_mask_size_35 & atomics_a_mask_eq_702;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_703 = atomics_a_mask_eq_665 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_703 =
    atomics_a_mask_acc_665 | atomics_a_mask_size_35 & atomics_a_mask_eq_703;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_704 =
    atomics_a_mask_eq_666 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_704 =
    atomics_a_mask_acc_666 | atomics_a_mask_size_35 & atomics_a_mask_eq_704;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_705 = atomics_a_mask_eq_666 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_705 =
    atomics_a_mask_acc_666 | atomics_a_mask_size_35 & atomics_a_mask_eq_705;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_706 =
    atomics_a_mask_eq_667 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_706 =
    atomics_a_mask_acc_667 | atomics_a_mask_size_35 & atomics_a_mask_eq_706;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_707 = atomics_a_mask_eq_667 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_707 =
    atomics_a_mask_acc_667 | atomics_a_mask_size_35 & atomics_a_mask_eq_707;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_708 =
    atomics_a_mask_eq_668 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_708 =
    atomics_a_mask_acc_668 | atomics_a_mask_size_35 & atomics_a_mask_eq_708;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_709 = atomics_a_mask_eq_668 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_709 =
    atomics_a_mask_acc_668 | atomics_a_mask_size_35 & atomics_a_mask_eq_709;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_710 =
    atomics_a_mask_eq_669 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_710 =
    atomics_a_mask_acc_669 | atomics_a_mask_size_35 & atomics_a_mask_eq_710;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_711 = atomics_a_mask_eq_669 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_711 =
    atomics_a_mask_acc_669 | atomics_a_mask_size_35 & atomics_a_mask_eq_711;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_712 =
    atomics_a_mask_eq_670 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_712 =
    atomics_a_mask_acc_670 | atomics_a_mask_size_35 & atomics_a_mask_eq_712;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_713 = atomics_a_mask_eq_670 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_713 =
    atomics_a_mask_acc_670 | atomics_a_mask_size_35 & atomics_a_mask_eq_713;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_714 =
    atomics_a_mask_eq_671 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_714 =
    atomics_a_mask_acc_671 | atomics_a_mask_size_35 & atomics_a_mask_eq_714;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_715 = atomics_a_mask_eq_671 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_715 =
    atomics_a_mask_acc_671 | atomics_a_mask_size_35 & atomics_a_mask_eq_715;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_716 =
    atomics_a_mask_eq_672 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_716 =
    atomics_a_mask_acc_672 | atomics_a_mask_size_35 & atomics_a_mask_eq_716;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_717 = atomics_a_mask_eq_672 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_717 =
    atomics_a_mask_acc_672 | atomics_a_mask_size_35 & atomics_a_mask_eq_717;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_718 =
    atomics_a_mask_eq_673 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_718 =
    atomics_a_mask_acc_673 | atomics_a_mask_size_35 & atomics_a_mask_eq_718;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_719 = atomics_a_mask_eq_673 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_719 =
    atomics_a_mask_acc_673 | atomics_a_mask_size_35 & atomics_a_mask_eq_719;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_720 =
    atomics_a_mask_eq_674 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_720 =
    atomics_a_mask_acc_674 | atomics_a_mask_size_35 & atomics_a_mask_eq_720;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_721 = atomics_a_mask_eq_674 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_721 =
    atomics_a_mask_acc_674 | atomics_a_mask_size_35 & atomics_a_mask_eq_721;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_722 =
    atomics_a_mask_eq_675 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_722 =
    atomics_a_mask_acc_675 | atomics_a_mask_size_35 & atomics_a_mask_eq_722;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_723 = atomics_a_mask_eq_675 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_723 =
    atomics_a_mask_acc_675 | atomics_a_mask_size_35 & atomics_a_mask_eq_723;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_724 =
    atomics_a_mask_eq_676 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_724 =
    atomics_a_mask_acc_676 | atomics_a_mask_size_35 & atomics_a_mask_eq_724;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_725 = atomics_a_mask_eq_676 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_725 =
    atomics_a_mask_acc_676 | atomics_a_mask_size_35 & atomics_a_mask_eq_725;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_726 =
    atomics_a_mask_eq_677 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_726 =
    atomics_a_mask_acc_677 | atomics_a_mask_size_35 & atomics_a_mask_eq_726;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_727 = atomics_a_mask_eq_677 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_727 =
    atomics_a_mask_acc_677 | atomics_a_mask_size_35 & atomics_a_mask_eq_727;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_728 =
    atomics_a_mask_eq_678 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_728 =
    atomics_a_mask_acc_678 | atomics_a_mask_size_35 & atomics_a_mask_eq_728;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_729 = atomics_a_mask_eq_678 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_729 =
    atomics_a_mask_acc_678 | atomics_a_mask_size_35 & atomics_a_mask_eq_729;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_730 =
    atomics_a_mask_eq_679 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_730 =
    atomics_a_mask_acc_679 | atomics_a_mask_size_35 & atomics_a_mask_eq_730;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_731 = atomics_a_mask_eq_679 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_731 =
    atomics_a_mask_acc_679 | atomics_a_mask_size_35 & atomics_a_mask_eq_731;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_732 =
    atomics_a_mask_eq_680 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_732 =
    atomics_a_mask_acc_680 | atomics_a_mask_size_35 & atomics_a_mask_eq_732;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_733 = atomics_a_mask_eq_680 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_733 =
    atomics_a_mask_acc_680 | atomics_a_mask_size_35 & atomics_a_mask_eq_733;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_734 =
    atomics_a_mask_eq_681 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_734 =
    atomics_a_mask_acc_681 | atomics_a_mask_size_35 & atomics_a_mask_eq_734;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_735 = atomics_a_mask_eq_681 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_735 =
    atomics_a_mask_acc_681 | atomics_a_mask_size_35 & atomics_a_mask_eq_735;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_736 =
    atomics_a_mask_eq_682 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_736 =
    atomics_a_mask_acc_682 | atomics_a_mask_size_35 & atomics_a_mask_eq_736;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_737 = atomics_a_mask_eq_682 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_737 =
    atomics_a_mask_acc_682 | atomics_a_mask_size_35 & atomics_a_mask_eq_737;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_738 =
    atomics_a_mask_eq_683 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_738 =
    atomics_a_mask_acc_683 | atomics_a_mask_size_35 & atomics_a_mask_eq_738;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_739 = atomics_a_mask_eq_683 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_739 =
    atomics_a_mask_acc_683 | atomics_a_mask_size_35 & atomics_a_mask_eq_739;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_740 =
    atomics_a_mask_eq_684 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_740 =
    atomics_a_mask_acc_684 | atomics_a_mask_size_35 & atomics_a_mask_eq_740;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_741 = atomics_a_mask_eq_684 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_741 =
    atomics_a_mask_acc_684 | atomics_a_mask_size_35 & atomics_a_mask_eq_741;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_742 =
    atomics_a_mask_eq_685 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_742 =
    atomics_a_mask_acc_685 | atomics_a_mask_size_35 & atomics_a_mask_eq_742;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_743 = atomics_a_mask_eq_685 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_743 =
    atomics_a_mask_acc_685 | atomics_a_mask_size_35 & atomics_a_mask_eq_743;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_744 =
    atomics_a_mask_eq_686 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_744 =
    atomics_a_mask_acc_686 | atomics_a_mask_size_35 & atomics_a_mask_eq_744;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_745 = atomics_a_mask_eq_686 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_745 =
    atomics_a_mask_acc_686 | atomics_a_mask_size_35 & atomics_a_mask_eq_745;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_746 =
    atomics_a_mask_eq_687 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_746 =
    atomics_a_mask_acc_687 | atomics_a_mask_size_35 & atomics_a_mask_eq_746;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_747 = atomics_a_mask_eq_687 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_747 =
    atomics_a_mask_acc_687 | atomics_a_mask_size_35 & atomics_a_mask_eq_747;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_748 =
    atomics_a_mask_eq_688 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_748 =
    atomics_a_mask_acc_688 | atomics_a_mask_size_35 & atomics_a_mask_eq_748;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_749 = atomics_a_mask_eq_688 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_749 =
    atomics_a_mask_acc_688 | atomics_a_mask_size_35 & atomics_a_mask_eq_749;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_750 =
    atomics_a_mask_eq_689 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_750 =
    atomics_a_mask_acc_689 | atomics_a_mask_size_35 & atomics_a_mask_eq_750;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_751 = atomics_a_mask_eq_689 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_751 =
    atomics_a_mask_acc_689 | atomics_a_mask_size_35 & atomics_a_mask_eq_751;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_752 =
    atomics_a_mask_eq_690 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_752 =
    atomics_a_mask_acc_690 | atomics_a_mask_size_35 & atomics_a_mask_eq_752;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_753 = atomics_a_mask_eq_690 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_753 =
    atomics_a_mask_acc_690 | atomics_a_mask_size_35 & atomics_a_mask_eq_753;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_754 =
    atomics_a_mask_eq_691 & atomics_a_mask_nbit_35;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_754 =
    atomics_a_mask_acc_691 | atomics_a_mask_size_35 & atomics_a_mask_eq_754;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_755 = atomics_a_mask_eq_691 & atomics_a_mask_bit_35;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_755 =
    atomics_a_mask_acc_691 | atomics_a_mask_size_35 & atomics_a_mask_eq_755;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo_5 =
    {atomics_a_mask_acc_693, atomics_a_mask_acc_692};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi_5 =
    {atomics_a_mask_acc_695, atomics_a_mask_acc_694};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo_5 =
    {atomics_a_mask_lo_lo_lo_lo_hi_5, atomics_a_mask_lo_lo_lo_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo_5 =
    {atomics_a_mask_acc_697, atomics_a_mask_acc_696};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi_5 =
    {atomics_a_mask_acc_699, atomics_a_mask_acc_698};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi_5 =
    {atomics_a_mask_lo_lo_lo_hi_hi_5, atomics_a_mask_lo_lo_lo_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo_5 =
    {atomics_a_mask_lo_lo_lo_hi_5, atomics_a_mask_lo_lo_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo_5 =
    {atomics_a_mask_acc_701, atomics_a_mask_acc_700};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi_5 =
    {atomics_a_mask_acc_703, atomics_a_mask_acc_702};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo_5 =
    {atomics_a_mask_lo_lo_hi_lo_hi_5, atomics_a_mask_lo_lo_hi_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo_5 =
    {atomics_a_mask_acc_705, atomics_a_mask_acc_704};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi_5 =
    {atomics_a_mask_acc_707, atomics_a_mask_acc_706};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi_5 =
    {atomics_a_mask_lo_lo_hi_hi_hi_5, atomics_a_mask_lo_lo_hi_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi_5 =
    {atomics_a_mask_lo_lo_hi_hi_5, atomics_a_mask_lo_lo_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo_5 =
    {atomics_a_mask_lo_lo_hi_5, atomics_a_mask_lo_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo_5 =
    {atomics_a_mask_acc_709, atomics_a_mask_acc_708};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi_5 =
    {atomics_a_mask_acc_711, atomics_a_mask_acc_710};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo_5 =
    {atomics_a_mask_lo_hi_lo_lo_hi_5, atomics_a_mask_lo_hi_lo_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo_5 =
    {atomics_a_mask_acc_713, atomics_a_mask_acc_712};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi_5 =
    {atomics_a_mask_acc_715, atomics_a_mask_acc_714};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi_5 =
    {atomics_a_mask_lo_hi_lo_hi_hi_5, atomics_a_mask_lo_hi_lo_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo_5 =
    {atomics_a_mask_lo_hi_lo_hi_5, atomics_a_mask_lo_hi_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo_5 =
    {atomics_a_mask_acc_717, atomics_a_mask_acc_716};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi_5 =
    {atomics_a_mask_acc_719, atomics_a_mask_acc_718};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo_5 =
    {atomics_a_mask_lo_hi_hi_lo_hi_5, atomics_a_mask_lo_hi_hi_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo_5 =
    {atomics_a_mask_acc_721, atomics_a_mask_acc_720};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi_5 =
    {atomics_a_mask_acc_723, atomics_a_mask_acc_722};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi_5 =
    {atomics_a_mask_lo_hi_hi_hi_hi_5, atomics_a_mask_lo_hi_hi_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi_5 =
    {atomics_a_mask_lo_hi_hi_hi_5, atomics_a_mask_lo_hi_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi_5 =
    {atomics_a_mask_lo_hi_hi_5, atomics_a_mask_lo_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo_5 =
    {atomics_a_mask_lo_hi_5, atomics_a_mask_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo_5 =
    {atomics_a_mask_acc_725, atomics_a_mask_acc_724};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi_5 =
    {atomics_a_mask_acc_727, atomics_a_mask_acc_726};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo_5 =
    {atomics_a_mask_hi_lo_lo_lo_hi_5, atomics_a_mask_hi_lo_lo_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo_5 =
    {atomics_a_mask_acc_729, atomics_a_mask_acc_728};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi_5 =
    {atomics_a_mask_acc_731, atomics_a_mask_acc_730};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi_5 =
    {atomics_a_mask_hi_lo_lo_hi_hi_5, atomics_a_mask_hi_lo_lo_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo_5 =
    {atomics_a_mask_hi_lo_lo_hi_5, atomics_a_mask_hi_lo_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo_5 =
    {atomics_a_mask_acc_733, atomics_a_mask_acc_732};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi_5 =
    {atomics_a_mask_acc_735, atomics_a_mask_acc_734};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo_5 =
    {atomics_a_mask_hi_lo_hi_lo_hi_5, atomics_a_mask_hi_lo_hi_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo_5 =
    {atomics_a_mask_acc_737, atomics_a_mask_acc_736};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi_5 =
    {atomics_a_mask_acc_739, atomics_a_mask_acc_738};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi_5 =
    {atomics_a_mask_hi_lo_hi_hi_hi_5, atomics_a_mask_hi_lo_hi_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi_5 =
    {atomics_a_mask_hi_lo_hi_hi_5, atomics_a_mask_hi_lo_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo_5 =
    {atomics_a_mask_hi_lo_hi_5, atomics_a_mask_hi_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo_5 =
    {atomics_a_mask_acc_741, atomics_a_mask_acc_740};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi_5 =
    {atomics_a_mask_acc_743, atomics_a_mask_acc_742};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo_5 =
    {atomics_a_mask_hi_hi_lo_lo_hi_5, atomics_a_mask_hi_hi_lo_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo_5 =
    {atomics_a_mask_acc_745, atomics_a_mask_acc_744};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi_5 =
    {atomics_a_mask_acc_747, atomics_a_mask_acc_746};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi_5 =
    {atomics_a_mask_hi_hi_lo_hi_hi_5, atomics_a_mask_hi_hi_lo_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo_5 =
    {atomics_a_mask_hi_hi_lo_hi_5, atomics_a_mask_hi_hi_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo_5 =
    {atomics_a_mask_acc_749, atomics_a_mask_acc_748};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi_5 =
    {atomics_a_mask_acc_751, atomics_a_mask_acc_750};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo_5 =
    {atomics_a_mask_hi_hi_hi_lo_hi_5, atomics_a_mask_hi_hi_hi_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo_5 =
    {atomics_a_mask_acc_753, atomics_a_mask_acc_752};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi_5 =
    {atomics_a_mask_acc_755, atomics_a_mask_acc_754};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi_5 =
    {atomics_a_mask_hi_hi_hi_hi_hi_5, atomics_a_mask_hi_hi_hi_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi_5 =
    {atomics_a_mask_hi_hi_hi_hi_5, atomics_a_mask_hi_hi_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi_5 =
    {atomics_a_mask_hi_hi_hi_5, atomics_a_mask_hi_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi_5 =
    {atomics_a_mask_hi_hi_5, atomics_a_mask_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_5_mask = {atomics_a_mask_hi_5, atomics_a_mask_lo_5};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire              atomics_legal_6 =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_19 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount_6;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH_6 = {_atomics_a_mask_sizeOH_T_19[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size_36 = atomics_a_mask_sizeOH_6[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_757 = atomics_a_mask_bit_36;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit_36 = ~atomics_a_mask_bit_36;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_756 = atomics_a_mask_nbit_36;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_756 =
    atomics_a_mask_size_36 & atomics_a_mask_eq_756;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_757 =
    atomics_a_mask_size_36 & atomics_a_mask_eq_757;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_37 = atomics_a_mask_sizeOH_6[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_37 = ~atomics_a_mask_bit_37;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_758 =
    atomics_a_mask_eq_756 & atomics_a_mask_nbit_37;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_758 =
    atomics_a_mask_acc_756 | atomics_a_mask_size_37 & atomics_a_mask_eq_758;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_759 = atomics_a_mask_eq_756 & atomics_a_mask_bit_37;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_759 =
    atomics_a_mask_acc_756 | atomics_a_mask_size_37 & atomics_a_mask_eq_759;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_760 =
    atomics_a_mask_eq_757 & atomics_a_mask_nbit_37;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_760 =
    atomics_a_mask_acc_757 | atomics_a_mask_size_37 & atomics_a_mask_eq_760;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_761 = atomics_a_mask_eq_757 & atomics_a_mask_bit_37;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_761 =
    atomics_a_mask_acc_757 | atomics_a_mask_size_37 & atomics_a_mask_eq_761;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_38 = atomics_a_mask_sizeOH_6[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_38 = ~atomics_a_mask_bit_38;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_762 =
    atomics_a_mask_eq_758 & atomics_a_mask_nbit_38;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_762 =
    atomics_a_mask_acc_758 | atomics_a_mask_size_38 & atomics_a_mask_eq_762;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_763 = atomics_a_mask_eq_758 & atomics_a_mask_bit_38;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_763 =
    atomics_a_mask_acc_758 | atomics_a_mask_size_38 & atomics_a_mask_eq_763;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_764 =
    atomics_a_mask_eq_759 & atomics_a_mask_nbit_38;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_764 =
    atomics_a_mask_acc_759 | atomics_a_mask_size_38 & atomics_a_mask_eq_764;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_765 = atomics_a_mask_eq_759 & atomics_a_mask_bit_38;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_765 =
    atomics_a_mask_acc_759 | atomics_a_mask_size_38 & atomics_a_mask_eq_765;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_766 =
    atomics_a_mask_eq_760 & atomics_a_mask_nbit_38;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_766 =
    atomics_a_mask_acc_760 | atomics_a_mask_size_38 & atomics_a_mask_eq_766;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_767 = atomics_a_mask_eq_760 & atomics_a_mask_bit_38;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_767 =
    atomics_a_mask_acc_760 | atomics_a_mask_size_38 & atomics_a_mask_eq_767;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_768 =
    atomics_a_mask_eq_761 & atomics_a_mask_nbit_38;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_768 =
    atomics_a_mask_acc_761 | atomics_a_mask_size_38 & atomics_a_mask_eq_768;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_769 = atomics_a_mask_eq_761 & atomics_a_mask_bit_38;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_769 =
    atomics_a_mask_acc_761 | atomics_a_mask_size_38 & atomics_a_mask_eq_769;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_39 = atomics_a_mask_sizeOH_6[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_39 = ~atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_770 =
    atomics_a_mask_eq_762 & atomics_a_mask_nbit_39;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_770 =
    atomics_a_mask_acc_762 | atomics_a_mask_size_39 & atomics_a_mask_eq_770;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_771 = atomics_a_mask_eq_762 & atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_771 =
    atomics_a_mask_acc_762 | atomics_a_mask_size_39 & atomics_a_mask_eq_771;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_772 =
    atomics_a_mask_eq_763 & atomics_a_mask_nbit_39;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_772 =
    atomics_a_mask_acc_763 | atomics_a_mask_size_39 & atomics_a_mask_eq_772;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_773 = atomics_a_mask_eq_763 & atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_773 =
    atomics_a_mask_acc_763 | atomics_a_mask_size_39 & atomics_a_mask_eq_773;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_774 =
    atomics_a_mask_eq_764 & atomics_a_mask_nbit_39;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_774 =
    atomics_a_mask_acc_764 | atomics_a_mask_size_39 & atomics_a_mask_eq_774;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_775 = atomics_a_mask_eq_764 & atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_775 =
    atomics_a_mask_acc_764 | atomics_a_mask_size_39 & atomics_a_mask_eq_775;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_776 =
    atomics_a_mask_eq_765 & atomics_a_mask_nbit_39;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_776 =
    atomics_a_mask_acc_765 | atomics_a_mask_size_39 & atomics_a_mask_eq_776;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_777 = atomics_a_mask_eq_765 & atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_777 =
    atomics_a_mask_acc_765 | atomics_a_mask_size_39 & atomics_a_mask_eq_777;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_778 =
    atomics_a_mask_eq_766 & atomics_a_mask_nbit_39;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_778 =
    atomics_a_mask_acc_766 | atomics_a_mask_size_39 & atomics_a_mask_eq_778;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_779 = atomics_a_mask_eq_766 & atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_779 =
    atomics_a_mask_acc_766 | atomics_a_mask_size_39 & atomics_a_mask_eq_779;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_780 =
    atomics_a_mask_eq_767 & atomics_a_mask_nbit_39;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_780 =
    atomics_a_mask_acc_767 | atomics_a_mask_size_39 & atomics_a_mask_eq_780;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_781 = atomics_a_mask_eq_767 & atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_781 =
    atomics_a_mask_acc_767 | atomics_a_mask_size_39 & atomics_a_mask_eq_781;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_782 =
    atomics_a_mask_eq_768 & atomics_a_mask_nbit_39;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_782 =
    atomics_a_mask_acc_768 | atomics_a_mask_size_39 & atomics_a_mask_eq_782;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_783 = atomics_a_mask_eq_768 & atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_783 =
    atomics_a_mask_acc_768 | atomics_a_mask_size_39 & atomics_a_mask_eq_783;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_784 =
    atomics_a_mask_eq_769 & atomics_a_mask_nbit_39;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_784 =
    atomics_a_mask_acc_769 | atomics_a_mask_size_39 & atomics_a_mask_eq_784;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_785 = atomics_a_mask_eq_769 & atomics_a_mask_bit_39;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_785 =
    atomics_a_mask_acc_769 | atomics_a_mask_size_39 & atomics_a_mask_eq_785;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_40 = atomics_a_mask_sizeOH_6[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_40 = ~atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_786 =
    atomics_a_mask_eq_770 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_786 =
    atomics_a_mask_acc_770 | atomics_a_mask_size_40 & atomics_a_mask_eq_786;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_787 = atomics_a_mask_eq_770 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_787 =
    atomics_a_mask_acc_770 | atomics_a_mask_size_40 & atomics_a_mask_eq_787;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_788 =
    atomics_a_mask_eq_771 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_788 =
    atomics_a_mask_acc_771 | atomics_a_mask_size_40 & atomics_a_mask_eq_788;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_789 = atomics_a_mask_eq_771 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_789 =
    atomics_a_mask_acc_771 | atomics_a_mask_size_40 & atomics_a_mask_eq_789;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_790 =
    atomics_a_mask_eq_772 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_790 =
    atomics_a_mask_acc_772 | atomics_a_mask_size_40 & atomics_a_mask_eq_790;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_791 = atomics_a_mask_eq_772 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_791 =
    atomics_a_mask_acc_772 | atomics_a_mask_size_40 & atomics_a_mask_eq_791;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_792 =
    atomics_a_mask_eq_773 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_792 =
    atomics_a_mask_acc_773 | atomics_a_mask_size_40 & atomics_a_mask_eq_792;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_793 = atomics_a_mask_eq_773 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_793 =
    atomics_a_mask_acc_773 | atomics_a_mask_size_40 & atomics_a_mask_eq_793;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_794 =
    atomics_a_mask_eq_774 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_794 =
    atomics_a_mask_acc_774 | atomics_a_mask_size_40 & atomics_a_mask_eq_794;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_795 = atomics_a_mask_eq_774 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_795 =
    atomics_a_mask_acc_774 | atomics_a_mask_size_40 & atomics_a_mask_eq_795;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_796 =
    atomics_a_mask_eq_775 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_796 =
    atomics_a_mask_acc_775 | atomics_a_mask_size_40 & atomics_a_mask_eq_796;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_797 = atomics_a_mask_eq_775 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_797 =
    atomics_a_mask_acc_775 | atomics_a_mask_size_40 & atomics_a_mask_eq_797;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_798 =
    atomics_a_mask_eq_776 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_798 =
    atomics_a_mask_acc_776 | atomics_a_mask_size_40 & atomics_a_mask_eq_798;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_799 = atomics_a_mask_eq_776 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_799 =
    atomics_a_mask_acc_776 | atomics_a_mask_size_40 & atomics_a_mask_eq_799;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_800 =
    atomics_a_mask_eq_777 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_800 =
    atomics_a_mask_acc_777 | atomics_a_mask_size_40 & atomics_a_mask_eq_800;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_801 = atomics_a_mask_eq_777 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_801 =
    atomics_a_mask_acc_777 | atomics_a_mask_size_40 & atomics_a_mask_eq_801;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_802 =
    atomics_a_mask_eq_778 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_802 =
    atomics_a_mask_acc_778 | atomics_a_mask_size_40 & atomics_a_mask_eq_802;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_803 = atomics_a_mask_eq_778 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_803 =
    atomics_a_mask_acc_778 | atomics_a_mask_size_40 & atomics_a_mask_eq_803;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_804 =
    atomics_a_mask_eq_779 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_804 =
    atomics_a_mask_acc_779 | atomics_a_mask_size_40 & atomics_a_mask_eq_804;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_805 = atomics_a_mask_eq_779 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_805 =
    atomics_a_mask_acc_779 | atomics_a_mask_size_40 & atomics_a_mask_eq_805;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_806 =
    atomics_a_mask_eq_780 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_806 =
    atomics_a_mask_acc_780 | atomics_a_mask_size_40 & atomics_a_mask_eq_806;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_807 = atomics_a_mask_eq_780 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_807 =
    atomics_a_mask_acc_780 | atomics_a_mask_size_40 & atomics_a_mask_eq_807;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_808 =
    atomics_a_mask_eq_781 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_808 =
    atomics_a_mask_acc_781 | atomics_a_mask_size_40 & atomics_a_mask_eq_808;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_809 = atomics_a_mask_eq_781 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_809 =
    atomics_a_mask_acc_781 | atomics_a_mask_size_40 & atomics_a_mask_eq_809;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_810 =
    atomics_a_mask_eq_782 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_810 =
    atomics_a_mask_acc_782 | atomics_a_mask_size_40 & atomics_a_mask_eq_810;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_811 = atomics_a_mask_eq_782 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_811 =
    atomics_a_mask_acc_782 | atomics_a_mask_size_40 & atomics_a_mask_eq_811;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_812 =
    atomics_a_mask_eq_783 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_812 =
    atomics_a_mask_acc_783 | atomics_a_mask_size_40 & atomics_a_mask_eq_812;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_813 = atomics_a_mask_eq_783 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_813 =
    atomics_a_mask_acc_783 | atomics_a_mask_size_40 & atomics_a_mask_eq_813;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_814 =
    atomics_a_mask_eq_784 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_814 =
    atomics_a_mask_acc_784 | atomics_a_mask_size_40 & atomics_a_mask_eq_814;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_815 = atomics_a_mask_eq_784 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_815 =
    atomics_a_mask_acc_784 | atomics_a_mask_size_40 & atomics_a_mask_eq_815;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_816 =
    atomics_a_mask_eq_785 & atomics_a_mask_nbit_40;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_816 =
    atomics_a_mask_acc_785 | atomics_a_mask_size_40 & atomics_a_mask_eq_816;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_817 = atomics_a_mask_eq_785 & atomics_a_mask_bit_40;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_817 =
    atomics_a_mask_acc_785 | atomics_a_mask_size_40 & atomics_a_mask_eq_817;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_41 = atomics_a_mask_sizeOH_6[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_41 = ~atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_818 =
    atomics_a_mask_eq_786 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_818 =
    atomics_a_mask_acc_786 | atomics_a_mask_size_41 & atomics_a_mask_eq_818;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_819 = atomics_a_mask_eq_786 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_819 =
    atomics_a_mask_acc_786 | atomics_a_mask_size_41 & atomics_a_mask_eq_819;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_820 =
    atomics_a_mask_eq_787 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_820 =
    atomics_a_mask_acc_787 | atomics_a_mask_size_41 & atomics_a_mask_eq_820;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_821 = atomics_a_mask_eq_787 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_821 =
    atomics_a_mask_acc_787 | atomics_a_mask_size_41 & atomics_a_mask_eq_821;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_822 =
    atomics_a_mask_eq_788 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_822 =
    atomics_a_mask_acc_788 | atomics_a_mask_size_41 & atomics_a_mask_eq_822;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_823 = atomics_a_mask_eq_788 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_823 =
    atomics_a_mask_acc_788 | atomics_a_mask_size_41 & atomics_a_mask_eq_823;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_824 =
    atomics_a_mask_eq_789 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_824 =
    atomics_a_mask_acc_789 | atomics_a_mask_size_41 & atomics_a_mask_eq_824;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_825 = atomics_a_mask_eq_789 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_825 =
    atomics_a_mask_acc_789 | atomics_a_mask_size_41 & atomics_a_mask_eq_825;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_826 =
    atomics_a_mask_eq_790 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_826 =
    atomics_a_mask_acc_790 | atomics_a_mask_size_41 & atomics_a_mask_eq_826;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_827 = atomics_a_mask_eq_790 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_827 =
    atomics_a_mask_acc_790 | atomics_a_mask_size_41 & atomics_a_mask_eq_827;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_828 =
    atomics_a_mask_eq_791 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_828 =
    atomics_a_mask_acc_791 | atomics_a_mask_size_41 & atomics_a_mask_eq_828;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_829 = atomics_a_mask_eq_791 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_829 =
    atomics_a_mask_acc_791 | atomics_a_mask_size_41 & atomics_a_mask_eq_829;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_830 =
    atomics_a_mask_eq_792 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_830 =
    atomics_a_mask_acc_792 | atomics_a_mask_size_41 & atomics_a_mask_eq_830;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_831 = atomics_a_mask_eq_792 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_831 =
    atomics_a_mask_acc_792 | atomics_a_mask_size_41 & atomics_a_mask_eq_831;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_832 =
    atomics_a_mask_eq_793 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_832 =
    atomics_a_mask_acc_793 | atomics_a_mask_size_41 & atomics_a_mask_eq_832;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_833 = atomics_a_mask_eq_793 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_833 =
    atomics_a_mask_acc_793 | atomics_a_mask_size_41 & atomics_a_mask_eq_833;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_834 =
    atomics_a_mask_eq_794 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_834 =
    atomics_a_mask_acc_794 | atomics_a_mask_size_41 & atomics_a_mask_eq_834;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_835 = atomics_a_mask_eq_794 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_835 =
    atomics_a_mask_acc_794 | atomics_a_mask_size_41 & atomics_a_mask_eq_835;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_836 =
    atomics_a_mask_eq_795 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_836 =
    atomics_a_mask_acc_795 | atomics_a_mask_size_41 & atomics_a_mask_eq_836;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_837 = atomics_a_mask_eq_795 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_837 =
    atomics_a_mask_acc_795 | atomics_a_mask_size_41 & atomics_a_mask_eq_837;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_838 =
    atomics_a_mask_eq_796 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_838 =
    atomics_a_mask_acc_796 | atomics_a_mask_size_41 & atomics_a_mask_eq_838;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_839 = atomics_a_mask_eq_796 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_839 =
    atomics_a_mask_acc_796 | atomics_a_mask_size_41 & atomics_a_mask_eq_839;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_840 =
    atomics_a_mask_eq_797 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_840 =
    atomics_a_mask_acc_797 | atomics_a_mask_size_41 & atomics_a_mask_eq_840;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_841 = atomics_a_mask_eq_797 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_841 =
    atomics_a_mask_acc_797 | atomics_a_mask_size_41 & atomics_a_mask_eq_841;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_842 =
    atomics_a_mask_eq_798 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_842 =
    atomics_a_mask_acc_798 | atomics_a_mask_size_41 & atomics_a_mask_eq_842;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_843 = atomics_a_mask_eq_798 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_843 =
    atomics_a_mask_acc_798 | atomics_a_mask_size_41 & atomics_a_mask_eq_843;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_844 =
    atomics_a_mask_eq_799 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_844 =
    atomics_a_mask_acc_799 | atomics_a_mask_size_41 & atomics_a_mask_eq_844;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_845 = atomics_a_mask_eq_799 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_845 =
    atomics_a_mask_acc_799 | atomics_a_mask_size_41 & atomics_a_mask_eq_845;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_846 =
    atomics_a_mask_eq_800 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_846 =
    atomics_a_mask_acc_800 | atomics_a_mask_size_41 & atomics_a_mask_eq_846;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_847 = atomics_a_mask_eq_800 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_847 =
    atomics_a_mask_acc_800 | atomics_a_mask_size_41 & atomics_a_mask_eq_847;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_848 =
    atomics_a_mask_eq_801 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_848 =
    atomics_a_mask_acc_801 | atomics_a_mask_size_41 & atomics_a_mask_eq_848;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_849 = atomics_a_mask_eq_801 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_849 =
    atomics_a_mask_acc_801 | atomics_a_mask_size_41 & atomics_a_mask_eq_849;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_850 =
    atomics_a_mask_eq_802 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_850 =
    atomics_a_mask_acc_802 | atomics_a_mask_size_41 & atomics_a_mask_eq_850;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_851 = atomics_a_mask_eq_802 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_851 =
    atomics_a_mask_acc_802 | atomics_a_mask_size_41 & atomics_a_mask_eq_851;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_852 =
    atomics_a_mask_eq_803 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_852 =
    atomics_a_mask_acc_803 | atomics_a_mask_size_41 & atomics_a_mask_eq_852;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_853 = atomics_a_mask_eq_803 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_853 =
    atomics_a_mask_acc_803 | atomics_a_mask_size_41 & atomics_a_mask_eq_853;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_854 =
    atomics_a_mask_eq_804 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_854 =
    atomics_a_mask_acc_804 | atomics_a_mask_size_41 & atomics_a_mask_eq_854;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_855 = atomics_a_mask_eq_804 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_855 =
    atomics_a_mask_acc_804 | atomics_a_mask_size_41 & atomics_a_mask_eq_855;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_856 =
    atomics_a_mask_eq_805 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_856 =
    atomics_a_mask_acc_805 | atomics_a_mask_size_41 & atomics_a_mask_eq_856;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_857 = atomics_a_mask_eq_805 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_857 =
    atomics_a_mask_acc_805 | atomics_a_mask_size_41 & atomics_a_mask_eq_857;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_858 =
    atomics_a_mask_eq_806 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_858 =
    atomics_a_mask_acc_806 | atomics_a_mask_size_41 & atomics_a_mask_eq_858;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_859 = atomics_a_mask_eq_806 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_859 =
    atomics_a_mask_acc_806 | atomics_a_mask_size_41 & atomics_a_mask_eq_859;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_860 =
    atomics_a_mask_eq_807 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_860 =
    atomics_a_mask_acc_807 | atomics_a_mask_size_41 & atomics_a_mask_eq_860;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_861 = atomics_a_mask_eq_807 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_861 =
    atomics_a_mask_acc_807 | atomics_a_mask_size_41 & atomics_a_mask_eq_861;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_862 =
    atomics_a_mask_eq_808 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_862 =
    atomics_a_mask_acc_808 | atomics_a_mask_size_41 & atomics_a_mask_eq_862;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_863 = atomics_a_mask_eq_808 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_863 =
    atomics_a_mask_acc_808 | atomics_a_mask_size_41 & atomics_a_mask_eq_863;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_864 =
    atomics_a_mask_eq_809 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_864 =
    atomics_a_mask_acc_809 | atomics_a_mask_size_41 & atomics_a_mask_eq_864;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_865 = atomics_a_mask_eq_809 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_865 =
    atomics_a_mask_acc_809 | atomics_a_mask_size_41 & atomics_a_mask_eq_865;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_866 =
    atomics_a_mask_eq_810 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_866 =
    atomics_a_mask_acc_810 | atomics_a_mask_size_41 & atomics_a_mask_eq_866;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_867 = atomics_a_mask_eq_810 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_867 =
    atomics_a_mask_acc_810 | atomics_a_mask_size_41 & atomics_a_mask_eq_867;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_868 =
    atomics_a_mask_eq_811 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_868 =
    atomics_a_mask_acc_811 | atomics_a_mask_size_41 & atomics_a_mask_eq_868;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_869 = atomics_a_mask_eq_811 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_869 =
    atomics_a_mask_acc_811 | atomics_a_mask_size_41 & atomics_a_mask_eq_869;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_870 =
    atomics_a_mask_eq_812 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_870 =
    atomics_a_mask_acc_812 | atomics_a_mask_size_41 & atomics_a_mask_eq_870;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_871 = atomics_a_mask_eq_812 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_871 =
    atomics_a_mask_acc_812 | atomics_a_mask_size_41 & atomics_a_mask_eq_871;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_872 =
    atomics_a_mask_eq_813 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_872 =
    atomics_a_mask_acc_813 | atomics_a_mask_size_41 & atomics_a_mask_eq_872;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_873 = atomics_a_mask_eq_813 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_873 =
    atomics_a_mask_acc_813 | atomics_a_mask_size_41 & atomics_a_mask_eq_873;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_874 =
    atomics_a_mask_eq_814 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_874 =
    atomics_a_mask_acc_814 | atomics_a_mask_size_41 & atomics_a_mask_eq_874;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_875 = atomics_a_mask_eq_814 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_875 =
    atomics_a_mask_acc_814 | atomics_a_mask_size_41 & atomics_a_mask_eq_875;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_876 =
    atomics_a_mask_eq_815 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_876 =
    atomics_a_mask_acc_815 | atomics_a_mask_size_41 & atomics_a_mask_eq_876;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_877 = atomics_a_mask_eq_815 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_877 =
    atomics_a_mask_acc_815 | atomics_a_mask_size_41 & atomics_a_mask_eq_877;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_878 =
    atomics_a_mask_eq_816 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_878 =
    atomics_a_mask_acc_816 | atomics_a_mask_size_41 & atomics_a_mask_eq_878;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_879 = atomics_a_mask_eq_816 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_879 =
    atomics_a_mask_acc_816 | atomics_a_mask_size_41 & atomics_a_mask_eq_879;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_880 =
    atomics_a_mask_eq_817 & atomics_a_mask_nbit_41;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_880 =
    atomics_a_mask_acc_817 | atomics_a_mask_size_41 & atomics_a_mask_eq_880;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_881 = atomics_a_mask_eq_817 & atomics_a_mask_bit_41;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_881 =
    atomics_a_mask_acc_817 | atomics_a_mask_size_41 & atomics_a_mask_eq_881;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo_6 =
    {atomics_a_mask_acc_819, atomics_a_mask_acc_818};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi_6 =
    {atomics_a_mask_acc_821, atomics_a_mask_acc_820};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo_6 =
    {atomics_a_mask_lo_lo_lo_lo_hi_6, atomics_a_mask_lo_lo_lo_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo_6 =
    {atomics_a_mask_acc_823, atomics_a_mask_acc_822};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi_6 =
    {atomics_a_mask_acc_825, atomics_a_mask_acc_824};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi_6 =
    {atomics_a_mask_lo_lo_lo_hi_hi_6, atomics_a_mask_lo_lo_lo_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo_6 =
    {atomics_a_mask_lo_lo_lo_hi_6, atomics_a_mask_lo_lo_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo_6 =
    {atomics_a_mask_acc_827, atomics_a_mask_acc_826};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi_6 =
    {atomics_a_mask_acc_829, atomics_a_mask_acc_828};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo_6 =
    {atomics_a_mask_lo_lo_hi_lo_hi_6, atomics_a_mask_lo_lo_hi_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo_6 =
    {atomics_a_mask_acc_831, atomics_a_mask_acc_830};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi_6 =
    {atomics_a_mask_acc_833, atomics_a_mask_acc_832};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi_6 =
    {atomics_a_mask_lo_lo_hi_hi_hi_6, atomics_a_mask_lo_lo_hi_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi_6 =
    {atomics_a_mask_lo_lo_hi_hi_6, atomics_a_mask_lo_lo_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo_6 =
    {atomics_a_mask_lo_lo_hi_6, atomics_a_mask_lo_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo_6 =
    {atomics_a_mask_acc_835, atomics_a_mask_acc_834};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi_6 =
    {atomics_a_mask_acc_837, atomics_a_mask_acc_836};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo_6 =
    {atomics_a_mask_lo_hi_lo_lo_hi_6, atomics_a_mask_lo_hi_lo_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo_6 =
    {atomics_a_mask_acc_839, atomics_a_mask_acc_838};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi_6 =
    {atomics_a_mask_acc_841, atomics_a_mask_acc_840};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi_6 =
    {atomics_a_mask_lo_hi_lo_hi_hi_6, atomics_a_mask_lo_hi_lo_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo_6 =
    {atomics_a_mask_lo_hi_lo_hi_6, atomics_a_mask_lo_hi_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo_6 =
    {atomics_a_mask_acc_843, atomics_a_mask_acc_842};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi_6 =
    {atomics_a_mask_acc_845, atomics_a_mask_acc_844};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo_6 =
    {atomics_a_mask_lo_hi_hi_lo_hi_6, atomics_a_mask_lo_hi_hi_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo_6 =
    {atomics_a_mask_acc_847, atomics_a_mask_acc_846};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi_6 =
    {atomics_a_mask_acc_849, atomics_a_mask_acc_848};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi_6 =
    {atomics_a_mask_lo_hi_hi_hi_hi_6, atomics_a_mask_lo_hi_hi_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi_6 =
    {atomics_a_mask_lo_hi_hi_hi_6, atomics_a_mask_lo_hi_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi_6 =
    {atomics_a_mask_lo_hi_hi_6, atomics_a_mask_lo_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo_6 =
    {atomics_a_mask_lo_hi_6, atomics_a_mask_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo_6 =
    {atomics_a_mask_acc_851, atomics_a_mask_acc_850};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi_6 =
    {atomics_a_mask_acc_853, atomics_a_mask_acc_852};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo_6 =
    {atomics_a_mask_hi_lo_lo_lo_hi_6, atomics_a_mask_hi_lo_lo_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo_6 =
    {atomics_a_mask_acc_855, atomics_a_mask_acc_854};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi_6 =
    {atomics_a_mask_acc_857, atomics_a_mask_acc_856};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi_6 =
    {atomics_a_mask_hi_lo_lo_hi_hi_6, atomics_a_mask_hi_lo_lo_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo_6 =
    {atomics_a_mask_hi_lo_lo_hi_6, atomics_a_mask_hi_lo_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo_6 =
    {atomics_a_mask_acc_859, atomics_a_mask_acc_858};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi_6 =
    {atomics_a_mask_acc_861, atomics_a_mask_acc_860};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo_6 =
    {atomics_a_mask_hi_lo_hi_lo_hi_6, atomics_a_mask_hi_lo_hi_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo_6 =
    {atomics_a_mask_acc_863, atomics_a_mask_acc_862};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi_6 =
    {atomics_a_mask_acc_865, atomics_a_mask_acc_864};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi_6 =
    {atomics_a_mask_hi_lo_hi_hi_hi_6, atomics_a_mask_hi_lo_hi_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi_6 =
    {atomics_a_mask_hi_lo_hi_hi_6, atomics_a_mask_hi_lo_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo_6 =
    {atomics_a_mask_hi_lo_hi_6, atomics_a_mask_hi_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo_6 =
    {atomics_a_mask_acc_867, atomics_a_mask_acc_866};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi_6 =
    {atomics_a_mask_acc_869, atomics_a_mask_acc_868};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo_6 =
    {atomics_a_mask_hi_hi_lo_lo_hi_6, atomics_a_mask_hi_hi_lo_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo_6 =
    {atomics_a_mask_acc_871, atomics_a_mask_acc_870};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi_6 =
    {atomics_a_mask_acc_873, atomics_a_mask_acc_872};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi_6 =
    {atomics_a_mask_hi_hi_lo_hi_hi_6, atomics_a_mask_hi_hi_lo_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo_6 =
    {atomics_a_mask_hi_hi_lo_hi_6, atomics_a_mask_hi_hi_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo_6 =
    {atomics_a_mask_acc_875, atomics_a_mask_acc_874};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi_6 =
    {atomics_a_mask_acc_877, atomics_a_mask_acc_876};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo_6 =
    {atomics_a_mask_hi_hi_hi_lo_hi_6, atomics_a_mask_hi_hi_hi_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo_6 =
    {atomics_a_mask_acc_879, atomics_a_mask_acc_878};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi_6 =
    {atomics_a_mask_acc_881, atomics_a_mask_acc_880};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi_6 =
    {atomics_a_mask_hi_hi_hi_hi_hi_6, atomics_a_mask_hi_hi_hi_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi_6 =
    {atomics_a_mask_hi_hi_hi_hi_6, atomics_a_mask_hi_hi_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi_6 =
    {atomics_a_mask_hi_hi_hi_6, atomics_a_mask_hi_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi_6 =
    {atomics_a_mask_hi_hi_6, atomics_a_mask_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_6_mask = {atomics_a_mask_hi_6, atomics_a_mask_lo_6};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire              atomics_legal_7 =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_22 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount_7;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH_7 = {_atomics_a_mask_sizeOH_T_22[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size_42 = atomics_a_mask_sizeOH_7[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_883 = atomics_a_mask_bit_42;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit_42 = ~atomics_a_mask_bit_42;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_882 = atomics_a_mask_nbit_42;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_882 =
    atomics_a_mask_size_42 & atomics_a_mask_eq_882;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_883 =
    atomics_a_mask_size_42 & atomics_a_mask_eq_883;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_43 = atomics_a_mask_sizeOH_7[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_43 = ~atomics_a_mask_bit_43;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_884 =
    atomics_a_mask_eq_882 & atomics_a_mask_nbit_43;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_884 =
    atomics_a_mask_acc_882 | atomics_a_mask_size_43 & atomics_a_mask_eq_884;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_885 = atomics_a_mask_eq_882 & atomics_a_mask_bit_43;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_885 =
    atomics_a_mask_acc_882 | atomics_a_mask_size_43 & atomics_a_mask_eq_885;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_886 =
    atomics_a_mask_eq_883 & atomics_a_mask_nbit_43;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_886 =
    atomics_a_mask_acc_883 | atomics_a_mask_size_43 & atomics_a_mask_eq_886;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_887 = atomics_a_mask_eq_883 & atomics_a_mask_bit_43;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_887 =
    atomics_a_mask_acc_883 | atomics_a_mask_size_43 & atomics_a_mask_eq_887;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_44 = atomics_a_mask_sizeOH_7[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_44 = ~atomics_a_mask_bit_44;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_888 =
    atomics_a_mask_eq_884 & atomics_a_mask_nbit_44;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_888 =
    atomics_a_mask_acc_884 | atomics_a_mask_size_44 & atomics_a_mask_eq_888;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_889 = atomics_a_mask_eq_884 & atomics_a_mask_bit_44;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_889 =
    atomics_a_mask_acc_884 | atomics_a_mask_size_44 & atomics_a_mask_eq_889;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_890 =
    atomics_a_mask_eq_885 & atomics_a_mask_nbit_44;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_890 =
    atomics_a_mask_acc_885 | atomics_a_mask_size_44 & atomics_a_mask_eq_890;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_891 = atomics_a_mask_eq_885 & atomics_a_mask_bit_44;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_891 =
    atomics_a_mask_acc_885 | atomics_a_mask_size_44 & atomics_a_mask_eq_891;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_892 =
    atomics_a_mask_eq_886 & atomics_a_mask_nbit_44;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_892 =
    atomics_a_mask_acc_886 | atomics_a_mask_size_44 & atomics_a_mask_eq_892;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_893 = atomics_a_mask_eq_886 & atomics_a_mask_bit_44;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_893 =
    atomics_a_mask_acc_886 | atomics_a_mask_size_44 & atomics_a_mask_eq_893;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_894 =
    atomics_a_mask_eq_887 & atomics_a_mask_nbit_44;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_894 =
    atomics_a_mask_acc_887 | atomics_a_mask_size_44 & atomics_a_mask_eq_894;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_895 = atomics_a_mask_eq_887 & atomics_a_mask_bit_44;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_895 =
    atomics_a_mask_acc_887 | atomics_a_mask_size_44 & atomics_a_mask_eq_895;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_45 = atomics_a_mask_sizeOH_7[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_45 = ~atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_896 =
    atomics_a_mask_eq_888 & atomics_a_mask_nbit_45;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_896 =
    atomics_a_mask_acc_888 | atomics_a_mask_size_45 & atomics_a_mask_eq_896;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_897 = atomics_a_mask_eq_888 & atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_897 =
    atomics_a_mask_acc_888 | atomics_a_mask_size_45 & atomics_a_mask_eq_897;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_898 =
    atomics_a_mask_eq_889 & atomics_a_mask_nbit_45;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_898 =
    atomics_a_mask_acc_889 | atomics_a_mask_size_45 & atomics_a_mask_eq_898;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_899 = atomics_a_mask_eq_889 & atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_899 =
    atomics_a_mask_acc_889 | atomics_a_mask_size_45 & atomics_a_mask_eq_899;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_900 =
    atomics_a_mask_eq_890 & atomics_a_mask_nbit_45;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_900 =
    atomics_a_mask_acc_890 | atomics_a_mask_size_45 & atomics_a_mask_eq_900;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_901 = atomics_a_mask_eq_890 & atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_901 =
    atomics_a_mask_acc_890 | atomics_a_mask_size_45 & atomics_a_mask_eq_901;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_902 =
    atomics_a_mask_eq_891 & atomics_a_mask_nbit_45;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_902 =
    atomics_a_mask_acc_891 | atomics_a_mask_size_45 & atomics_a_mask_eq_902;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_903 = atomics_a_mask_eq_891 & atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_903 =
    atomics_a_mask_acc_891 | atomics_a_mask_size_45 & atomics_a_mask_eq_903;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_904 =
    atomics_a_mask_eq_892 & atomics_a_mask_nbit_45;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_904 =
    atomics_a_mask_acc_892 | atomics_a_mask_size_45 & atomics_a_mask_eq_904;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_905 = atomics_a_mask_eq_892 & atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_905 =
    atomics_a_mask_acc_892 | atomics_a_mask_size_45 & atomics_a_mask_eq_905;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_906 =
    atomics_a_mask_eq_893 & atomics_a_mask_nbit_45;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_906 =
    atomics_a_mask_acc_893 | atomics_a_mask_size_45 & atomics_a_mask_eq_906;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_907 = atomics_a_mask_eq_893 & atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_907 =
    atomics_a_mask_acc_893 | atomics_a_mask_size_45 & atomics_a_mask_eq_907;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_908 =
    atomics_a_mask_eq_894 & atomics_a_mask_nbit_45;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_908 =
    atomics_a_mask_acc_894 | atomics_a_mask_size_45 & atomics_a_mask_eq_908;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_909 = atomics_a_mask_eq_894 & atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_909 =
    atomics_a_mask_acc_894 | atomics_a_mask_size_45 & atomics_a_mask_eq_909;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_910 =
    atomics_a_mask_eq_895 & atomics_a_mask_nbit_45;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_910 =
    atomics_a_mask_acc_895 | atomics_a_mask_size_45 & atomics_a_mask_eq_910;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_911 = atomics_a_mask_eq_895 & atomics_a_mask_bit_45;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_911 =
    atomics_a_mask_acc_895 | atomics_a_mask_size_45 & atomics_a_mask_eq_911;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_46 = atomics_a_mask_sizeOH_7[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_46 = ~atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_912 =
    atomics_a_mask_eq_896 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_912 =
    atomics_a_mask_acc_896 | atomics_a_mask_size_46 & atomics_a_mask_eq_912;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_913 = atomics_a_mask_eq_896 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_913 =
    atomics_a_mask_acc_896 | atomics_a_mask_size_46 & atomics_a_mask_eq_913;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_914 =
    atomics_a_mask_eq_897 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_914 =
    atomics_a_mask_acc_897 | atomics_a_mask_size_46 & atomics_a_mask_eq_914;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_915 = atomics_a_mask_eq_897 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_915 =
    atomics_a_mask_acc_897 | atomics_a_mask_size_46 & atomics_a_mask_eq_915;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_916 =
    atomics_a_mask_eq_898 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_916 =
    atomics_a_mask_acc_898 | atomics_a_mask_size_46 & atomics_a_mask_eq_916;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_917 = atomics_a_mask_eq_898 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_917 =
    atomics_a_mask_acc_898 | atomics_a_mask_size_46 & atomics_a_mask_eq_917;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_918 =
    atomics_a_mask_eq_899 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_918 =
    atomics_a_mask_acc_899 | atomics_a_mask_size_46 & atomics_a_mask_eq_918;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_919 = atomics_a_mask_eq_899 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_919 =
    atomics_a_mask_acc_899 | atomics_a_mask_size_46 & atomics_a_mask_eq_919;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_920 =
    atomics_a_mask_eq_900 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_920 =
    atomics_a_mask_acc_900 | atomics_a_mask_size_46 & atomics_a_mask_eq_920;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_921 = atomics_a_mask_eq_900 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_921 =
    atomics_a_mask_acc_900 | atomics_a_mask_size_46 & atomics_a_mask_eq_921;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_922 =
    atomics_a_mask_eq_901 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_922 =
    atomics_a_mask_acc_901 | atomics_a_mask_size_46 & atomics_a_mask_eq_922;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_923 = atomics_a_mask_eq_901 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_923 =
    atomics_a_mask_acc_901 | atomics_a_mask_size_46 & atomics_a_mask_eq_923;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_924 =
    atomics_a_mask_eq_902 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_924 =
    atomics_a_mask_acc_902 | atomics_a_mask_size_46 & atomics_a_mask_eq_924;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_925 = atomics_a_mask_eq_902 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_925 =
    atomics_a_mask_acc_902 | atomics_a_mask_size_46 & atomics_a_mask_eq_925;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_926 =
    atomics_a_mask_eq_903 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_926 =
    atomics_a_mask_acc_903 | atomics_a_mask_size_46 & atomics_a_mask_eq_926;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_927 = atomics_a_mask_eq_903 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_927 =
    atomics_a_mask_acc_903 | atomics_a_mask_size_46 & atomics_a_mask_eq_927;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_928 =
    atomics_a_mask_eq_904 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_928 =
    atomics_a_mask_acc_904 | atomics_a_mask_size_46 & atomics_a_mask_eq_928;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_929 = atomics_a_mask_eq_904 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_929 =
    atomics_a_mask_acc_904 | atomics_a_mask_size_46 & atomics_a_mask_eq_929;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_930 =
    atomics_a_mask_eq_905 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_930 =
    atomics_a_mask_acc_905 | atomics_a_mask_size_46 & atomics_a_mask_eq_930;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_931 = atomics_a_mask_eq_905 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_931 =
    atomics_a_mask_acc_905 | atomics_a_mask_size_46 & atomics_a_mask_eq_931;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_932 =
    atomics_a_mask_eq_906 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_932 =
    atomics_a_mask_acc_906 | atomics_a_mask_size_46 & atomics_a_mask_eq_932;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_933 = atomics_a_mask_eq_906 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_933 =
    atomics_a_mask_acc_906 | atomics_a_mask_size_46 & atomics_a_mask_eq_933;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_934 =
    atomics_a_mask_eq_907 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_934 =
    atomics_a_mask_acc_907 | atomics_a_mask_size_46 & atomics_a_mask_eq_934;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_935 = atomics_a_mask_eq_907 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_935 =
    atomics_a_mask_acc_907 | atomics_a_mask_size_46 & atomics_a_mask_eq_935;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_936 =
    atomics_a_mask_eq_908 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_936 =
    atomics_a_mask_acc_908 | atomics_a_mask_size_46 & atomics_a_mask_eq_936;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_937 = atomics_a_mask_eq_908 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_937 =
    atomics_a_mask_acc_908 | atomics_a_mask_size_46 & atomics_a_mask_eq_937;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_938 =
    atomics_a_mask_eq_909 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_938 =
    atomics_a_mask_acc_909 | atomics_a_mask_size_46 & atomics_a_mask_eq_938;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_939 = atomics_a_mask_eq_909 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_939 =
    atomics_a_mask_acc_909 | atomics_a_mask_size_46 & atomics_a_mask_eq_939;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_940 =
    atomics_a_mask_eq_910 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_940 =
    atomics_a_mask_acc_910 | atomics_a_mask_size_46 & atomics_a_mask_eq_940;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_941 = atomics_a_mask_eq_910 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_941 =
    atomics_a_mask_acc_910 | atomics_a_mask_size_46 & atomics_a_mask_eq_941;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_942 =
    atomics_a_mask_eq_911 & atomics_a_mask_nbit_46;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_942 =
    atomics_a_mask_acc_911 | atomics_a_mask_size_46 & atomics_a_mask_eq_942;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_943 = atomics_a_mask_eq_911 & atomics_a_mask_bit_46;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_943 =
    atomics_a_mask_acc_911 | atomics_a_mask_size_46 & atomics_a_mask_eq_943;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_47 = atomics_a_mask_sizeOH_7[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_47 = ~atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_944 =
    atomics_a_mask_eq_912 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_944 =
    atomics_a_mask_acc_912 | atomics_a_mask_size_47 & atomics_a_mask_eq_944;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_945 = atomics_a_mask_eq_912 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_945 =
    atomics_a_mask_acc_912 | atomics_a_mask_size_47 & atomics_a_mask_eq_945;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_946 =
    atomics_a_mask_eq_913 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_946 =
    atomics_a_mask_acc_913 | atomics_a_mask_size_47 & atomics_a_mask_eq_946;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_947 = atomics_a_mask_eq_913 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_947 =
    atomics_a_mask_acc_913 | atomics_a_mask_size_47 & atomics_a_mask_eq_947;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_948 =
    atomics_a_mask_eq_914 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_948 =
    atomics_a_mask_acc_914 | atomics_a_mask_size_47 & atomics_a_mask_eq_948;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_949 = atomics_a_mask_eq_914 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_949 =
    atomics_a_mask_acc_914 | atomics_a_mask_size_47 & atomics_a_mask_eq_949;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_950 =
    atomics_a_mask_eq_915 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_950 =
    atomics_a_mask_acc_915 | atomics_a_mask_size_47 & atomics_a_mask_eq_950;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_951 = atomics_a_mask_eq_915 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_951 =
    atomics_a_mask_acc_915 | atomics_a_mask_size_47 & atomics_a_mask_eq_951;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_952 =
    atomics_a_mask_eq_916 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_952 =
    atomics_a_mask_acc_916 | atomics_a_mask_size_47 & atomics_a_mask_eq_952;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_953 = atomics_a_mask_eq_916 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_953 =
    atomics_a_mask_acc_916 | atomics_a_mask_size_47 & atomics_a_mask_eq_953;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_954 =
    atomics_a_mask_eq_917 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_954 =
    atomics_a_mask_acc_917 | atomics_a_mask_size_47 & atomics_a_mask_eq_954;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_955 = atomics_a_mask_eq_917 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_955 =
    atomics_a_mask_acc_917 | atomics_a_mask_size_47 & atomics_a_mask_eq_955;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_956 =
    atomics_a_mask_eq_918 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_956 =
    atomics_a_mask_acc_918 | atomics_a_mask_size_47 & atomics_a_mask_eq_956;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_957 = atomics_a_mask_eq_918 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_957 =
    atomics_a_mask_acc_918 | atomics_a_mask_size_47 & atomics_a_mask_eq_957;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_958 =
    atomics_a_mask_eq_919 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_958 =
    atomics_a_mask_acc_919 | atomics_a_mask_size_47 & atomics_a_mask_eq_958;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_959 = atomics_a_mask_eq_919 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_959 =
    atomics_a_mask_acc_919 | atomics_a_mask_size_47 & atomics_a_mask_eq_959;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_960 =
    atomics_a_mask_eq_920 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_960 =
    atomics_a_mask_acc_920 | atomics_a_mask_size_47 & atomics_a_mask_eq_960;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_961 = atomics_a_mask_eq_920 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_961 =
    atomics_a_mask_acc_920 | atomics_a_mask_size_47 & atomics_a_mask_eq_961;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_962 =
    atomics_a_mask_eq_921 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_962 =
    atomics_a_mask_acc_921 | atomics_a_mask_size_47 & atomics_a_mask_eq_962;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_963 = atomics_a_mask_eq_921 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_963 =
    atomics_a_mask_acc_921 | atomics_a_mask_size_47 & atomics_a_mask_eq_963;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_964 =
    atomics_a_mask_eq_922 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_964 =
    atomics_a_mask_acc_922 | atomics_a_mask_size_47 & atomics_a_mask_eq_964;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_965 = atomics_a_mask_eq_922 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_965 =
    atomics_a_mask_acc_922 | atomics_a_mask_size_47 & atomics_a_mask_eq_965;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_966 =
    atomics_a_mask_eq_923 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_966 =
    atomics_a_mask_acc_923 | atomics_a_mask_size_47 & atomics_a_mask_eq_966;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_967 = atomics_a_mask_eq_923 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_967 =
    atomics_a_mask_acc_923 | atomics_a_mask_size_47 & atomics_a_mask_eq_967;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_968 =
    atomics_a_mask_eq_924 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_968 =
    atomics_a_mask_acc_924 | atomics_a_mask_size_47 & atomics_a_mask_eq_968;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_969 = atomics_a_mask_eq_924 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_969 =
    atomics_a_mask_acc_924 | atomics_a_mask_size_47 & atomics_a_mask_eq_969;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_970 =
    atomics_a_mask_eq_925 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_970 =
    atomics_a_mask_acc_925 | atomics_a_mask_size_47 & atomics_a_mask_eq_970;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_971 = atomics_a_mask_eq_925 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_971 =
    atomics_a_mask_acc_925 | atomics_a_mask_size_47 & atomics_a_mask_eq_971;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_972 =
    atomics_a_mask_eq_926 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_972 =
    atomics_a_mask_acc_926 | atomics_a_mask_size_47 & atomics_a_mask_eq_972;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_973 = atomics_a_mask_eq_926 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_973 =
    atomics_a_mask_acc_926 | atomics_a_mask_size_47 & atomics_a_mask_eq_973;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_974 =
    atomics_a_mask_eq_927 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_974 =
    atomics_a_mask_acc_927 | atomics_a_mask_size_47 & atomics_a_mask_eq_974;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_975 = atomics_a_mask_eq_927 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_975 =
    atomics_a_mask_acc_927 | atomics_a_mask_size_47 & atomics_a_mask_eq_975;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_976 =
    atomics_a_mask_eq_928 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_976 =
    atomics_a_mask_acc_928 | atomics_a_mask_size_47 & atomics_a_mask_eq_976;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_977 = atomics_a_mask_eq_928 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_977 =
    atomics_a_mask_acc_928 | atomics_a_mask_size_47 & atomics_a_mask_eq_977;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_978 =
    atomics_a_mask_eq_929 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_978 =
    atomics_a_mask_acc_929 | atomics_a_mask_size_47 & atomics_a_mask_eq_978;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_979 = atomics_a_mask_eq_929 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_979 =
    atomics_a_mask_acc_929 | atomics_a_mask_size_47 & atomics_a_mask_eq_979;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_980 =
    atomics_a_mask_eq_930 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_980 =
    atomics_a_mask_acc_930 | atomics_a_mask_size_47 & atomics_a_mask_eq_980;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_981 = atomics_a_mask_eq_930 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_981 =
    atomics_a_mask_acc_930 | atomics_a_mask_size_47 & atomics_a_mask_eq_981;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_982 =
    atomics_a_mask_eq_931 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_982 =
    atomics_a_mask_acc_931 | atomics_a_mask_size_47 & atomics_a_mask_eq_982;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_983 = atomics_a_mask_eq_931 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_983 =
    atomics_a_mask_acc_931 | atomics_a_mask_size_47 & atomics_a_mask_eq_983;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_984 =
    atomics_a_mask_eq_932 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_984 =
    atomics_a_mask_acc_932 | atomics_a_mask_size_47 & atomics_a_mask_eq_984;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_985 = atomics_a_mask_eq_932 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_985 =
    atomics_a_mask_acc_932 | atomics_a_mask_size_47 & atomics_a_mask_eq_985;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_986 =
    atomics_a_mask_eq_933 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_986 =
    atomics_a_mask_acc_933 | atomics_a_mask_size_47 & atomics_a_mask_eq_986;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_987 = atomics_a_mask_eq_933 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_987 =
    atomics_a_mask_acc_933 | atomics_a_mask_size_47 & atomics_a_mask_eq_987;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_988 =
    atomics_a_mask_eq_934 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_988 =
    atomics_a_mask_acc_934 | atomics_a_mask_size_47 & atomics_a_mask_eq_988;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_989 = atomics_a_mask_eq_934 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_989 =
    atomics_a_mask_acc_934 | atomics_a_mask_size_47 & atomics_a_mask_eq_989;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_990 =
    atomics_a_mask_eq_935 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_990 =
    atomics_a_mask_acc_935 | atomics_a_mask_size_47 & atomics_a_mask_eq_990;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_991 = atomics_a_mask_eq_935 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_991 =
    atomics_a_mask_acc_935 | atomics_a_mask_size_47 & atomics_a_mask_eq_991;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_992 =
    atomics_a_mask_eq_936 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_992 =
    atomics_a_mask_acc_936 | atomics_a_mask_size_47 & atomics_a_mask_eq_992;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_993 = atomics_a_mask_eq_936 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_993 =
    atomics_a_mask_acc_936 | atomics_a_mask_size_47 & atomics_a_mask_eq_993;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_994 =
    atomics_a_mask_eq_937 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_994 =
    atomics_a_mask_acc_937 | atomics_a_mask_size_47 & atomics_a_mask_eq_994;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_995 = atomics_a_mask_eq_937 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_995 =
    atomics_a_mask_acc_937 | atomics_a_mask_size_47 & atomics_a_mask_eq_995;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_996 =
    atomics_a_mask_eq_938 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_996 =
    atomics_a_mask_acc_938 | atomics_a_mask_size_47 & atomics_a_mask_eq_996;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_997 = atomics_a_mask_eq_938 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_997 =
    atomics_a_mask_acc_938 | atomics_a_mask_size_47 & atomics_a_mask_eq_997;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_998 =
    atomics_a_mask_eq_939 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_998 =
    atomics_a_mask_acc_939 | atomics_a_mask_size_47 & atomics_a_mask_eq_998;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_999 = atomics_a_mask_eq_939 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_999 =
    atomics_a_mask_acc_939 | atomics_a_mask_size_47 & atomics_a_mask_eq_999;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1000 =
    atomics_a_mask_eq_940 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1000 =
    atomics_a_mask_acc_940 | atomics_a_mask_size_47 & atomics_a_mask_eq_1000;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1001 =
    atomics_a_mask_eq_940 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1001 =
    atomics_a_mask_acc_940 | atomics_a_mask_size_47 & atomics_a_mask_eq_1001;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1002 =
    atomics_a_mask_eq_941 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1002 =
    atomics_a_mask_acc_941 | atomics_a_mask_size_47 & atomics_a_mask_eq_1002;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1003 =
    atomics_a_mask_eq_941 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1003 =
    atomics_a_mask_acc_941 | atomics_a_mask_size_47 & atomics_a_mask_eq_1003;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1004 =
    atomics_a_mask_eq_942 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1004 =
    atomics_a_mask_acc_942 | atomics_a_mask_size_47 & atomics_a_mask_eq_1004;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1005 =
    atomics_a_mask_eq_942 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1005 =
    atomics_a_mask_acc_942 | atomics_a_mask_size_47 & atomics_a_mask_eq_1005;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1006 =
    atomics_a_mask_eq_943 & atomics_a_mask_nbit_47;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1006 =
    atomics_a_mask_acc_943 | atomics_a_mask_size_47 & atomics_a_mask_eq_1006;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1007 =
    atomics_a_mask_eq_943 & atomics_a_mask_bit_47;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1007 =
    atomics_a_mask_acc_943 | atomics_a_mask_size_47 & atomics_a_mask_eq_1007;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo_7 =
    {atomics_a_mask_acc_945, atomics_a_mask_acc_944};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi_7 =
    {atomics_a_mask_acc_947, atomics_a_mask_acc_946};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo_7 =
    {atomics_a_mask_lo_lo_lo_lo_hi_7, atomics_a_mask_lo_lo_lo_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo_7 =
    {atomics_a_mask_acc_949, atomics_a_mask_acc_948};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi_7 =
    {atomics_a_mask_acc_951, atomics_a_mask_acc_950};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi_7 =
    {atomics_a_mask_lo_lo_lo_hi_hi_7, atomics_a_mask_lo_lo_lo_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo_7 =
    {atomics_a_mask_lo_lo_lo_hi_7, atomics_a_mask_lo_lo_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo_7 =
    {atomics_a_mask_acc_953, atomics_a_mask_acc_952};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi_7 =
    {atomics_a_mask_acc_955, atomics_a_mask_acc_954};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo_7 =
    {atomics_a_mask_lo_lo_hi_lo_hi_7, atomics_a_mask_lo_lo_hi_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo_7 =
    {atomics_a_mask_acc_957, atomics_a_mask_acc_956};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi_7 =
    {atomics_a_mask_acc_959, atomics_a_mask_acc_958};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi_7 =
    {atomics_a_mask_lo_lo_hi_hi_hi_7, atomics_a_mask_lo_lo_hi_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi_7 =
    {atomics_a_mask_lo_lo_hi_hi_7, atomics_a_mask_lo_lo_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo_7 =
    {atomics_a_mask_lo_lo_hi_7, atomics_a_mask_lo_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo_7 =
    {atomics_a_mask_acc_961, atomics_a_mask_acc_960};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi_7 =
    {atomics_a_mask_acc_963, atomics_a_mask_acc_962};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo_7 =
    {atomics_a_mask_lo_hi_lo_lo_hi_7, atomics_a_mask_lo_hi_lo_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo_7 =
    {atomics_a_mask_acc_965, atomics_a_mask_acc_964};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi_7 =
    {atomics_a_mask_acc_967, atomics_a_mask_acc_966};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi_7 =
    {atomics_a_mask_lo_hi_lo_hi_hi_7, atomics_a_mask_lo_hi_lo_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo_7 =
    {atomics_a_mask_lo_hi_lo_hi_7, atomics_a_mask_lo_hi_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo_7 =
    {atomics_a_mask_acc_969, atomics_a_mask_acc_968};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi_7 =
    {atomics_a_mask_acc_971, atomics_a_mask_acc_970};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo_7 =
    {atomics_a_mask_lo_hi_hi_lo_hi_7, atomics_a_mask_lo_hi_hi_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo_7 =
    {atomics_a_mask_acc_973, atomics_a_mask_acc_972};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi_7 =
    {atomics_a_mask_acc_975, atomics_a_mask_acc_974};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi_7 =
    {atomics_a_mask_lo_hi_hi_hi_hi_7, atomics_a_mask_lo_hi_hi_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi_7 =
    {atomics_a_mask_lo_hi_hi_hi_7, atomics_a_mask_lo_hi_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi_7 =
    {atomics_a_mask_lo_hi_hi_7, atomics_a_mask_lo_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo_7 =
    {atomics_a_mask_lo_hi_7, atomics_a_mask_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo_7 =
    {atomics_a_mask_acc_977, atomics_a_mask_acc_976};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi_7 =
    {atomics_a_mask_acc_979, atomics_a_mask_acc_978};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo_7 =
    {atomics_a_mask_hi_lo_lo_lo_hi_7, atomics_a_mask_hi_lo_lo_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo_7 =
    {atomics_a_mask_acc_981, atomics_a_mask_acc_980};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi_7 =
    {atomics_a_mask_acc_983, atomics_a_mask_acc_982};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi_7 =
    {atomics_a_mask_hi_lo_lo_hi_hi_7, atomics_a_mask_hi_lo_lo_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo_7 =
    {atomics_a_mask_hi_lo_lo_hi_7, atomics_a_mask_hi_lo_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo_7 =
    {atomics_a_mask_acc_985, atomics_a_mask_acc_984};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi_7 =
    {atomics_a_mask_acc_987, atomics_a_mask_acc_986};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo_7 =
    {atomics_a_mask_hi_lo_hi_lo_hi_7, atomics_a_mask_hi_lo_hi_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo_7 =
    {atomics_a_mask_acc_989, atomics_a_mask_acc_988};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi_7 =
    {atomics_a_mask_acc_991, atomics_a_mask_acc_990};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi_7 =
    {atomics_a_mask_hi_lo_hi_hi_hi_7, atomics_a_mask_hi_lo_hi_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi_7 =
    {atomics_a_mask_hi_lo_hi_hi_7, atomics_a_mask_hi_lo_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo_7 =
    {atomics_a_mask_hi_lo_hi_7, atomics_a_mask_hi_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo_7 =
    {atomics_a_mask_acc_993, atomics_a_mask_acc_992};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi_7 =
    {atomics_a_mask_acc_995, atomics_a_mask_acc_994};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo_7 =
    {atomics_a_mask_hi_hi_lo_lo_hi_7, atomics_a_mask_hi_hi_lo_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo_7 =
    {atomics_a_mask_acc_997, atomics_a_mask_acc_996};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi_7 =
    {atomics_a_mask_acc_999, atomics_a_mask_acc_998};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi_7 =
    {atomics_a_mask_hi_hi_lo_hi_hi_7, atomics_a_mask_hi_hi_lo_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo_7 =
    {atomics_a_mask_hi_hi_lo_hi_7, atomics_a_mask_hi_hi_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo_7 =
    {atomics_a_mask_acc_1001, atomics_a_mask_acc_1000};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi_7 =
    {atomics_a_mask_acc_1003, atomics_a_mask_acc_1002};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo_7 =
    {atomics_a_mask_hi_hi_hi_lo_hi_7, atomics_a_mask_hi_hi_hi_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo_7 =
    {atomics_a_mask_acc_1005, atomics_a_mask_acc_1004};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi_7 =
    {atomics_a_mask_acc_1007, atomics_a_mask_acc_1006};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi_7 =
    {atomics_a_mask_hi_hi_hi_hi_hi_7, atomics_a_mask_hi_hi_hi_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi_7 =
    {atomics_a_mask_hi_hi_hi_hi_7, atomics_a_mask_hi_hi_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi_7 =
    {atomics_a_mask_hi_hi_hi_7, atomics_a_mask_hi_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi_7 =
    {atomics_a_mask_hi_hi_7, atomics_a_mask_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_7_mask = {atomics_a_mask_hi_7, atomics_a_mask_lo_7};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire              atomics_legal_8 =
    _atomics_legal_T_291 & (_GEN_56 == 4'h0 | _GEN_52 == 3'h0);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,59}, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  wire [7:0]        _atomics_a_mask_sizeOH_T_25 =
    8'h1 << atomics_a_mask_sizeOH_shiftAmount_8;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12, src/main/scala/rocket/DCache.scala:459:51
  wire [5:0]        atomics_a_mask_sizeOH_8 = {_atomics_a_mask_sizeOH_T_25[5:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/util/Misc.scala:202:81
  wire              atomics_a_mask_size_48 = atomics_a_mask_sizeOH_8[5];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_eq_1009 = atomics_a_mask_bit_48;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_nbit_48 = ~atomics_a_mask_bit_48;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_1008 = atomics_a_mask_nbit_48;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1008 =
    atomics_a_mask_size_48 & atomics_a_mask_eq_1008;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_acc_1009 =
    atomics_a_mask_size_48 & atomics_a_mask_eq_1009;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_49 = atomics_a_mask_sizeOH_8[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_49 = ~atomics_a_mask_bit_49;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_1010 =
    atomics_a_mask_eq_1008 & atomics_a_mask_nbit_49;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1010 =
    atomics_a_mask_acc_1008 | atomics_a_mask_size_49 & atomics_a_mask_eq_1010;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1011 =
    atomics_a_mask_eq_1008 & atomics_a_mask_bit_49;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1011 =
    atomics_a_mask_acc_1008 | atomics_a_mask_size_49 & atomics_a_mask_eq_1011;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1012 =
    atomics_a_mask_eq_1009 & atomics_a_mask_nbit_49;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1012 =
    atomics_a_mask_acc_1009 | atomics_a_mask_size_49 & atomics_a_mask_eq_1012;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1013 =
    atomics_a_mask_eq_1009 & atomics_a_mask_bit_49;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1013 =
    atomics_a_mask_acc_1009 | atomics_a_mask_size_49 & atomics_a_mask_eq_1013;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_50 = atomics_a_mask_sizeOH_8[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_50 = ~atomics_a_mask_bit_50;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_1014 =
    atomics_a_mask_eq_1010 & atomics_a_mask_nbit_50;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1014 =
    atomics_a_mask_acc_1010 | atomics_a_mask_size_50 & atomics_a_mask_eq_1014;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1015 =
    atomics_a_mask_eq_1010 & atomics_a_mask_bit_50;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1015 =
    atomics_a_mask_acc_1010 | atomics_a_mask_size_50 & atomics_a_mask_eq_1015;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1016 =
    atomics_a_mask_eq_1011 & atomics_a_mask_nbit_50;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1016 =
    atomics_a_mask_acc_1011 | atomics_a_mask_size_50 & atomics_a_mask_eq_1016;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1017 =
    atomics_a_mask_eq_1011 & atomics_a_mask_bit_50;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1017 =
    atomics_a_mask_acc_1011 | atomics_a_mask_size_50 & atomics_a_mask_eq_1017;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1018 =
    atomics_a_mask_eq_1012 & atomics_a_mask_nbit_50;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1018 =
    atomics_a_mask_acc_1012 | atomics_a_mask_size_50 & atomics_a_mask_eq_1018;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1019 =
    atomics_a_mask_eq_1012 & atomics_a_mask_bit_50;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1019 =
    atomics_a_mask_acc_1012 | atomics_a_mask_size_50 & atomics_a_mask_eq_1019;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1020 =
    atomics_a_mask_eq_1013 & atomics_a_mask_nbit_50;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1020 =
    atomics_a_mask_acc_1013 | atomics_a_mask_size_50 & atomics_a_mask_eq_1020;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1021 =
    atomics_a_mask_eq_1013 & atomics_a_mask_bit_50;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1021 =
    atomics_a_mask_acc_1013 | atomics_a_mask_size_50 & atomics_a_mask_eq_1021;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_51 = atomics_a_mask_sizeOH_8[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_51 = ~atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_1022 =
    atomics_a_mask_eq_1014 & atomics_a_mask_nbit_51;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1022 =
    atomics_a_mask_acc_1014 | atomics_a_mask_size_51 & atomics_a_mask_eq_1022;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1023 =
    atomics_a_mask_eq_1014 & atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1023 =
    atomics_a_mask_acc_1014 | atomics_a_mask_size_51 & atomics_a_mask_eq_1023;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1024 =
    atomics_a_mask_eq_1015 & atomics_a_mask_nbit_51;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1024 =
    atomics_a_mask_acc_1015 | atomics_a_mask_size_51 & atomics_a_mask_eq_1024;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1025 =
    atomics_a_mask_eq_1015 & atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1025 =
    atomics_a_mask_acc_1015 | atomics_a_mask_size_51 & atomics_a_mask_eq_1025;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1026 =
    atomics_a_mask_eq_1016 & atomics_a_mask_nbit_51;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1026 =
    atomics_a_mask_acc_1016 | atomics_a_mask_size_51 & atomics_a_mask_eq_1026;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1027 =
    atomics_a_mask_eq_1016 & atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1027 =
    atomics_a_mask_acc_1016 | atomics_a_mask_size_51 & atomics_a_mask_eq_1027;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1028 =
    atomics_a_mask_eq_1017 & atomics_a_mask_nbit_51;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1028 =
    atomics_a_mask_acc_1017 | atomics_a_mask_size_51 & atomics_a_mask_eq_1028;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1029 =
    atomics_a_mask_eq_1017 & atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1029 =
    atomics_a_mask_acc_1017 | atomics_a_mask_size_51 & atomics_a_mask_eq_1029;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1030 =
    atomics_a_mask_eq_1018 & atomics_a_mask_nbit_51;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1030 =
    atomics_a_mask_acc_1018 | atomics_a_mask_size_51 & atomics_a_mask_eq_1030;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1031 =
    atomics_a_mask_eq_1018 & atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1031 =
    atomics_a_mask_acc_1018 | atomics_a_mask_size_51 & atomics_a_mask_eq_1031;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1032 =
    atomics_a_mask_eq_1019 & atomics_a_mask_nbit_51;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1032 =
    atomics_a_mask_acc_1019 | atomics_a_mask_size_51 & atomics_a_mask_eq_1032;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1033 =
    atomics_a_mask_eq_1019 & atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1033 =
    atomics_a_mask_acc_1019 | atomics_a_mask_size_51 & atomics_a_mask_eq_1033;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1034 =
    atomics_a_mask_eq_1020 & atomics_a_mask_nbit_51;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1034 =
    atomics_a_mask_acc_1020 | atomics_a_mask_size_51 & atomics_a_mask_eq_1034;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1035 =
    atomics_a_mask_eq_1020 & atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1035 =
    atomics_a_mask_acc_1020 | atomics_a_mask_size_51 & atomics_a_mask_eq_1035;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1036 =
    atomics_a_mask_eq_1021 & atomics_a_mask_nbit_51;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1036 =
    atomics_a_mask_acc_1021 | atomics_a_mask_size_51 & atomics_a_mask_eq_1036;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1037 =
    atomics_a_mask_eq_1021 & atomics_a_mask_bit_51;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1037 =
    atomics_a_mask_acc_1021 | atomics_a_mask_size_51 & atomics_a_mask_eq_1037;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_52 = atomics_a_mask_sizeOH_8[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_52 = ~atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_1038 =
    atomics_a_mask_eq_1022 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1038 =
    atomics_a_mask_acc_1022 | atomics_a_mask_size_52 & atomics_a_mask_eq_1038;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1039 =
    atomics_a_mask_eq_1022 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1039 =
    atomics_a_mask_acc_1022 | atomics_a_mask_size_52 & atomics_a_mask_eq_1039;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1040 =
    atomics_a_mask_eq_1023 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1040 =
    atomics_a_mask_acc_1023 | atomics_a_mask_size_52 & atomics_a_mask_eq_1040;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1041 =
    atomics_a_mask_eq_1023 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1041 =
    atomics_a_mask_acc_1023 | atomics_a_mask_size_52 & atomics_a_mask_eq_1041;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1042 =
    atomics_a_mask_eq_1024 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1042 =
    atomics_a_mask_acc_1024 | atomics_a_mask_size_52 & atomics_a_mask_eq_1042;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1043 =
    atomics_a_mask_eq_1024 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1043 =
    atomics_a_mask_acc_1024 | atomics_a_mask_size_52 & atomics_a_mask_eq_1043;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1044 =
    atomics_a_mask_eq_1025 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1044 =
    atomics_a_mask_acc_1025 | atomics_a_mask_size_52 & atomics_a_mask_eq_1044;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1045 =
    atomics_a_mask_eq_1025 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1045 =
    atomics_a_mask_acc_1025 | atomics_a_mask_size_52 & atomics_a_mask_eq_1045;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1046 =
    atomics_a_mask_eq_1026 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1046 =
    atomics_a_mask_acc_1026 | atomics_a_mask_size_52 & atomics_a_mask_eq_1046;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1047 =
    atomics_a_mask_eq_1026 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1047 =
    atomics_a_mask_acc_1026 | atomics_a_mask_size_52 & atomics_a_mask_eq_1047;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1048 =
    atomics_a_mask_eq_1027 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1048 =
    atomics_a_mask_acc_1027 | atomics_a_mask_size_52 & atomics_a_mask_eq_1048;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1049 =
    atomics_a_mask_eq_1027 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1049 =
    atomics_a_mask_acc_1027 | atomics_a_mask_size_52 & atomics_a_mask_eq_1049;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1050 =
    atomics_a_mask_eq_1028 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1050 =
    atomics_a_mask_acc_1028 | atomics_a_mask_size_52 & atomics_a_mask_eq_1050;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1051 =
    atomics_a_mask_eq_1028 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1051 =
    atomics_a_mask_acc_1028 | atomics_a_mask_size_52 & atomics_a_mask_eq_1051;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1052 =
    atomics_a_mask_eq_1029 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1052 =
    atomics_a_mask_acc_1029 | atomics_a_mask_size_52 & atomics_a_mask_eq_1052;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1053 =
    atomics_a_mask_eq_1029 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1053 =
    atomics_a_mask_acc_1029 | atomics_a_mask_size_52 & atomics_a_mask_eq_1053;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1054 =
    atomics_a_mask_eq_1030 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1054 =
    atomics_a_mask_acc_1030 | atomics_a_mask_size_52 & atomics_a_mask_eq_1054;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1055 =
    atomics_a_mask_eq_1030 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1055 =
    atomics_a_mask_acc_1030 | atomics_a_mask_size_52 & atomics_a_mask_eq_1055;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1056 =
    atomics_a_mask_eq_1031 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1056 =
    atomics_a_mask_acc_1031 | atomics_a_mask_size_52 & atomics_a_mask_eq_1056;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1057 =
    atomics_a_mask_eq_1031 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1057 =
    atomics_a_mask_acc_1031 | atomics_a_mask_size_52 & atomics_a_mask_eq_1057;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1058 =
    atomics_a_mask_eq_1032 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1058 =
    atomics_a_mask_acc_1032 | atomics_a_mask_size_52 & atomics_a_mask_eq_1058;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1059 =
    atomics_a_mask_eq_1032 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1059 =
    atomics_a_mask_acc_1032 | atomics_a_mask_size_52 & atomics_a_mask_eq_1059;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1060 =
    atomics_a_mask_eq_1033 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1060 =
    atomics_a_mask_acc_1033 | atomics_a_mask_size_52 & atomics_a_mask_eq_1060;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1061 =
    atomics_a_mask_eq_1033 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1061 =
    atomics_a_mask_acc_1033 | atomics_a_mask_size_52 & atomics_a_mask_eq_1061;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1062 =
    atomics_a_mask_eq_1034 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1062 =
    atomics_a_mask_acc_1034 | atomics_a_mask_size_52 & atomics_a_mask_eq_1062;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1063 =
    atomics_a_mask_eq_1034 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1063 =
    atomics_a_mask_acc_1034 | atomics_a_mask_size_52 & atomics_a_mask_eq_1063;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1064 =
    atomics_a_mask_eq_1035 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1064 =
    atomics_a_mask_acc_1035 | atomics_a_mask_size_52 & atomics_a_mask_eq_1064;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1065 =
    atomics_a_mask_eq_1035 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1065 =
    atomics_a_mask_acc_1035 | atomics_a_mask_size_52 & atomics_a_mask_eq_1065;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1066 =
    atomics_a_mask_eq_1036 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1066 =
    atomics_a_mask_acc_1036 | atomics_a_mask_size_52 & atomics_a_mask_eq_1066;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1067 =
    atomics_a_mask_eq_1036 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1067 =
    atomics_a_mask_acc_1036 | atomics_a_mask_size_52 & atomics_a_mask_eq_1067;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1068 =
    atomics_a_mask_eq_1037 & atomics_a_mask_nbit_52;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1068 =
    atomics_a_mask_acc_1037 | atomics_a_mask_size_52 & atomics_a_mask_eq_1068;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1069 =
    atomics_a_mask_eq_1037 & atomics_a_mask_bit_52;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1069 =
    atomics_a_mask_acc_1037 | atomics_a_mask_size_52 & atomics_a_mask_eq_1069;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_size_53 = atomics_a_mask_sizeOH_8[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire              atomics_a_mask_nbit_53 = ~atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              atomics_a_mask_eq_1070 =
    atomics_a_mask_eq_1038 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1070 =
    atomics_a_mask_acc_1038 | atomics_a_mask_size_53 & atomics_a_mask_eq_1070;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1071 =
    atomics_a_mask_eq_1038 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1071 =
    atomics_a_mask_acc_1038 | atomics_a_mask_size_53 & atomics_a_mask_eq_1071;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1072 =
    atomics_a_mask_eq_1039 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1072 =
    atomics_a_mask_acc_1039 | atomics_a_mask_size_53 & atomics_a_mask_eq_1072;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1073 =
    atomics_a_mask_eq_1039 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1073 =
    atomics_a_mask_acc_1039 | atomics_a_mask_size_53 & atomics_a_mask_eq_1073;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1074 =
    atomics_a_mask_eq_1040 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1074 =
    atomics_a_mask_acc_1040 | atomics_a_mask_size_53 & atomics_a_mask_eq_1074;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1075 =
    atomics_a_mask_eq_1040 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1075 =
    atomics_a_mask_acc_1040 | atomics_a_mask_size_53 & atomics_a_mask_eq_1075;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1076 =
    atomics_a_mask_eq_1041 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1076 =
    atomics_a_mask_acc_1041 | atomics_a_mask_size_53 & atomics_a_mask_eq_1076;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1077 =
    atomics_a_mask_eq_1041 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1077 =
    atomics_a_mask_acc_1041 | atomics_a_mask_size_53 & atomics_a_mask_eq_1077;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1078 =
    atomics_a_mask_eq_1042 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1078 =
    atomics_a_mask_acc_1042 | atomics_a_mask_size_53 & atomics_a_mask_eq_1078;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1079 =
    atomics_a_mask_eq_1042 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1079 =
    atomics_a_mask_acc_1042 | atomics_a_mask_size_53 & atomics_a_mask_eq_1079;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1080 =
    atomics_a_mask_eq_1043 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1080 =
    atomics_a_mask_acc_1043 | atomics_a_mask_size_53 & atomics_a_mask_eq_1080;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1081 =
    atomics_a_mask_eq_1043 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1081 =
    atomics_a_mask_acc_1043 | atomics_a_mask_size_53 & atomics_a_mask_eq_1081;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1082 =
    atomics_a_mask_eq_1044 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1082 =
    atomics_a_mask_acc_1044 | atomics_a_mask_size_53 & atomics_a_mask_eq_1082;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1083 =
    atomics_a_mask_eq_1044 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1083 =
    atomics_a_mask_acc_1044 | atomics_a_mask_size_53 & atomics_a_mask_eq_1083;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1084 =
    atomics_a_mask_eq_1045 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1084 =
    atomics_a_mask_acc_1045 | atomics_a_mask_size_53 & atomics_a_mask_eq_1084;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1085 =
    atomics_a_mask_eq_1045 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1085 =
    atomics_a_mask_acc_1045 | atomics_a_mask_size_53 & atomics_a_mask_eq_1085;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1086 =
    atomics_a_mask_eq_1046 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1086 =
    atomics_a_mask_acc_1046 | atomics_a_mask_size_53 & atomics_a_mask_eq_1086;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1087 =
    atomics_a_mask_eq_1046 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1087 =
    atomics_a_mask_acc_1046 | atomics_a_mask_size_53 & atomics_a_mask_eq_1087;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1088 =
    atomics_a_mask_eq_1047 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1088 =
    atomics_a_mask_acc_1047 | atomics_a_mask_size_53 & atomics_a_mask_eq_1088;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1089 =
    atomics_a_mask_eq_1047 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1089 =
    atomics_a_mask_acc_1047 | atomics_a_mask_size_53 & atomics_a_mask_eq_1089;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1090 =
    atomics_a_mask_eq_1048 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1090 =
    atomics_a_mask_acc_1048 | atomics_a_mask_size_53 & atomics_a_mask_eq_1090;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1091 =
    atomics_a_mask_eq_1048 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1091 =
    atomics_a_mask_acc_1048 | atomics_a_mask_size_53 & atomics_a_mask_eq_1091;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1092 =
    atomics_a_mask_eq_1049 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1092 =
    atomics_a_mask_acc_1049 | atomics_a_mask_size_53 & atomics_a_mask_eq_1092;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1093 =
    atomics_a_mask_eq_1049 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1093 =
    atomics_a_mask_acc_1049 | atomics_a_mask_size_53 & atomics_a_mask_eq_1093;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1094 =
    atomics_a_mask_eq_1050 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1094 =
    atomics_a_mask_acc_1050 | atomics_a_mask_size_53 & atomics_a_mask_eq_1094;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1095 =
    atomics_a_mask_eq_1050 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1095 =
    atomics_a_mask_acc_1050 | atomics_a_mask_size_53 & atomics_a_mask_eq_1095;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1096 =
    atomics_a_mask_eq_1051 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1096 =
    atomics_a_mask_acc_1051 | atomics_a_mask_size_53 & atomics_a_mask_eq_1096;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1097 =
    atomics_a_mask_eq_1051 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1097 =
    atomics_a_mask_acc_1051 | atomics_a_mask_size_53 & atomics_a_mask_eq_1097;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1098 =
    atomics_a_mask_eq_1052 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1098 =
    atomics_a_mask_acc_1052 | atomics_a_mask_size_53 & atomics_a_mask_eq_1098;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1099 =
    atomics_a_mask_eq_1052 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1099 =
    atomics_a_mask_acc_1052 | atomics_a_mask_size_53 & atomics_a_mask_eq_1099;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1100 =
    atomics_a_mask_eq_1053 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1100 =
    atomics_a_mask_acc_1053 | atomics_a_mask_size_53 & atomics_a_mask_eq_1100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1101 =
    atomics_a_mask_eq_1053 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1101 =
    atomics_a_mask_acc_1053 | atomics_a_mask_size_53 & atomics_a_mask_eq_1101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1102 =
    atomics_a_mask_eq_1054 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1102 =
    atomics_a_mask_acc_1054 | atomics_a_mask_size_53 & atomics_a_mask_eq_1102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1103 =
    atomics_a_mask_eq_1054 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1103 =
    atomics_a_mask_acc_1054 | atomics_a_mask_size_53 & atomics_a_mask_eq_1103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1104 =
    atomics_a_mask_eq_1055 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1104 =
    atomics_a_mask_acc_1055 | atomics_a_mask_size_53 & atomics_a_mask_eq_1104;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1105 =
    atomics_a_mask_eq_1055 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1105 =
    atomics_a_mask_acc_1055 | atomics_a_mask_size_53 & atomics_a_mask_eq_1105;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1106 =
    atomics_a_mask_eq_1056 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1106 =
    atomics_a_mask_acc_1056 | atomics_a_mask_size_53 & atomics_a_mask_eq_1106;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1107 =
    atomics_a_mask_eq_1056 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1107 =
    atomics_a_mask_acc_1056 | atomics_a_mask_size_53 & atomics_a_mask_eq_1107;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1108 =
    atomics_a_mask_eq_1057 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1108 =
    atomics_a_mask_acc_1057 | atomics_a_mask_size_53 & atomics_a_mask_eq_1108;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1109 =
    atomics_a_mask_eq_1057 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1109 =
    atomics_a_mask_acc_1057 | atomics_a_mask_size_53 & atomics_a_mask_eq_1109;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1110 =
    atomics_a_mask_eq_1058 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1110 =
    atomics_a_mask_acc_1058 | atomics_a_mask_size_53 & atomics_a_mask_eq_1110;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1111 =
    atomics_a_mask_eq_1058 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1111 =
    atomics_a_mask_acc_1058 | atomics_a_mask_size_53 & atomics_a_mask_eq_1111;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1112 =
    atomics_a_mask_eq_1059 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1112 =
    atomics_a_mask_acc_1059 | atomics_a_mask_size_53 & atomics_a_mask_eq_1112;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1113 =
    atomics_a_mask_eq_1059 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1113 =
    atomics_a_mask_acc_1059 | atomics_a_mask_size_53 & atomics_a_mask_eq_1113;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1114 =
    atomics_a_mask_eq_1060 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1114 =
    atomics_a_mask_acc_1060 | atomics_a_mask_size_53 & atomics_a_mask_eq_1114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1115 =
    atomics_a_mask_eq_1060 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1115 =
    atomics_a_mask_acc_1060 | atomics_a_mask_size_53 & atomics_a_mask_eq_1115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1116 =
    atomics_a_mask_eq_1061 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1116 =
    atomics_a_mask_acc_1061 | atomics_a_mask_size_53 & atomics_a_mask_eq_1116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1117 =
    atomics_a_mask_eq_1061 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1117 =
    atomics_a_mask_acc_1061 | atomics_a_mask_size_53 & atomics_a_mask_eq_1117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1118 =
    atomics_a_mask_eq_1062 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1118 =
    atomics_a_mask_acc_1062 | atomics_a_mask_size_53 & atomics_a_mask_eq_1118;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1119 =
    atomics_a_mask_eq_1062 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1119 =
    atomics_a_mask_acc_1062 | atomics_a_mask_size_53 & atomics_a_mask_eq_1119;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1120 =
    atomics_a_mask_eq_1063 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1120 =
    atomics_a_mask_acc_1063 | atomics_a_mask_size_53 & atomics_a_mask_eq_1120;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1121 =
    atomics_a_mask_eq_1063 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1121 =
    atomics_a_mask_acc_1063 | atomics_a_mask_size_53 & atomics_a_mask_eq_1121;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1122 =
    atomics_a_mask_eq_1064 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1122 =
    atomics_a_mask_acc_1064 | atomics_a_mask_size_53 & atomics_a_mask_eq_1122;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1123 =
    atomics_a_mask_eq_1064 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1123 =
    atomics_a_mask_acc_1064 | atomics_a_mask_size_53 & atomics_a_mask_eq_1123;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1124 =
    atomics_a_mask_eq_1065 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1124 =
    atomics_a_mask_acc_1065 | atomics_a_mask_size_53 & atomics_a_mask_eq_1124;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1125 =
    atomics_a_mask_eq_1065 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1125 =
    atomics_a_mask_acc_1065 | atomics_a_mask_size_53 & atomics_a_mask_eq_1125;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1126 =
    atomics_a_mask_eq_1066 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1126 =
    atomics_a_mask_acc_1066 | atomics_a_mask_size_53 & atomics_a_mask_eq_1126;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1127 =
    atomics_a_mask_eq_1066 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1127 =
    atomics_a_mask_acc_1066 | atomics_a_mask_size_53 & atomics_a_mask_eq_1127;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1128 =
    atomics_a_mask_eq_1067 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1128 =
    atomics_a_mask_acc_1067 | atomics_a_mask_size_53 & atomics_a_mask_eq_1128;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1129 =
    atomics_a_mask_eq_1067 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1129 =
    atomics_a_mask_acc_1067 | atomics_a_mask_size_53 & atomics_a_mask_eq_1129;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1130 =
    atomics_a_mask_eq_1068 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1130 =
    atomics_a_mask_acc_1068 | atomics_a_mask_size_53 & atomics_a_mask_eq_1130;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1131 =
    atomics_a_mask_eq_1068 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1131 =
    atomics_a_mask_acc_1068 | atomics_a_mask_size_53 & atomics_a_mask_eq_1131;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1132 =
    atomics_a_mask_eq_1069 & atomics_a_mask_nbit_53;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              atomics_a_mask_acc_1132 =
    atomics_a_mask_acc_1069 | atomics_a_mask_size_53 & atomics_a_mask_eq_1132;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire              atomics_a_mask_eq_1133 =
    atomics_a_mask_eq_1069 & atomics_a_mask_bit_53;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              atomics_a_mask_acc_1133 =
    atomics_a_mask_acc_1069 | atomics_a_mask_size_53 & atomics_a_mask_eq_1133;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_lo_8 =
    {atomics_a_mask_acc_1071, atomics_a_mask_acc_1070};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_lo_hi_8 =
    {atomics_a_mask_acc_1073, atomics_a_mask_acc_1072};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_lo_8 =
    {atomics_a_mask_lo_lo_lo_lo_hi_8, atomics_a_mask_lo_lo_lo_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_lo_8 =
    {atomics_a_mask_acc_1075, atomics_a_mask_acc_1074};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_lo_hi_hi_8 =
    {atomics_a_mask_acc_1077, atomics_a_mask_acc_1076};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_lo_hi_8 =
    {atomics_a_mask_lo_lo_lo_hi_hi_8, atomics_a_mask_lo_lo_lo_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_lo_8 =
    {atomics_a_mask_lo_lo_lo_hi_8, atomics_a_mask_lo_lo_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_lo_8 =
    {atomics_a_mask_acc_1079, atomics_a_mask_acc_1078};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_lo_hi_8 =
    {atomics_a_mask_acc_1081, atomics_a_mask_acc_1080};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_lo_8 =
    {atomics_a_mask_lo_lo_hi_lo_hi_8, atomics_a_mask_lo_lo_hi_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_lo_8 =
    {atomics_a_mask_acc_1083, atomics_a_mask_acc_1082};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_lo_hi_hi_hi_8 =
    {atomics_a_mask_acc_1085, atomics_a_mask_acc_1084};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_lo_hi_hi_8 =
    {atomics_a_mask_lo_lo_hi_hi_hi_8, atomics_a_mask_lo_lo_hi_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_lo_hi_8 =
    {atomics_a_mask_lo_lo_hi_hi_8, atomics_a_mask_lo_lo_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_lo_8 =
    {atomics_a_mask_lo_lo_hi_8, atomics_a_mask_lo_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_lo_8 =
    {atomics_a_mask_acc_1087, atomics_a_mask_acc_1086};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_lo_hi_8 =
    {atomics_a_mask_acc_1089, atomics_a_mask_acc_1088};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_lo_8 =
    {atomics_a_mask_lo_hi_lo_lo_hi_8, atomics_a_mask_lo_hi_lo_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_lo_8 =
    {atomics_a_mask_acc_1091, atomics_a_mask_acc_1090};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_lo_hi_hi_8 =
    {atomics_a_mask_acc_1093, atomics_a_mask_acc_1092};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_lo_hi_8 =
    {atomics_a_mask_lo_hi_lo_hi_hi_8, atomics_a_mask_lo_hi_lo_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_lo_8 =
    {atomics_a_mask_lo_hi_lo_hi_8, atomics_a_mask_lo_hi_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_lo_8 =
    {atomics_a_mask_acc_1095, atomics_a_mask_acc_1094};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_lo_hi_8 =
    {atomics_a_mask_acc_1097, atomics_a_mask_acc_1096};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_lo_8 =
    {atomics_a_mask_lo_hi_hi_lo_hi_8, atomics_a_mask_lo_hi_hi_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_lo_8 =
    {atomics_a_mask_acc_1099, atomics_a_mask_acc_1098};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_lo_hi_hi_hi_hi_8 =
    {atomics_a_mask_acc_1101, atomics_a_mask_acc_1100};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_lo_hi_hi_hi_8 =
    {atomics_a_mask_lo_hi_hi_hi_hi_8, atomics_a_mask_lo_hi_hi_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_lo_hi_hi_8 =
    {atomics_a_mask_lo_hi_hi_hi_8, atomics_a_mask_lo_hi_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_lo_hi_8 =
    {atomics_a_mask_lo_hi_hi_8, atomics_a_mask_lo_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_lo_8 =
    {atomics_a_mask_lo_hi_8, atomics_a_mask_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_lo_8 =
    {atomics_a_mask_acc_1103, atomics_a_mask_acc_1102};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_lo_hi_8 =
    {atomics_a_mask_acc_1105, atomics_a_mask_acc_1104};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_lo_8 =
    {atomics_a_mask_hi_lo_lo_lo_hi_8, atomics_a_mask_hi_lo_lo_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_lo_8 =
    {atomics_a_mask_acc_1107, atomics_a_mask_acc_1106};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_lo_hi_hi_8 =
    {atomics_a_mask_acc_1109, atomics_a_mask_acc_1108};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_lo_hi_8 =
    {atomics_a_mask_hi_lo_lo_hi_hi_8, atomics_a_mask_hi_lo_lo_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_lo_8 =
    {atomics_a_mask_hi_lo_lo_hi_8, atomics_a_mask_hi_lo_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_lo_8 =
    {atomics_a_mask_acc_1111, atomics_a_mask_acc_1110};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_lo_hi_8 =
    {atomics_a_mask_acc_1113, atomics_a_mask_acc_1112};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_lo_8 =
    {atomics_a_mask_hi_lo_hi_lo_hi_8, atomics_a_mask_hi_lo_hi_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_lo_8 =
    {atomics_a_mask_acc_1115, atomics_a_mask_acc_1114};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_lo_hi_hi_hi_8 =
    {atomics_a_mask_acc_1117, atomics_a_mask_acc_1116};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_lo_hi_hi_8 =
    {atomics_a_mask_hi_lo_hi_hi_hi_8, atomics_a_mask_hi_lo_hi_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_lo_hi_8 =
    {atomics_a_mask_hi_lo_hi_hi_8, atomics_a_mask_hi_lo_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_lo_8 =
    {atomics_a_mask_hi_lo_hi_8, atomics_a_mask_hi_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_lo_8 =
    {atomics_a_mask_acc_1119, atomics_a_mask_acc_1118};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_lo_hi_8 =
    {atomics_a_mask_acc_1121, atomics_a_mask_acc_1120};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_lo_8 =
    {atomics_a_mask_hi_hi_lo_lo_hi_8, atomics_a_mask_hi_hi_lo_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_lo_8 =
    {atomics_a_mask_acc_1123, atomics_a_mask_acc_1122};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_lo_hi_hi_8 =
    {atomics_a_mask_acc_1125, atomics_a_mask_acc_1124};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_lo_hi_8 =
    {atomics_a_mask_hi_hi_lo_hi_hi_8, atomics_a_mask_hi_hi_lo_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_lo_8 =
    {atomics_a_mask_hi_hi_lo_hi_8, atomics_a_mask_hi_hi_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_lo_8 =
    {atomics_a_mask_acc_1127, atomics_a_mask_acc_1126};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_lo_hi_8 =
    {atomics_a_mask_acc_1129, atomics_a_mask_acc_1128};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_lo_8 =
    {atomics_a_mask_hi_hi_hi_lo_hi_8, atomics_a_mask_hi_hi_hi_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_lo_8 =
    {atomics_a_mask_acc_1131, atomics_a_mask_acc_1130};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]        atomics_a_mask_hi_hi_hi_hi_hi_8 =
    {atomics_a_mask_acc_1133, atomics_a_mask_acc_1132};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]        atomics_a_mask_hi_hi_hi_hi_8 =
    {atomics_a_mask_hi_hi_hi_hi_hi_8, atomics_a_mask_hi_hi_hi_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]        atomics_a_mask_hi_hi_hi_8 =
    {atomics_a_mask_hi_hi_hi_hi_8, atomics_a_mask_hi_hi_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]       atomics_a_mask_hi_hi_8 =
    {atomics_a_mask_hi_hi_hi_8, atomics_a_mask_hi_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [31:0]       atomics_a_mask_hi_8 =
    {atomics_a_mask_hi_hi_8, atomics_a_mask_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [63:0]       atomics_a_8_mask = {atomics_a_mask_hi_8, atomics_a_mask_lo_8};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire [2:0]        atomics_opcode =
    _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_35
      ? 3'h2
      : _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30
        | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28
          ? 3'h3
          : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/package.scala:16:47
  wire [2:0]        atomics_param =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? 3'h3
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? 3'h2
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? 3'h1
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? 3'h0
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? 3'h4
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? 3'h2
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? 3'h1
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                | ~_metaArb_io_in_3_bits_data_c_cat_T_28
                                  ? 3'h0
                                  : 3'h3;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, :1178:19, src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/package.scala:16:47
  wire [3:0]        atomics_size =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_size
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_size
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_size
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_size
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_size
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_size
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_size
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_size
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? atomics_a_size
                                      : 4'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  wire              atomics_source =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_source
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_source
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_source
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_source
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_source
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_source
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_source
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_source
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                    & atomics_a_source;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  wire [31:0]       atomics_address =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_address
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_address
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_address
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_address
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_address
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_address
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_address
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_address
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? atomics_a_address
                                      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  wire [63:0]       atomics_mask =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_mask
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_mask
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_mask
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_mask
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_mask
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_mask
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_mask
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_mask
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? atomics_a_mask
                                      : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  wire [511:0]      atomics_data =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_data
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_data
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_data
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_data
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_data
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_data
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_data
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_data
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? atomics_a_data
                                      : 512'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/Edges.scala:393:17, :508:17, :524:17, src/main/scala/util/package.scala:16:47
  assign tl_out_a_valid =
    s2_valid_uncached_pending | s2_valid_cached_miss
    & ~(release_ack_wait & (s2_req_addr[21:6] ^ release_ack_addr[21:6]) == 16'h0)
    & ~s2_victim_dirty;	// src/main/scala/rocket/DCache.scala:136:22, :203:33, :204:29, :316:19, :344:40, :402:60, :407:64, :581:32, :583:{8,27,43,118,127}, :584:91, src/main/scala/util/Misc.scala:38:9
  wire [31:0]       tl_out_a_bits_a_address = {s2_req_addr[31:6], 6'h0};	// src/main/scala/rocket/DCache.scala:316:19, :453:49, :1186:60, src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:347:17
  wire [2:0]        tl_out_a_bits_a_param = {1'h0, s2_grow_param};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Edges.scala:347:17, :350:15, src/main/scala/util/Misc.scala:35:36
  wire              tl_out_a_bits_a_mask_eq_1 = tl_out_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_nbit = ~tl_out_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              tl_out_a_bits_a_mask_eq = tl_out_a_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_nbit_1 = ~tl_out_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              tl_out_a_bits_a_mask_eq_2 =
    tl_out_a_bits_a_mask_eq & tl_out_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_3 =
    tl_out_a_bits_a_mask_eq & tl_out_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_4 =
    tl_out_a_bits_a_mask_eq_1 & tl_out_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_5 =
    tl_out_a_bits_a_mask_eq_1 & tl_out_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_nbit_2 = ~tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              tl_out_a_bits_a_mask_eq_6 =
    tl_out_a_bits_a_mask_eq_2 & tl_out_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_7 =
    tl_out_a_bits_a_mask_eq_2 & tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_8 =
    tl_out_a_bits_a_mask_eq_3 & tl_out_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_9 =
    tl_out_a_bits_a_mask_eq_3 & tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_10 =
    tl_out_a_bits_a_mask_eq_4 & tl_out_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_11 =
    tl_out_a_bits_a_mask_eq_4 & tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_12 =
    tl_out_a_bits_a_mask_eq_5 & tl_out_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_13 =
    tl_out_a_bits_a_mask_eq_5 & tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_nbit_3 = ~tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              tl_out_a_bits_a_mask_eq_14 =
    tl_out_a_bits_a_mask_eq_6 & tl_out_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_15 =
    tl_out_a_bits_a_mask_eq_6 & tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_16 =
    tl_out_a_bits_a_mask_eq_7 & tl_out_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_17 =
    tl_out_a_bits_a_mask_eq_7 & tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_18 =
    tl_out_a_bits_a_mask_eq_8 & tl_out_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_19 =
    tl_out_a_bits_a_mask_eq_8 & tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_20 =
    tl_out_a_bits_a_mask_eq_9 & tl_out_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_21 =
    tl_out_a_bits_a_mask_eq_9 & tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_22 =
    tl_out_a_bits_a_mask_eq_10 & tl_out_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_23 =
    tl_out_a_bits_a_mask_eq_10 & tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_24 =
    tl_out_a_bits_a_mask_eq_11 & tl_out_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_25 =
    tl_out_a_bits_a_mask_eq_11 & tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_26 =
    tl_out_a_bits_a_mask_eq_12 & tl_out_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_27 =
    tl_out_a_bits_a_mask_eq_12 & tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_28 =
    tl_out_a_bits_a_mask_eq_13 & tl_out_a_bits_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_29 =
    tl_out_a_bits_a_mask_eq_13 & tl_out_a_bits_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_nbit_4 = ~tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              tl_out_a_bits_a_mask_eq_30 =
    tl_out_a_bits_a_mask_eq_14 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_31 =
    tl_out_a_bits_a_mask_eq_14 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_32 =
    tl_out_a_bits_a_mask_eq_15 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_33 =
    tl_out_a_bits_a_mask_eq_15 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_34 =
    tl_out_a_bits_a_mask_eq_16 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_35 =
    tl_out_a_bits_a_mask_eq_16 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_36 =
    tl_out_a_bits_a_mask_eq_17 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_37 =
    tl_out_a_bits_a_mask_eq_17 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_38 =
    tl_out_a_bits_a_mask_eq_18 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_39 =
    tl_out_a_bits_a_mask_eq_18 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_40 =
    tl_out_a_bits_a_mask_eq_19 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_41 =
    tl_out_a_bits_a_mask_eq_19 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_42 =
    tl_out_a_bits_a_mask_eq_20 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_43 =
    tl_out_a_bits_a_mask_eq_20 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_44 =
    tl_out_a_bits_a_mask_eq_21 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_45 =
    tl_out_a_bits_a_mask_eq_21 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_46 =
    tl_out_a_bits_a_mask_eq_22 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_47 =
    tl_out_a_bits_a_mask_eq_22 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_48 =
    tl_out_a_bits_a_mask_eq_23 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_49 =
    tl_out_a_bits_a_mask_eq_23 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_50 =
    tl_out_a_bits_a_mask_eq_24 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_51 =
    tl_out_a_bits_a_mask_eq_24 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_52 =
    tl_out_a_bits_a_mask_eq_25 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_53 =
    tl_out_a_bits_a_mask_eq_25 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_54 =
    tl_out_a_bits_a_mask_eq_26 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_55 =
    tl_out_a_bits_a_mask_eq_26 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_56 =
    tl_out_a_bits_a_mask_eq_27 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_57 =
    tl_out_a_bits_a_mask_eq_27 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_58 =
    tl_out_a_bits_a_mask_eq_28 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_59 =
    tl_out_a_bits_a_mask_eq_28 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_60 =
    tl_out_a_bits_a_mask_eq_29 & tl_out_a_bits_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_61 =
    tl_out_a_bits_a_mask_eq_29 & tl_out_a_bits_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_nbit_5 = ~tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire              tl_out_a_bits_a_mask_eq_62 =
    tl_out_a_bits_a_mask_eq_30 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_63 =
    tl_out_a_bits_a_mask_eq_30 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_64 =
    tl_out_a_bits_a_mask_eq_31 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_65 =
    tl_out_a_bits_a_mask_eq_31 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_66 =
    tl_out_a_bits_a_mask_eq_32 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_67 =
    tl_out_a_bits_a_mask_eq_32 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_68 =
    tl_out_a_bits_a_mask_eq_33 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_69 =
    tl_out_a_bits_a_mask_eq_33 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_70 =
    tl_out_a_bits_a_mask_eq_34 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_71 =
    tl_out_a_bits_a_mask_eq_34 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_72 =
    tl_out_a_bits_a_mask_eq_35 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_73 =
    tl_out_a_bits_a_mask_eq_35 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_74 =
    tl_out_a_bits_a_mask_eq_36 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_75 =
    tl_out_a_bits_a_mask_eq_36 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_76 =
    tl_out_a_bits_a_mask_eq_37 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_77 =
    tl_out_a_bits_a_mask_eq_37 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_78 =
    tl_out_a_bits_a_mask_eq_38 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_79 =
    tl_out_a_bits_a_mask_eq_38 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_80 =
    tl_out_a_bits_a_mask_eq_39 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_81 =
    tl_out_a_bits_a_mask_eq_39 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_82 =
    tl_out_a_bits_a_mask_eq_40 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_83 =
    tl_out_a_bits_a_mask_eq_40 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_84 =
    tl_out_a_bits_a_mask_eq_41 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_85 =
    tl_out_a_bits_a_mask_eq_41 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_86 =
    tl_out_a_bits_a_mask_eq_42 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_87 =
    tl_out_a_bits_a_mask_eq_42 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_88 =
    tl_out_a_bits_a_mask_eq_43 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_89 =
    tl_out_a_bits_a_mask_eq_43 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_90 =
    tl_out_a_bits_a_mask_eq_44 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_91 =
    tl_out_a_bits_a_mask_eq_44 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_92 =
    tl_out_a_bits_a_mask_eq_45 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_93 =
    tl_out_a_bits_a_mask_eq_45 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_94 =
    tl_out_a_bits_a_mask_eq_46 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_95 =
    tl_out_a_bits_a_mask_eq_46 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_96 =
    tl_out_a_bits_a_mask_eq_47 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_97 =
    tl_out_a_bits_a_mask_eq_47 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_98 =
    tl_out_a_bits_a_mask_eq_48 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_99 =
    tl_out_a_bits_a_mask_eq_48 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_100 =
    tl_out_a_bits_a_mask_eq_49 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_101 =
    tl_out_a_bits_a_mask_eq_49 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_102 =
    tl_out_a_bits_a_mask_eq_50 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_103 =
    tl_out_a_bits_a_mask_eq_50 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_104 =
    tl_out_a_bits_a_mask_eq_51 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_105 =
    tl_out_a_bits_a_mask_eq_51 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_106 =
    tl_out_a_bits_a_mask_eq_52 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_107 =
    tl_out_a_bits_a_mask_eq_52 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_108 =
    tl_out_a_bits_a_mask_eq_53 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_109 =
    tl_out_a_bits_a_mask_eq_53 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_110 =
    tl_out_a_bits_a_mask_eq_54 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_111 =
    tl_out_a_bits_a_mask_eq_54 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_112 =
    tl_out_a_bits_a_mask_eq_55 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_113 =
    tl_out_a_bits_a_mask_eq_55 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_114 =
    tl_out_a_bits_a_mask_eq_56 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_115 =
    tl_out_a_bits_a_mask_eq_56 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_116 =
    tl_out_a_bits_a_mask_eq_57 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_117 =
    tl_out_a_bits_a_mask_eq_57 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_118 =
    tl_out_a_bits_a_mask_eq_58 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_119 =
    tl_out_a_bits_a_mask_eq_58 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_120 =
    tl_out_a_bits_a_mask_eq_59 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_121 =
    tl_out_a_bits_a_mask_eq_59 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_122 =
    tl_out_a_bits_a_mask_eq_60 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_123 =
    tl_out_a_bits_a_mask_eq_60 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire              tl_out_a_bits_a_mask_eq_124 =
    tl_out_a_bits_a_mask_eq_61 & tl_out_a_bits_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire              tl_out_a_bits_a_mask_eq_125 =
    tl_out_a_bits_a_mask_eq_61 & tl_out_a_bits_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  assign tl_out_a_bits_opcode =
    s2_uncached
      ? (s2_write
           ? (_metaArb_io_in_3_bits_data_c_cat_T_24
                ? 3'h1
                : s2_read ? atomics_opcode : 3'h0)
           : 3'h4)
      : 3'h6;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, :801:21, :831:48, :833:21, :1178:19, src/main/scala/tilelink/Edges.scala:378:17, :508:17
  assign tl_out_a_bits_param =
    s2_uncached
      ? (~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read
           ? 3'h0
           : atomics_param)
      : tl_out_a_bits_a_param;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:{8,9}, :587:8, :588:{8,9}, :1178:19, src/main/scala/tilelink/Edges.scala:347:17
  assign tl_out_a_bits_size =
    s2_uncached
      ? (s2_write
           ? (_metaArb_io_in_3_bits_data_c_cat_T_24
                ? putpartial_size
                : s2_read ? atomics_size : put_size)
           : get_size)
      : 4'h6;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, :841:52, :842:23, :847:23, src/main/scala/tilelink/Edges.scala:454:17, :473:17, :492:17
  assign tl_out_a_bits_source =
    s2_uncached
    & (s2_write
         ? (_metaArb_io_in_3_bits_data_c_cat_T_24
              ? putpartial_source
              : s2_read ? atomics_source : put_source)
         : get_source);	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:454:17, :473:17, :492:17
  assign tl_out_a_bits_address =
    s2_uncached
      ? (s2_write
           ? (_metaArb_io_in_3_bits_data_c_cat_T_24
                ? putpartial_address
                : s2_read ? atomics_address : put_address)
           : get_address)
      : tl_out_a_bits_a_address;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:347:17, :454:17, :473:17, :492:17
  assign tl_out_a_bits_mask =
    s2_uncached
      ? (s2_write
           ? (_metaArb_io_in_3_bits_data_c_cat_T_24
                ? putpartial_mask
                : s2_read ? atomics_mask : put_mask)
           : get_mask)
      : 64'hFFFFFFFFFFFFFFFF;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:454:17, :473:17, :492:17, src/main/scala/util/Misc.scala:222:10
  assign tl_out_a_bits_data =
    s2_uncached & s2_write
      ? (_metaArb_io_in_3_bits_data_c_cat_T_24
           ? putpartial_data
           : s2_read ? atomics_data : put_data)
      : 512'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:393:17, :473:17, :492:17
  assign tl_out_a_bits_user_amba_prot_privileged = (&s2_req_dprv) | s2_pma_cacheable;	// src/main/scala/rocket/DCache.scala:136:22, :316:19, :320:19, :594:{34,46}
  wire              a_sel = a_sel_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:607:66
  wire              _io_cpu_perf_acquire_T = tl_out_a_ready & tl_out_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:136:22
  wire              nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              _io_errors_bus_valid_T = nodeOut_d_ready & nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [26:0]       _beats1_decode_T_1 = 27'hFFF << nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:243:71
  wire [5:0]        beats1_decode = ~(_beats1_decode_T_1[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire              beats1_opdata = nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [5:0]        beats1 = beats1_opdata ? beats1_decode : 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [5:0]        counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]        counter1 = counter - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire              d_first = counter == 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire              d_last = counter == 6'h1 | beats1 == 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, src/main/scala/util/Misc.scala:202:81
  wire              d_done = d_last & _io_errors_bus_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]        count = beats1 & ~counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [11:0]       d_address_inc = {count, 6'h0};	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:235:25, :270:29
  wire              grantIsUncachedData = nodeOut_d_bits_opcode == 3'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/package.scala:16:47
  wire              grantIsUncached =
    grantIsUncachedData | nodeOut_d_bits_opcode == 3'h0 | nodeOut_d_bits_opcode == 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:1178:19, src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/package.scala:16:47, :81:59
  wire [31:0]       tl_d_data_encoded_lo_lo_lo_lo_1 =
    {tl_d_data_encoded_lo_lo_lo_lo_hi_1, tl_d_data_encoded_lo_lo_lo_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_lo_lo_hi_1 =
    {tl_d_data_encoded_lo_lo_lo_hi_hi_1, tl_d_data_encoded_lo_lo_lo_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_lo_lo_lo_1 =
    {tl_d_data_encoded_lo_lo_lo_hi_1, tl_d_data_encoded_lo_lo_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_lo_hi_lo_1 =
    {tl_d_data_encoded_lo_lo_hi_lo_hi_1, tl_d_data_encoded_lo_lo_hi_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_lo_hi_hi_1 =
    {tl_d_data_encoded_lo_lo_hi_hi_hi_1, tl_d_data_encoded_lo_lo_hi_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_lo_lo_hi_1 =
    {tl_d_data_encoded_lo_lo_hi_hi_1, tl_d_data_encoded_lo_lo_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      tl_d_data_encoded_lo_lo_1 =
    {tl_d_data_encoded_lo_lo_hi_1, tl_d_data_encoded_lo_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_hi_lo_lo_1 =
    {tl_d_data_encoded_lo_hi_lo_lo_hi_1, tl_d_data_encoded_lo_hi_lo_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_hi_lo_hi_1 =
    {tl_d_data_encoded_lo_hi_lo_hi_hi_1, tl_d_data_encoded_lo_hi_lo_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_lo_hi_lo_1 =
    {tl_d_data_encoded_lo_hi_lo_hi_1, tl_d_data_encoded_lo_hi_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_hi_hi_lo_1 =
    {tl_d_data_encoded_lo_hi_hi_lo_hi_1, tl_d_data_encoded_lo_hi_hi_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_lo_hi_hi_hi_1 =
    {tl_d_data_encoded_lo_hi_hi_hi_hi_1, tl_d_data_encoded_lo_hi_hi_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_lo_hi_hi_1 =
    {tl_d_data_encoded_lo_hi_hi_hi_1, tl_d_data_encoded_lo_hi_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      tl_d_data_encoded_lo_hi_1 =
    {tl_d_data_encoded_lo_hi_hi_1, tl_d_data_encoded_lo_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      tl_d_data_encoded_lo_1 =
    {tl_d_data_encoded_lo_hi_1, tl_d_data_encoded_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_lo_lo_lo_1 =
    {tl_d_data_encoded_hi_lo_lo_lo_hi_1, tl_d_data_encoded_hi_lo_lo_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_lo_lo_hi_1 =
    {tl_d_data_encoded_hi_lo_lo_hi_hi_1, tl_d_data_encoded_hi_lo_lo_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_hi_lo_lo_1 =
    {tl_d_data_encoded_hi_lo_lo_hi_1, tl_d_data_encoded_hi_lo_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_lo_hi_lo_1 =
    {tl_d_data_encoded_hi_lo_hi_lo_hi_1, tl_d_data_encoded_hi_lo_hi_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_lo_hi_hi_1 =
    {tl_d_data_encoded_hi_lo_hi_hi_hi_1, tl_d_data_encoded_hi_lo_hi_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_hi_lo_hi_1 =
    {tl_d_data_encoded_hi_lo_hi_hi_1, tl_d_data_encoded_hi_lo_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      tl_d_data_encoded_hi_lo_1 =
    {tl_d_data_encoded_hi_lo_hi_1, tl_d_data_encoded_hi_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_hi_lo_lo_1 =
    {tl_d_data_encoded_hi_hi_lo_lo_hi_1, tl_d_data_encoded_hi_hi_lo_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_hi_lo_hi_1 =
    {tl_d_data_encoded_hi_hi_lo_hi_hi_1, tl_d_data_encoded_hi_hi_lo_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_hi_hi_lo_1 =
    {tl_d_data_encoded_hi_hi_lo_hi_1, tl_d_data_encoded_hi_hi_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_hi_hi_lo_1 =
    {tl_d_data_encoded_hi_hi_hi_lo_hi_1, tl_d_data_encoded_hi_hi_hi_lo_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [31:0]       tl_d_data_encoded_hi_hi_hi_hi_1 =
    {tl_d_data_encoded_hi_hi_hi_hi_hi_1, tl_d_data_encoded_hi_hi_hi_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [63:0]       tl_d_data_encoded_hi_hi_hi_1 =
    {tl_d_data_encoded_hi_hi_hi_hi_1, tl_d_data_encoded_hi_hi_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [127:0]      tl_d_data_encoded_hi_hi_1 =
    {tl_d_data_encoded_hi_hi_hi_1, tl_d_data_encoded_hi_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  wire [255:0]      tl_d_data_encoded_hi_1 =
    {tl_d_data_encoded_hi_hi_1, tl_d_data_encoded_hi_lo_1};	// src/main/scala/util/package.scala:45:27
  assign tl_d_data_encoded = {tl_d_data_encoded_hi_1, tl_d_data_encoded_lo_1};	// src/main/scala/rocket/DCache.scala:301:31, src/main/scala/util/package.scala:45:27
  wire              grantIsRefill = nodeOut_d_bits_opcode == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:643:29, src/main/scala/tilelink/Edges.scala:428:17, src/main/scala/util/package.scala:16:47
  wire              grantIsCached = nodeOut_d_bits_opcode == 3'h4 | grantIsRefill;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:643:29, :801:21, :831:48, :833:21, src/main/scala/util/package.scala:16:47, :81:59
  wire              grantIsVoluntary = nodeOut_d_bits_opcode == 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:642:32, src/main/scala/tilelink/Edges.scala:378:17
  reg               grantInProgress;	// src/main/scala/rocket/DCache.scala:644:32
  reg  [2:0]        blockProbeAfterGrantCount;	// src/main/scala/rocket/DCache.scala:645:42
  wire              _metaArb_io_in_4_valid_T = release_state == 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23, src/main/scala/util/package.scala:16:47
  wire              _T_350 = release_state == 4'h9;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire              canAcceptCachedGrant = ~(_T_345 | _metaArb_io_in_4_valid_T | _T_350);	// src/main/scala/rocket/DCache.scala:647:30, src/main/scala/util/package.scala:16:47, :81:59
  wire              uncachedRespIdxOH = uncachedRespIdxOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:649:90
  wire              _GEN_57 = _io_errors_bus_valid_T & grantIsCached;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:652:26, src/main/scala/util/package.scala:81:59
  wire              replace = _GEN_57 & d_last;	// src/main/scala/rocket/DCache.scala:651:24, :652:26, :655:20, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/Replacement.scala:37:29, :38:11
  wire              _T_313 = uncachedRespIdxOH & d_last;	// src/main/scala/rocket/DCache.scala:649:90, :663:17, src/main/scala/tilelink/Edges.scala:233:33
  wire              _GEN_58 =
    ~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:300:32, :608:24, :651:24, :652:26, :661:35, :668:34, :671:25, src/main/scala/util/package.scala:16:47, :81:59
  wire [1:0]        s1_data_way = _GEN_58 ? 2'h1 : 2'h2;	// src/main/scala/rocket/DCache.scala:300:32, :651:24, :652:26, src/main/scala/rocket/TLB.scala:470:82, src/main/scala/util/package.scala:16:47
  wire [31:0]       s2_req_addr_dontCareBits = {s1_paddr[31:6], 6'h0};	// src/main/scala/rocket/DCache.scala:275:21, :678:{41,55}, src/main/scala/rocket/TLB.scala:512:74
  wire [1:0]        nodeOut_e_bits_sink = nodeOut_e_bits_e_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:445:17
  wire              _T_329 = grantIsRefill & ~dataArb_grant_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/rocket/DCache.scala:643:29, :699:{23,26}
  wire              nodeOut_e_valid =
    ~_T_329 & nodeOut_d_valid & d_first & grantIsCached & canAcceptCachedGrant;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:647:30, :691:18, :699:{23,51}, :700:20, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:81:59
  assign dataArb_io_in_1_bits_addr =
    {s2_vaddr[15:12], {s2_vaddr[11:6], 6'h0} | d_address_inc};	// src/main/scala/rocket/DCache.scala:328:21, :705:{32,67}, src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:270:29
  assign metaArb_io_in_3_valid = grantIsCached & d_done & ~nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:718:{53,56}, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/util/package.scala:81:59
  wire [1:0]        metaArb_io_in_3_bits_data_c =
    {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39,
     _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46
       | s2_lr};	// src/main/scala/rocket/Consts.scala:86:{32,49,76}, :87:{54,64}, src/main/scala/rocket/DCache.scala:447:56, :448:56, src/main/scala/tilelink/Metadata.scala:29:18, src/main/scala/util/package.scala:16:47
  wire [3:0]        _metaArb_io_in_3_bits_data_T_1 =
    {metaArb_io_in_3_bits_data_c, nodeOut_d_bits_param};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Metadata.scala:29:18, :84:18
  wire [1:0]        metaArb_io_in_3_bits_data_meta_state =
    _metaArb_io_in_3_bits_data_T_1 == 4'hC
      ? 2'h3
      : _metaArb_io_in_3_bits_data_T_1 == 4'h4 | _metaArb_io_in_3_bits_data_T_1 == 4'h0
          ? 2'h2
          : {1'h0, _metaArb_io_in_3_bits_data_T_1 == 4'h1};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:804:23, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/rocket/TLB.scala:470:82, src/main/scala/tilelink/Metadata.scala:84:18, :160:20, src/main/scala/util/Misc.scala:222:10, src/main/scala/util/package.scala:16:47
  wire [1:0]        metaArb_io_in_3_bits_data_meta_1_coh_state =
    metaArb_io_in_3_bits_data_meta_state;	// src/main/scala/rocket/HellaCache.scala:299:20, src/main/scala/tilelink/Metadata.scala:160:20
  assign metaArb_io_in_3_bits_data =
    {metaArb_io_in_3_bits_data_meta_1_coh_state, metaArb_io_in_3_bits_data_meta_1_tag};	// src/main/scala/rocket/DCache.scala:723:134, src/main/scala/rocket/HellaCache.scala:299:20
  reg               blockUncachedGrant;	// src/main/scala/rocket/DCache.scala:727:33
  wire              _T_331 = grantIsUncachedData & (blockUncachedGrant | s1_valid);	// src/main/scala/rocket/DCache.scala:159:25, :727:33, :729:{31,54}, src/main/scala/util/package.scala:16:47
  assign nodeOut_d_ready =
    ~(_T_331 | _T_329)
    & (~grantIsCached | (~d_first | nodeOut_e_ready) & canAcceptCachedGrant);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:647:30, :648:{18,24,41,50,69}, :699:{23,51}, :701:20, :729:{31,68}, :730:22, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:81:59
  wire              _io_cpu_req_ready_output =
    _T_331
      ? ~(nodeOut_d_valid | ~metaArb_grant_7 | _T_4) & _io_cpu_req_ready_T_4
      : ~(~metaArb_grant_7 | _T_4) & _io_cpu_req_ready_T_4;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:172:9, :210:{20,73}, :235:{33,45,64}, :244:{34,53}, :252:{79,98}, :729:{31,68}, :732:29, :733:26
  wire              _GEN_59 = _T_331 & nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:698:26, :729:{31,68}, :732:29, :734:32
  assign dataArb_io_in_1_valid =
    _GEN_59 | nodeOut_d_valid & grantIsRefill & canAcceptCachedGrant;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:643:29, :647:30, :698:{26,61}, :729:68, :732:29, :734:32
  assign dataArb_io_in_1_bits_write = ~_T_331 | ~nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:704:33, :729:{31,68}, :732:29, :735:37
  wire              block_probe_for_core_progress =
    (|blockProbeAfterGrantCount) | lrscValid;	// src/main/scala/rocket/DCache.scala:450:29, :645:42, :646:35, :743:71
  wire              block_probe_for_pending_release_ack =
    release_ack_wait & (nodeOut_b_bits_address[21:6] ^ release_ack_addr[21:6]) == 16'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:203:33, :204:29, :344:40, :744:{62,88,163}
  wire              block_probe_for_ordering =
    releaseInFlight | block_probe_for_pending_release_ack | grantInProgress;	// src/main/scala/rocket/DCache.scala:311:46, :644:32, :744:62, :745:89
  wire              nodeOut_b_ready =
    metaArb_grant_6
    & ~(block_probe_for_core_progress | block_probe_for_ordering | s1_valid | s2_valid);	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:159:25, :308:25, :743:71, :745:89, :747:{44,47,119}
  wire              nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              _T_365 = nodeOut_c_ready & nodeOut_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]        nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [26:0]       _GEN_60 = {23'h0, nodeOut_c_bits_size};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:243:71
  wire [26:0]       _beats1_decode_T_5 = 27'hFFF << _GEN_60;	// src/main/scala/util/package.scala:243:71
  wire [5:0]        beats1_decode_1 = ~(_beats1_decode_T_5[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [2:0]        nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire              beats1_opdata_1 = nodeOut_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:103:36
  wire              io_cpu_perf_release_beats1_opdata = nodeOut_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:103:36
  wire [5:0]        beats1_1 = beats1_opdata_1 ? beats1_decode_1 : 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  reg  [5:0]        counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]        counter1_1 = counter_1 - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire              c_first = counter_1 == 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire              c_last = counter_1 == 6'h1 | beats1_1 == 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, src/main/scala/util/Misc.scala:202:81
  wire              releaseDone = c_last & _T_365;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]        c_count = beats1_1 & ~counter1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  reg               s1_release_data_valid;	// src/main/scala/rocket/DCache.scala:778:38
  reg               s2_release_data_valid;	// src/main/scala/rocket/DCache.scala:779:38
  wire              releaseRejected = s2_release_data_valid & ~_T_365;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:777:29, :779:38, :780:{44,47}
  wire [6:0]        releaseDataBeat =
    {1'h0, c_count}
    + {5'h0,
       releaseRejected
         ? 2'h0
         : {1'h0, s1_release_data_valid} + {1'h0, s2_release_data_valid}};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:94:20, :777:29, :778:38, :779:38, :781:{43,48,93}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/tilelink/Edges.scala:235:25
  wire [1:0]        metaArb_io_in_4_bits_data_meta_coh_state = newCoh_state;	// src/main/scala/rocket/DCache.scala:789:27, src/main/scala/rocket/HellaCache.scala:299:20
  wire              discard_line = s2_valid_flush_line & s2_req_size[1];	// src/main/scala/rocket/DCache.scala:316:19, :396:75, :795:{46,60,64}
  wire [31:0]       probe_bits_res_address = {s2_victim_tag, s2_req_addr[15:6], 6'h0};	// src/main/scala/rocket/DCache.scala:316:19, :410:26, :799:{76,96}, :1178:19, src/main/scala/rocket/TLB.scala:512:74
  wire              _GEN_61 = s2_meta_error | s2_prb_ack_data;	// src/main/scala/rocket/DCache.scala:339:83, :788:17, :803:28, :805:36, :807:45, src/main/scala/util/Misc.scala:38:9
  wire              probeNack = _GEN_61 | (|s2_probe_state_state) | ~releaseDone;	// src/main/scala/rocket/DCache.scala:361:33, :788:17, :802:34, :803:28, :805:36, :807:45, :813:{19,22}, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/tilelink/Metadata.scala:50:45
  assign s1_nack = s2_probe ? probeNack | _T_299 | _T_279 : _T_299 | _T_279;	// src/main/scala/rocket/DCache.scala:162:28, :265:75, :310:25, :423:{24,82,92}, :548:{18,36,46}, :801:21, :802:34, :816:{24,34}
  wire              _T_341 = release_state == 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23, :818:25
  assign metaArb_io_in_6_valid =
    _T_341 | nodeOut_b_valid & (~block_probe_for_core_progress | lrscBackingOff);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:451:40, :743:71, :746:{26,44,48,79}, :818:{25,44}, :819:30
  assign metaArb_io_in_6_bits_idx =
    _T_341 ? metaArb_io_in_4_bits_idx : nodeOut_b_bits_address[15:6];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:749:29, :818:{25,44}, :820:33, :1176:47
  assign _GEN = _T_341 ? probe_bits_address[31:6] : nodeOut_b_bits_address[31:6];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29, :750:30, :818:{25,44}, :821:34
  wire              _T_342 = release_state == 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29, :827:25
  wire              _T_343 = release_state == 4'h3;	// src/main/scala/rocket/DCache.scala:205:30, :810:29, :831:25
  assign nodeOut_c_valid =
    _T_343 | _T_342 | s2_probe & ~_GEN_61 | s2_release_data_valid
    & ~(c_first & release_ack_wait);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:203:33, :310:25, :779:38, :787:{18,117,120,130}, :788:17, :801:21, :803:28, :805:36, :807:45, :827:{25,47}, :828:22, :831:{25,48}, :832:22, src/main/scala/tilelink/Edges.scala:232:25
  wire              _GEN_62 = _T_343 | ~(~s2_probe | _GEN_61 | ~(|s2_probe_state_state));	// src/main/scala/rocket/DCache.scala:310:25, :361:33, :788:17, :801:21, :803:28, :805:36, :807:45, :831:{25,48}, :833:21, src/main/scala/tilelink/Metadata.scala:50:45
  wire              _T_349 = _T_345 | _metaArb_io_in_4_valid_T | _T_350;	// src/main/scala/util/package.scala:16:47, :81:59
  assign nodeOut_c_bits_opcode = _T_349 ? {2'h3, ~_T_350} : {2'h2, _T_344};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:831:48, :836:48, :837:21, :840:102, :841:52, :842:23, :847:23, src/main/scala/rocket/TLB.scala:470:82, src/main/scala/util/Misc.scala:222:10, src/main/scala/util/package.scala:16:47, :81:59
  wire [2:0]        nodeOut_c_bits_param =
    _T_349
      ? (_T_350 ? nodeOut_c_bits_c_param : nodeOut_c_bits_c_1_param)
      : _T_344 ? dirtyReleaseMessage_param : _GEN_62 ? cleanReleaseMessage_param : 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, :836:48, :837:21, :840:102, :841:52, :842:23, :847:23, src/main/scala/tilelink/Edges.scala:378:17, :393:17, :412:17, :428:17, src/main/scala/util/package.scala:16:47, :81:59
  assign nodeOut_c_bits_size =
    _T_349
      ? 4'h6
      : _T_344
          ? dirtyReleaseMessage_size
          : _GEN_62 ? cleanReleaseMessage_size : nackResponseMessage_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, :836:48, :837:21, :840:102, :841:52, :842:23, :847:23, src/main/scala/tilelink/Edges.scala:412:17, :428:17, src/main/scala/util/package.scala:16:47, :81:59
  assign newCoh_state = _T_349 ? voluntaryNewCoh_state : probeNewCoh_state;	// src/main/scala/rocket/DCache.scala:789:27, :840:102, :853:14, src/main/scala/tilelink/Metadata.scala:160:20, src/main/scala/util/package.scala:81:59
  wire [1:0]        releaseWay = _T_349 ? s2_victim_or_hit_way : {1'h0, s2_probe_way};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:209:24, :360:31, :409:33, :790:14, :840:102, :854:18, src/main/scala/util/package.scala:81:59
  assign dataArb_io_in_2_valid = inWriteback & releaseDataBeat == 7'h0;	// src/main/scala/rocket/DCache.scala:781:43, :877:{41,60}, src/main/scala/util/package.scala:81:59
  assign dataArb_io_in_2_bits_addr =
    {probe_bits_address[15:7], probe_bits_address[6] | releaseDataBeat[0], 6'h0};	// src/main/scala/rocket/DCache.scala:161:29, :781:43, :880:{72,90}, src/main/scala/rocket/TLB.scala:512:74
  assign metaArb_io_in_4_valid = _metaArb_io_in_4_valid_T | release_state == 4'h7;	// src/main/scala/rocket/DCache.scala:205:30, :810:29, src/main/scala/util/package.scala:16:47, :81:59
  wire [15:0]       metaArb_io_in_4_bits_data_meta_tag = nodeOut_c_bits_address[31:16];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:890:78, src/main/scala/rocket/HellaCache.scala:299:20
  assign metaArb_io_in_7_bits_data =
    {metaArb_io_in_4_bits_data_meta_coh_state, metaArb_io_in_4_bits_data_meta_tag};	// src/main/scala/rocket/DCache.scala:890:97, src/main/scala/rocket/HellaCache.scala:299:20
  wire              s1_xcpt_valid =
    s1_valid & ~io_cpu_s1_kill & s1_cmd_uses_tlb & ~s1_req_no_xcpt & ~s1_nack;	// src/main/scala/rocket/DCache.scala:159:25, :162:28, :163:37, :164:41, :173:25, :247:55, :906:35, :908:65
  reg               io_cpu_s2_xcpt_REG;	// src/main/scala/rocket/DCache.scala:909:32
  assign _io_cpu_s2_xcpt_pf_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign _io_cpu_s2_xcpt_pf_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign _io_cpu_s2_xcpt_gf_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign _io_cpu_s2_xcpt_gf_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign _io_cpu_s2_xcpt_ae_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign _io_cpu_s2_xcpt_ae_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign _io_cpu_s2_xcpt_ma_ld_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign _io_cpu_s2_xcpt_ma_st_output = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  wire [31:0]       s1_uncached_data_word_words_0 = nodeOut_d_bits_data[31:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_1 = nodeOut_d_bits_data[63:32];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_2 = nodeOut_d_bits_data[95:64];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_3 = nodeOut_d_bits_data[127:96];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_4 = nodeOut_d_bits_data[159:128];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_5 = nodeOut_d_bits_data[191:160];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_6 = nodeOut_d_bits_data[223:192];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_7 = nodeOut_d_bits_data[255:224];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_8 = nodeOut_d_bits_data[287:256];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_9 = nodeOut_d_bits_data[319:288];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_10 = nodeOut_d_bits_data[351:320];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_11 = nodeOut_d_bits_data[383:352];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_12 = nodeOut_d_bits_data[415:384];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_13 = nodeOut_d_bits_data[447:416];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_14 = nodeOut_d_bits_data[479:448];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [31:0]       s1_uncached_data_word_words_15 = nodeOut_d_bits_data[511:480];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:211:50
  wire [15:0][31:0] _GEN_63 =
    {{s1_uncached_data_word_words_15},
     {s1_uncached_data_word_words_14},
     {s1_uncached_data_word_words_13},
     {s1_uncached_data_word_words_12},
     {s1_uncached_data_word_words_11},
     {s1_uncached_data_word_words_10},
     {s1_uncached_data_word_words_9},
     {s1_uncached_data_word_words_8},
     {s1_uncached_data_word_words_7},
     {s1_uncached_data_word_words_6},
     {s1_uncached_data_word_words_5},
     {s1_uncached_data_word_words_4},
     {s1_uncached_data_word_words_3},
     {s1_uncached_data_word_words_2},
     {s1_uncached_data_word_words_1},
     {s1_uncached_data_word_words_0}};	// src/main/scala/util/package.scala:39:{76,86}, :211:50
  wire [31:0]       s1_uncached_data_word = _GEN_63[s1_uncached_data_word_word_idx];	// src/main/scala/util/package.scala:39:{76,86}, :163:13
  reg  [31:0]       s2_uncached_data_word;	// src/main/scala/rocket/DCache.scala:923:40
  reg               doUncachedResp;	// src/main/scala/rocket/DCache.scala:924:31
  assign _io_cpu_replay_next_output = _io_errors_bus_valid_T & grantIsUncachedData;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:926:39, src/main/scala/util/package.scala:16:47
  wire [31:0]       s2_data_word =
    s2_data_uncorrected[31:0] | s2_data_uncorrected[63:32] | s2_data_uncorrected[95:64]
    | s2_data_uncorrected[127:96] | s2_data_uncorrected[159:128]
    | s2_data_uncorrected[191:160] | s2_data_uncorrected[223:192]
    | s2_data_uncorrected[255:224] | s2_data_uncorrected[287:256]
    | s2_data_uncorrected[319:288] | s2_data_uncorrected[351:320]
    | s2_data_uncorrected[383:352] | s2_data_uncorrected[415:384]
    | s2_data_uncorrected[447:416] | s2_data_uncorrected[479:448]
    | s2_data_uncorrected[511:480];	// src/main/scala/rocket/DCache.scala:946:{80,106}, src/main/scala/util/package.scala:45:27
  wire [31:0]       s2_data_word_possibly_uncached = s2_data_word;	// src/main/scala/rocket/DCache.scala:946:106, :948:120
  wire [31:0]       s2_data_word_corrected =
    s2_data_corrected[31:0] | s2_data_corrected[63:32] | s2_data_corrected[95:64]
    | s2_data_corrected[127:96] | s2_data_corrected[159:128] | s2_data_corrected[191:160]
    | s2_data_corrected[223:192] | s2_data_corrected[255:224] | s2_data_corrected[287:256]
    | s2_data_corrected[319:288] | s2_data_corrected[351:320] | s2_data_corrected[383:352]
    | s2_data_corrected[415:384] | s2_data_corrected[447:416] | s2_data_corrected[479:448]
    | s2_data_corrected[511:480];	// src/main/scala/rocket/DCache.scala:947:{88,114}, src/main/scala/util/package.scala:45:27
  wire [15:0]       io_cpu_resp_bits_data_shifted =
    s2_req_addr[1]
      ? s2_data_word_possibly_uncached[31:16]
      : s2_data_word_possibly_uncached[15:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, src/main/scala/rocket/DCache.scala:316:19, :948:120, src/main/scala/util/Misc.scala:210:26
  wire [15:0]       io_cpu_resp_bits_data_zeroed = io_cpu_resp_bits_data_shifted;	// src/main/scala/rocket/AMOALU.scala:41:24, :43:23
  wire [7:0]        io_cpu_resp_bits_data_shifted_1 =
    s2_req_addr[0]
      ? io_cpu_resp_bits_data_zeroed[15:8]
      : io_cpu_resp_bits_data_zeroed[7:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, :43:23, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire [7:0]        io_cpu_resp_bits_data_zeroed_1 =
    io_cpu_resp_bits_data_doZero_1 ? 8'h0 : io_cpu_resp_bits_data_shifted_1;	// src/main/scala/rocket/AMOALU.scala:41:24, :42:31, :43:23, src/main/scala/rocket/DCache.scala:225:27
  reg               REG;	// src/main/scala/rocket/DCache.scala:984:18
  wire [10:0]       flushCounterNext = {1'h0, flushCounter} + 11'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:202:29, :985:39
  wire              flushDone = flushCounterNext[10];	// src/main/scala/rocket/DCache.scala:985:39, :986:{37,57}
  wire [9:0]        flushCounterWrap = flushCounterNext[9:0];	// src/main/scala/rocket/DCache.scala:985:39, :987:42
  wire [26:0]       _io_cpu_perf_acquire_beats1_decode_T_1 =
    27'hFFF << tl_out_a_bits_size;	// src/main/scala/rocket/DCache.scala:136:22, src/main/scala/util/package.scala:243:71
  wire [5:0]        io_cpu_perf_acquire_beats1_decode =
    ~(_io_cpu_perf_acquire_beats1_decode_T_1[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire              io_cpu_perf_acquire_beats1_opdata = ~(tl_out_a_bits_opcode[2]);	// src/main/scala/rocket/DCache.scala:136:22, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [5:0]        io_cpu_perf_acquire_beats1 =
    io_cpu_perf_acquire_beats1_opdata ? io_cpu_perf_acquire_beats1_decode : 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  reg  [5:0]        io_cpu_perf_acquire_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]        io_cpu_perf_acquire_counter1 = io_cpu_perf_acquire_counter - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire              io_cpu_perf_acquire_first = io_cpu_perf_acquire_counter == 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire              io_cpu_perf_acquire_last =
    io_cpu_perf_acquire_counter == 6'h1 | io_cpu_perf_acquire_beats1 == 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, src/main/scala/util/Misc.scala:202:81
  wire              io_cpu_perf_acquire_done =
    io_cpu_perf_acquire_last & _io_cpu_perf_acquire_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]        io_cpu_perf_acquire_count =
    io_cpu_perf_acquire_beats1 & ~io_cpu_perf_acquire_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [26:0]       _io_cpu_perf_release_beats1_decode_T_1 = 27'hFFF << _GEN_60;	// src/main/scala/util/package.scala:243:71
  wire [5:0]        io_cpu_perf_release_beats1_decode =
    ~(_io_cpu_perf_release_beats1_decode_T_1[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire [5:0]        io_cpu_perf_release_beats1 =
    io_cpu_perf_release_beats1_opdata ? io_cpu_perf_release_beats1_decode : 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  reg  [5:0]        io_cpu_perf_release_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]        io_cpu_perf_release_counter1 = io_cpu_perf_release_counter - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire              io_cpu_perf_release_first = io_cpu_perf_release_counter == 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire              io_cpu_perf_release_last =
    io_cpu_perf_release_counter == 6'h1 | io_cpu_perf_release_beats1 == 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, src/main/scala/util/Misc.scala:202:81
  wire              io_cpu_perf_release_done = io_cpu_perf_release_last & _T_365;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]        io_cpu_perf_release_count =
    io_cpu_perf_release_beats1 & ~io_cpu_perf_release_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [31:0]       error_addr =
    {metaArb_io_in_1_valid
       ? {s2_meta_corrected_0_tag, metaArb_io_in_1_bits_idx}
       : probe_bits_address[31:6],
     6'h0};	// src/main/scala/rocket/DCache.scala:161:29, :338:99, :427:43, :430:35, :1094:{10,38}, :1095:{27,38}, src/main/scala/rocket/TLB.scala:512:74
  wire [31:0]       pstore1_storegen_data;	// src/main/scala/rocket/DCache.scala:474:42
  always @(posedge clock) begin
    automatic logic _probe_bits_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    automatic logic _T_283;	// src/main/scala/rocket/DCache.scala:455:54
    automatic logic _GEN_64;	// src/main/scala/rocket/DCache.scala:213:33, :608:24, :609:24, :611:18, :612:13
    automatic logic _GEN_65;	// src/main/scala/rocket/DCache.scala:651:24, :840:102, :856:39, :857:26
    _probe_bits_T = nodeOut_b_ready & nodeOut_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
    _T_283 = s2_valid_hit & s2_lr & ~cached_grant_wait | s2_valid_cached_miss;	// src/main/scala/rocket/DCache.scala:200:34, :210:54, :399:48, :402:60, :447:56, :455:{32,54}
    _GEN_64 = _io_cpu_perf_acquire_T & s2_uncached & a_sel;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:213:33, :401:39, :607:66, :608:24, :609:24, :611:18, :612:13
    _GEN_65 = _T_349 & _T_365 & c_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:651:24, :840:102, :856:39, :857:26, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:81:59
    if (reset) begin
      s1_valid <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:159:25
      s1_probe <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:160:25
      cached_grant_wait <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:200:34
      resetting <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:201:26
      flushCounter <= 10'h0;	// src/main/scala/rocket/DCache.scala:202:29
      release_ack_wait <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:203:33
      release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
      uncachedInFlight_0 <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:213:33
      s2_valid <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:308:25
      s2_probe <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:310:25
      lrscCount <= 7'h0;	// src/main/scala/rocket/DCache.scala:449:26
      pstore2_valid <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:478:30
      pstore1_held <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:481:29
      counter <= 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:230:27
      grantInProgress <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:644:32
      blockProbeAfterGrantCount <= 3'h0;	// src/main/scala/rocket/DCache.scala:645:42, :1178:19
      counter_1 <= 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:230:27
      io_cpu_perf_acquire_counter <= 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:230:27
      io_cpu_perf_release_counter <= 6'h0;	// src/main/scala/rocket/TLB.scala:512:74, src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      automatic logic _GEN_66 = _io_errors_bus_valid_T & grantIsCached & d_last;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:608:24, :651:24, :652:26, :655:20, :656:27, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:81:59
      automatic logic _GEN_67;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23
      _GEN_67 = _T_341 & metaArb_grant_6;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/rocket/DCache.scala:801:21, :818:{25,44}, :822:37, :823:23
      s1_valid <= _io_cpu_req_ready_output & io_cpu_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:159:25, :252:79, :729:68, :732:29
      s1_probe <= _GEN_67 | _probe_bits_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:160:25, :801:21, :818:44, :822:37, :823:23, :824:18
      cached_grant_wait <=
        ~_GEN_66 & (_io_cpu_perf_acquire_T & ~s2_uncached | cached_grant_wait);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:200:34, :401:39, :608:24, :609:24, :618:25, :651:24, :652:26, :655:20, :656:27
      resetting <= ~(resetting & flushDone) & (REG | resetting);	// src/main/scala/rocket/DCache.scala:201:26, :984:{18,34,46}, :986:57, :1027:20, :1029:22, :1030:17
      if (resetting)	// src/main/scala/rocket/DCache.scala:201:26
        flushCounter <= flushCounterWrap;	// src/main/scala/rocket/DCache.scala:202:29, :987:42
      release_ack_wait <=
        _GEN_65
        | (~_io_errors_bus_valid_T | grantIsCached | grantIsUncached | ~grantIsVoluntary)
        & release_ack_wait;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:203:33, :608:24, :642:32, :651:24, :652:26, :684:36, :686:24, :840:102, :856:39, :857:26, src/main/scala/util/package.scala:81:59
      if (metaArb_grant_4 & metaArb_io_in_4_valid)	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/package.scala:81:59
        release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
      else begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        automatic logic       _release_state_T_1;	// src/main/scala/rocket/DCache.scala:796:44
        automatic logic [3:0] _release_state_T_15;	// src/main/scala/rocket/DCache.scala:810:29
        automatic logic       _GEN_68;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :829:{26,42}
        automatic logic       _GEN_69;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
        _release_state_T_1 = s2_victim_dirty & ~discard_line;	// src/main/scala/rocket/DCache.scala:795:64, :796:{44,47}, src/main/scala/util/Misc.scala:38:9
        _release_state_T_15 = {1'h0, releaseDone, 2'h3};	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:810:29, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/util/Misc.scala:222:10
        _GEN_68 = releaseDone | _GEN_67;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :829:{26,42}, src/main/scala/tilelink/Edges.scala:234:22
        _GEN_69 = _T_342 & releaseDone | _GEN_67;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:{25,47}, :829:{26,42}, src/main/scala/tilelink/Edges.scala:234:22
        if (_T_349) begin	// src/main/scala/util/package.scala:81:59
          if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
          else if (_T_343) begin	// src/main/scala/rocket/DCache.scala:831:25
            if (_T_342) begin	// src/main/scala/rocket/DCache.scala:827:25
              if (_GEN_68)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :829:{26,42}
                release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
              else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
                if (s2_meta_error)	// src/main/scala/rocket/DCache.scala:339:83
                  release_state <= 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23
                else if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
                  release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
                else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
                  release_state <= 4'h3;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
                else	// src/main/scala/tilelink/Metadata.scala:50:45
                  release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29
              end
              else if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
                if (_release_state_T_1)	// src/main/scala/rocket/DCache.scala:796:44
                  release_state <= 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
                else	// src/main/scala/rocket/DCache.scala:796:44
                  release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
              end
            end
            else if (_GEN_67)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23
              release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
            else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
              if (s2_meta_error)	// src/main/scala/rocket/DCache.scala:339:83
                release_state <= 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23
              else if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
                release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
              else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
                release_state <= 4'h3;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
              else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
                release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
              else	// src/main/scala/tilelink/Edges.scala:234:22
                release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29
            end
            else if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
              if (_release_state_T_1)	// src/main/scala/rocket/DCache.scala:796:44
                release_state <= 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
              else	// src/main/scala/rocket/DCache.scala:796:44
                release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
            end
          end
          else if (_GEN_69)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
          else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
            if (s2_meta_error)	// src/main/scala/rocket/DCache.scala:339:83
              release_state <= 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23
            else if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
              release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
            else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
              release_state <= _release_state_T_15;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
            else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
              release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
            else	// src/main/scala/tilelink/Edges.scala:234:22
              release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29
          end
          else if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
            if (_release_state_T_1)	// src/main/scala/rocket/DCache.scala:796:44
              release_state <= 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
            else	// src/main/scala/rocket/DCache.scala:796:44
              release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
          end
        end
        else if (_T_344) begin	// src/main/scala/util/package.scala:16:47
          if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h7;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
          else if (_T_343) begin	// src/main/scala/rocket/DCache.scala:831:25
            if (_T_342) begin	// src/main/scala/rocket/DCache.scala:827:25
              if (_GEN_68)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :829:{26,42}
                release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
              else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
                if (s2_meta_error)	// src/main/scala/rocket/DCache.scala:339:83
                  release_state <= 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23
                else if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
                  release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
                else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
                  release_state <= 4'h3;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
                else	// src/main/scala/tilelink/Metadata.scala:50:45
                  release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29
              end
              else if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
                if (_release_state_T_1)	// src/main/scala/rocket/DCache.scala:796:44
                  release_state <= 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
                else	// src/main/scala/rocket/DCache.scala:796:44
                  release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
              end
            end
            else if (_GEN_67)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23
              release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
            else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
              if (s2_meta_error)	// src/main/scala/rocket/DCache.scala:339:83
                release_state <= 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23
              else if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
                release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
              else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
                release_state <= 4'h3;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
              else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
                release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
              else	// src/main/scala/tilelink/Edges.scala:234:22
                release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29
            end
            else if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
              if (_release_state_T_1)	// src/main/scala/rocket/DCache.scala:796:44
                release_state <= 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
              else	// src/main/scala/rocket/DCache.scala:796:44
                release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
            end
          end
          else if (_GEN_69)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
          else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
            if (s2_meta_error)	// src/main/scala/rocket/DCache.scala:339:83
              release_state <= 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23
            else if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
              release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
            else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
              release_state <= _release_state_T_15;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
            else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
              release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
            else	// src/main/scala/tilelink/Edges.scala:234:22
              release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29
          end
          else if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
            if (_release_state_T_1)	// src/main/scala/rocket/DCache.scala:796:44
              release_state <= 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
            else	// src/main/scala/rocket/DCache.scala:796:44
              release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
          end
        end
        else if (_T_343) begin	// src/main/scala/rocket/DCache.scala:831:25
          if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h7;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
          else if (_GEN_69)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
          else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
            if (s2_meta_error)	// src/main/scala/rocket/DCache.scala:339:83
              release_state <= 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23
            else if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
              release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
            else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
              release_state <= 4'h3;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
            else	// src/main/scala/tilelink/Metadata.scala:50:45
              release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29
          end
          else if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
            if (_release_state_T_1)	// src/main/scala/rocket/DCache.scala:796:44
              release_state <= 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
            else	// src/main/scala/rocket/DCache.scala:796:44
              release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
          end
        end
        else if (_GEN_69)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
          release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
        else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
          if (s2_meta_error)	// src/main/scala/rocket/DCache.scala:339:83
            release_state <= 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :804:23
          else if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
            release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
          else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
            release_state <= _release_state_T_15;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
          else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/rocket/HellaCache.scala:234:14
          else	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :814:29
        end
        else if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
          if (_release_state_T_1)	// src/main/scala/rocket/DCache.scala:796:44
            release_state <= 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
          else	// src/main/scala/rocket/DCache.scala:796:44
            release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, :841:52, :842:23, :847:23
        end
      end
      uncachedInFlight_0 <=
        (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & _T_313))
        & (_GEN_64 | uncachedInFlight_0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:213:33, :608:24, :609:24, :611:18, :612:13, :651:24, :652:26, :661:35, :663:{17,28}, :665:13, src/main/scala/util/package.scala:81:59
      s2_valid <= s1_valid_masked & ~s1_sfence;	// src/main/scala/rocket/DCache.scala:163:34, :190:71, :308:{25,42,45}
      s2_probe <= s1_probe;	// src/main/scala/rocket/DCache.scala:160:25, :310:25
      if (s1_probe)	// src/main/scala/rocket/DCache.scala:160:25
        lrscCount <= 7'h0;	// src/main/scala/rocket/DCache.scala:449:26
      else if (s2_valid_not_killed & lrscValid)	// src/main/scala/rocket/DCache.scala:315:45, :450:29, :460:29
        lrscCount <= 7'h3;	// src/main/scala/rocket/DCache.scala:449:26
      else if (|lrscCount)	// src/main/scala/rocket/DCache.scala:449:26, :451:34
        lrscCount <= lrscCount - 7'h1;	// src/main/scala/rocket/DCache.scala:449:26, :459:51
      else if (_T_283) begin	// src/main/scala/rocket/DCache.scala:455:54
        if (s2_hit)	// src/main/scala/util/Misc.scala:35:9
          lrscCount <= 7'h4F;	// src/main/scala/rocket/DCache.scala:449:26
        else	// src/main/scala/util/Misc.scala:35:9
          lrscCount <= 7'h0;	// src/main/scala/rocket/DCache.scala:449:26
      end
      pstore2_valid <= pstore2_valid & ~pstore_drain | advance_pstore1;	// src/main/scala/rocket/DCache.scala:478:30, :493:27, :498:91, :499:61, :500:{34,51}
      pstore1_held <=
        (_pstore1_held_T & ~s2_sc_fail | pstore1_held) & pstore2_valid & ~pstore_drain;	// src/main/scala/rocket/DCache.scala:454:26, :467:{46,58,61}, :478:30, :481:29, :493:27, :498:{54,88,91}
      if (_io_errors_bus_valid_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_GEN_57)	// src/main/scala/rocket/DCache.scala:652:26
        grantInProgress <= ~d_last;	// src/main/scala/rocket/DCache.scala:644:32, :653:23, :655:20, :657:25, src/main/scala/tilelink/Edges.scala:233:33
      if (_GEN_66)	// src/main/scala/rocket/DCache.scala:608:24, :651:24, :652:26, :655:20, :656:27
        blockProbeAfterGrantCount <= 3'h7;	// src/main/scala/rocket/DCache.scala:645:42, src/main/scala/tilelink/Edges.scala:393:17
      else if (|blockProbeAfterGrantCount)	// src/main/scala/rocket/DCache.scala:645:42, :646:35
        blockProbeAfterGrantCount <= blockProbeAfterGrantCount - 3'h1;	// src/main/scala/rocket/DCache.scala:645:42, :646:99
      if (_T_365) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (c_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter_1 <= beats1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter_1 <= counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (io_cpu_perf_release_first)	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_release_counter <= io_cpu_perf_release_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_release_counter <= io_cpu_perf_release_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_io_cpu_perf_acquire_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (io_cpu_perf_acquire_first)	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_acquire_counter <= io_cpu_perf_acquire_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_acquire_counter <= io_cpu_perf_acquire_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
    end
    if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
      probe_bits_opcode <= 3'h0;	// src/main/scala/rocket/DCache.scala:161:29, :1178:19
      probe_bits_param <= 2'h0;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/rocket/HellaCache.scala:234:14
      probe_bits_size <= 4'h0;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/rocket/HellaCache.scala:234:14
      probe_bits_address <= probe_bits_res_address;	// src/main/scala/rocket/DCache.scala:161:29, :1178:19
      probe_bits_mask <= 64'h0;	// src/main/scala/rocket/DCache.scala:161:29, :1178:19
      probe_bits_data <= 512'h0;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:393:17
    end
    else if (_probe_bits_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_bits_opcode <= nodeOut_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_param <= nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_size <= nodeOut_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_address <= nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_mask <= nodeOut_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_data <= nodeOut_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
    end
    probe_bits_source <=
      ~s2_victimize & (_probe_bits_T ? nodeOut_b_bits_source : probe_bits_source);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29, :406:40, :793:25, :799:18
    probe_bits_corrupt <=
      ~s2_victimize & (_probe_bits_T ? nodeOut_b_bits_corrupt : probe_bits_corrupt);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29, :406:40, :793:25, :799:18
    if (s0_clk_en) begin	// src/main/scala/rocket/DCache.scala:167:40
      s1_req_addr <= s0_req_addr;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_tag <= s0_req_tag;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_cmd <= s0_req_cmd;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_size <= s0_req_size;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_signed <= s0_req_signed;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_dprv <= s0_req_dprv;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_dv <= s0_req_dv;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_phys <= s0_req_phys;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_data <= 32'h0;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/HellaCache.scala:234:14
      s1_req_mask <= 4'h0;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/rocket/HellaCache.scala:234:14
      s1_tlb_req_vaddr <= s0_tlb_req_vaddr;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_passthrough <= s0_tlb_req_passthrough;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_size <= s0_tlb_req_size;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_cmd <= s0_tlb_req_cmd;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_prv <= s0_tlb_req_prv;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_v <= s0_tlb_req_v;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_did_read <=
        dataArb_grant_3 & io_cpu_req_valid
        & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
           | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
           | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
           | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
           | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
           | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
           | _pstore_drain_opportunistic_T_41
           | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50
              | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30
              | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32
              | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37
              | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39
              | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41)
           & _pstore_drain_opportunistic_T_50);	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/rocket/Consts.scala:86:{49,76}, src/main/scala/rocket/DCache.scala:236:{30,54}, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47
      s1_read_mask <= dataArb_io_in_3_bits_wordMask_mask;	// src/main/scala/rocket/DCache.scala:229:13, :237:31
    end
    s1_req_no_alloc <= ~s0_clk_en & s1_req_no_alloc;	// src/main/scala/rocket/DCache.scala:167:40, :173:25
    s1_req_no_xcpt <= ~s0_clk_en & s1_req_no_xcpt;	// src/main/scala/rocket/DCache.scala:167:40, :173:25
    s1_flush_valid <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:192:27
    if (_GEN_65)	// src/main/scala/rocket/DCache.scala:651:24, :840:102, :856:39, :857:26
      release_ack_addr <= probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, :204:29
    if (~_io_cpu_perf_acquire_T | s2_uncached) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:206:23, :401:39, :608:24, :609:24
    end
    else	// src/main/scala/rocket/DCache.scala:206:23, :608:24, :609:24
      refill_way <= s2_victim_or_hit_way;	// src/main/scala/rocket/DCache.scala:206:23, :409:33
    if (_GEN_64) begin	// src/main/scala/rocket/DCache.scala:213:33, :608:24, :609:24, :611:18, :612:13
      uncachedReqs_0_addr <= s2_req_addr;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_tag <= s2_req_tag;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      if (s2_write)	// src/main/scala/rocket/Consts.scala:86:76
        uncachedReqs_0_cmd <= {_metaArb_io_in_3_bits_data_c_cat_T_24, 4'h1};	// src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:214:25, :614:37, src/main/scala/util/package.scala:16:47
      else	// src/main/scala/rocket/Consts.scala:86:76
        uncachedReqs_0_cmd <= 5'h0;	// src/main/scala/rocket/DCache.scala:94:20, :214:25
      uncachedReqs_0_size <= s2_req_size;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_signed <= s2_req_signed;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_dprv <= s2_req_dprv;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_dv <= s2_req_dv;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_phys <= s2_req_phys;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_no_alloc <= s2_req_no_alloc;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_no_xcpt <= s2_req_no_xcpt;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_data <= s2_req_data;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_mask <= s2_req_mask;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
    end
    s2_not_nacked_in_s1 <= ~s1_nack;	// src/main/scala/rocket/DCache.scala:162:28, :164:41, :312:36
    if (_GEN_58) begin	// src/main/scala/rocket/DCache.scala:300:32, :651:24, :652:26
      if (_s2_victim_way_T) begin	// src/main/scala/rocket/DCache.scala:322:29
        s2_req_addr <= s1_paddr;	// src/main/scala/rocket/DCache.scala:275:21, :316:19
        s2_req_tag <= s1_req_tag;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_cmd <= s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_size <= s1_req_size;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_signed <= s1_req_signed;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      end
    end
    else begin	// src/main/scala/rocket/DCache.scala:300:32, :651:24, :652:26
      s2_req_addr <=
        {s2_req_addr_dontCareBits[31:6],
         s2_req_addr_dontCareBits[5:0] | uncachedResp_addr[5:0]};	// src/main/scala/rocket/DCache.scala:215:30, :316:19, :678:55, :679:{26,45}
      s2_req_tag <= uncachedResp_tag;	// src/main/scala/rocket/DCache.scala:215:30, :316:19
      s2_req_cmd <= 5'h0;	// src/main/scala/rocket/DCache.scala:94:20, :316:19
      s2_req_size <= uncachedResp_size;	// src/main/scala/rocket/DCache.scala:215:30, :316:19
      s2_req_signed <= uncachedResp_signed;	// src/main/scala/rocket/DCache.scala:215:30, :316:19
      s2_uncached_resp_addr <= uncachedResp_addr;	// src/main/scala/rocket/DCache.scala:215:30, :321:34
    end
    if (_s2_victim_way_T) begin	// src/main/scala/rocket/DCache.scala:322:29
      automatic logic        tlb_io_resp_ma_ld = tlb_misaligned & tlb_cmd_read;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:542:77, :637:31
      automatic logic        tlb_io_resp_ma_st = tlb_misaligned & tlb_cmd_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/TLB.scala:542:77, :638:31
      automatic logic [31:0] tlb_io_resp_paddr = {tlb_ppn, tlb_io_resp_gpa_offset};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:644:23, :648:21
      automatic logic [31:0] tlb_io_resp_gpa =
        {tlb_io_resp_gpa_page[19:0], tlb_io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:646:15, :647:19, :648:21
      s2_req_dprv <= s1_req_dprv;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_dv <= s1_req_dv;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_phys <= s1_req_phys;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_no_alloc <= s1_req_no_alloc;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_no_xcpt <= s1_req_no_xcpt;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_data <= s1_req_data;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_mask <= s1_req_mask;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_tlb_xcpt_paddr <= tlb_io_resp_paddr;	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:644:23
      s2_tlb_xcpt_gpa <= tlb_io_resp_gpa;	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:646:15
      s2_tlb_xcpt_pf_ld <= tlb_pf_ld_array[6];	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:589:24, :625:57
      s2_tlb_xcpt_pf_st <= tlb_pf_st_array[6];	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:590:24, :626:64
      s2_tlb_xcpt_pf_inst <= tlb_pf_inst_array[6];	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:591:67, :627:47
      s2_tlb_xcpt_ae_ld <= tlb_ae_ld_array[6];	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:578:24, :633:33
      s2_tlb_xcpt_ae_st <= tlb_ae_st_array[6];	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:582:53, :634:33
      s2_tlb_xcpt_ae_inst <= ~(tlb_px_array[6]);	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:525:87, :635:23
      s2_tlb_xcpt_ma_ld <= tlb_io_resp_ma_ld;	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:637:31
      s2_tlb_xcpt_ma_st <= tlb_io_resp_ma_st;	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:638:31
      s2_tlb_xcpt_cacheable <= tlb_c_array[6];	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:529:20, :640:33
      s2_tlb_xcpt_must_alloc <= tlb_must_alloc_array[6];	// src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:587:46, :641:43
      s2_pma_paddr <= tlb_io_resp_paddr;	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:644:23
      s2_pma_gpa <= tlb_io_resp_gpa;	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:646:15
      s2_pma_pf_ld <= tlb_pf_ld_array[6];	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:589:24, :625:57
      s2_pma_pf_st <= tlb_pf_st_array[6];	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:590:24, :626:64
      s2_pma_pf_inst <= tlb_pf_inst_array[6];	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:591:67, :627:47
      s2_pma_ae_ld <= tlb_ae_ld_array[6];	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:578:24, :633:33
      s2_pma_ae_st <= tlb_ae_st_array[6];	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:582:53, :634:33
      s2_pma_ae_inst <= ~(tlb_px_array[6]);	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:525:87, :635:23
      s2_pma_ma_ld <= tlb_io_resp_ma_ld;	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:637:31
      s2_pma_ma_st <= tlb_io_resp_ma_st;	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:638:31
      s2_pma_cacheable <= tlb_c_array[6];	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:529:20, :640:33
      s2_pma_must_alloc <= tlb_must_alloc_array[6];	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:587:46, :641:43
      s2_vaddr_r <= s1_vaddr;	// src/main/scala/rocket/DCache.scala:174:21, :328:31
      s2_hit_state_state <= s1_hit_state_state;	// src/main/scala/rocket/DCache.scala:297:32, :363:31
    end
    s2_tlb_xcpt_miss <= ~_s2_victim_way_T & s2_tlb_xcpt_miss;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    s2_tlb_xcpt_gpa_is_pte <= ~_s2_victim_way_T & s2_tlb_xcpt_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    s2_tlb_xcpt_gf_ld <= ~_s2_victim_way_T & s2_tlb_xcpt_gf_ld;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    s2_tlb_xcpt_gf_st <= ~_s2_victim_way_T & s2_tlb_xcpt_gf_st;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    s2_tlb_xcpt_gf_inst <= ~_s2_victim_way_T & s2_tlb_xcpt_gf_inst;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    s2_tlb_xcpt_ma_inst <= ~_s2_victim_way_T & s2_tlb_xcpt_ma_inst;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    s2_tlb_xcpt_prefetchable <= ~_s2_victim_way_T & s2_tlb_xcpt_prefetchable;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    s2_pma_miss <= ~_s2_victim_way_T & s2_pma_miss;	// src/main/scala/rocket/DCache.scala:319:24, :320:19, :322:{29,48}, :325:17, :326:12
    s2_pma_gpa_is_pte <= ~_s2_victim_way_T & s2_pma_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:319:24, :320:19, :322:{29,48}, :325:17, :326:12
    s2_pma_gf_ld <= ~_s2_victim_way_T & s2_pma_gf_ld;	// src/main/scala/rocket/DCache.scala:319:24, :320:19, :322:{29,48}, :325:17, :326:12
    s2_pma_gf_st <= ~_s2_victim_way_T & s2_pma_gf_st;	// src/main/scala/rocket/DCache.scala:319:24, :320:19, :322:{29,48}, :325:17, :326:12
    s2_pma_gf_inst <= ~_s2_victim_way_T & s2_pma_gf_inst;	// src/main/scala/rocket/DCache.scala:319:24, :320:19, :322:{29,48}, :325:17, :326:12
    s2_pma_ma_inst <= ~_s2_victim_way_T & s2_pma_ma_inst;	// src/main/scala/rocket/DCache.scala:319:24, :320:19, :322:{29,48}, :325:17, :326:12
    s2_pma_prefetchable <= ~_s2_victim_way_T & s2_pma_prefetchable;	// src/main/scala/rocket/DCache.scala:319:24, :320:19, :322:{29,48}, :325:17, :326:12
    s2_flush_valid_pre_tag_ecc <= s1_flush_valid;	// src/main/scala/rocket/DCache.scala:192:27, :332:43
    s2_meta_correctable_errors <= ~s1_meta_clk_en & s2_meta_correctable_errors;	// src/main/scala/rocket/DCache.scala:334:62, :335:70
    s2_meta_uncorrectable_errors <= ~s1_meta_clk_en & s2_meta_uncorrectable_errors;	// src/main/scala/rocket/DCache.scala:334:62, :335:70, :336:72
    if (s1_meta_clk_en)	// src/main/scala/rocket/DCache.scala:334:62
      s2_meta_corrected_r <= _tag_array_0_ext_RW0_rdata;	// src/main/scala/rocket/DCache.scala:338:61, src/main/scala/util/DescribedSRAM.scala:17:26
    if (s2_data_en) begin	// src/main/scala/rocket/DCache.scala:343:38
      automatic logic [1:0] _s2_data_T_1 = s2_data_s1_word_en[0] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_8 = s2_data_s1_word_en[1] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_15 = s2_data_s1_word_en[2] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_22 = s2_data_s1_word_en[3] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_29 = s2_data_s1_word_en[4] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_36 = s2_data_s1_word_en[5] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_43 = s2_data_s1_word_en[6] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_50 = s2_data_s1_word_en[7] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_57 = s2_data_s1_word_en[8] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_64 = s2_data_s1_word_en[9] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_71 = s2_data_s1_word_en[10] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_78 = s2_data_s1_word_en[11] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_85 = s2_data_s1_word_en[12] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_92 = s2_data_s1_word_en[13] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_99 = s2_data_s1_word_en[14] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      automatic logic [1:0] _s2_data_T_106 = s2_data_s1_word_en[15] ? s1_data_way : 2'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:{28,39}, src/main/scala/rocket/HellaCache.scala:234:14
      s2_data_r <=
        (_s2_data_T_1[0] ? s2_data_s1_way_words_0_0 : 32'h0)
        | (_s2_data_T_1[1] ? s2_data_s1_way_words_1_0 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_1 <=
        (_s2_data_T_8[0] ? s2_data_s1_way_words_0_1 : 32'h0)
        | (_s2_data_T_8[1] ? s2_data_s1_way_words_1_1 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_2 <=
        (_s2_data_T_15[0] ? s2_data_s1_way_words_0_2 : 32'h0)
        | (_s2_data_T_15[1] ? s2_data_s1_way_words_1_2 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_3 <=
        (_s2_data_T_22[0] ? s2_data_s1_way_words_0_3 : 32'h0)
        | (_s2_data_T_22[1] ? s2_data_s1_way_words_1_3 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_4 <=
        (_s2_data_T_29[0] ? s2_data_s1_way_words_0_4 : 32'h0)
        | (_s2_data_T_29[1] ? s2_data_s1_way_words_1_4 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_5 <=
        (_s2_data_T_36[0] ? s2_data_s1_way_words_0_5 : 32'h0)
        | (_s2_data_T_36[1] ? s2_data_s1_way_words_1_5 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_6 <=
        (_s2_data_T_43[0] ? s2_data_s1_way_words_0_6 : 32'h0)
        | (_s2_data_T_43[1] ? s2_data_s1_way_words_1_6 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_7 <=
        (_s2_data_T_50[0] ? s2_data_s1_way_words_0_7 : 32'h0)
        | (_s2_data_T_50[1] ? s2_data_s1_way_words_1_7 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_8 <=
        (_s2_data_T_57[0] ? s2_data_s1_way_words_0_8 : 32'h0)
        | (_s2_data_T_57[1] ? s2_data_s1_way_words_1_8 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_9 <=
        (_s2_data_T_64[0] ? s2_data_s1_way_words_0_9 : 32'h0)
        | (_s2_data_T_64[1] ? s2_data_s1_way_words_1_9 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_10 <=
        (_s2_data_T_71[0] ? s2_data_s1_way_words_0_10 : 32'h0)
        | (_s2_data_T_71[1] ? s2_data_s1_way_words_1_10 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_11 <=
        (_s2_data_T_78[0] ? s2_data_s1_way_words_0_11 : 32'h0)
        | (_s2_data_T_78[1] ? s2_data_s1_way_words_1_11 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_12 <=
        (_s2_data_T_85[0] ? s2_data_s1_way_words_0_12 : 32'h0)
        | (_s2_data_T_85[1] ? s2_data_s1_way_words_1_12 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_13 <=
        (_s2_data_T_92[0] ? s2_data_s1_way_words_0_13 : 32'h0)
        | (_s2_data_T_92[1] ? s2_data_s1_way_words_1_13 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_14 <=
        (_s2_data_T_99[0] ? s2_data_s1_way_words_0_14 : 32'h0)
        | (_s2_data_T_99[1] ? s2_data_s1_way_words_1_14 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
      s2_data_r_15 <=
        (_s2_data_T_106[0] ? s2_data_s1_way_words_0_15 : 32'h0)
        | (_s2_data_T_106[1] ? s2_data_s1_way_words_1_15 : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:211:50
    end
    if (s1_probe) begin	// src/main/scala/rocket/DCache.scala:160:25
      s2_probe_way <= s1_hit_way;	// src/main/scala/rocket/DCache.scala:294:74, :360:31
      s2_probe_state_state <= s1_hit_state_state;	// src/main/scala/rocket/DCache.scala:297:32, :361:33
    end
    if (s1_valid_not_nacked)	// src/main/scala/rocket/DCache.scala:164:38
      s2_hit_way <= s1_hit_way;	// src/main/scala/rocket/DCache.scala:294:74, :362:29
    s2_waw_hazard <= ~s1_valid_not_nacked & s2_waw_hazard;	// src/main/scala/rocket/DCache.scala:164:38, :364:32
    s2_victim_way_r <= ~_s2_victim_way_T & s2_victim_way_r;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17, :408:41
    if (_T_283)	// src/main/scala/rocket/DCache.scala:455:54
      lrscAddr <= s2_req_addr[31:6];	// src/main/scala/rocket/DCache.scala:316:19, :452:21, :453:49
    s2_correct_REG <= any_pstore_valid | s2_valid;	// src/main/scala/rocket/DCache.scala:207:30, :308:25, :464:{66,84}
    if (s1_valid_not_nacked & s1_write) begin	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:164:38, :469:63
      pstore1_cmd <= s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25, :469:30
      pstore1_addr <= s1_vaddr;	// src/main/scala/rocket/DCache.scala:174:21, :470:31
      pstore1_data <= io_cpu_s1_data_data;	// src/main/scala/rocket/DCache.scala:471:31
      pstore1_way <= s1_hit_way;	// src/main/scala/rocket/DCache.scala:294:74, :472:30
      pstore1_mask <= s1_mask;	// src/main/scala/rocket/DCache.scala:304:20, :473:31
      pstore1_rmw_r <=
        _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2
        | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29
        | _io_cpu_perf_canAcceptLoadThenLoad_T_31
        | _io_cpu_perf_canAcceptLoadThenLoad_T_32
        | _io_cpu_perf_canAcceptLoadThenLoad_T_33
        | _io_cpu_perf_canAcceptLoadThenLoad_T_34
        | _io_cpu_perf_canAcceptLoadThenLoad_T_38
        | _io_cpu_perf_canAcceptLoadThenLoad_T_39
        | _io_cpu_perf_canAcceptLoadThenLoad_T_40
        | _io_cpu_perf_canAcceptLoadThenLoad_T_41
        | _io_cpu_perf_canAcceptLoadThenLoad_T_42
        | (_io_cpu_perf_canAcceptLoadThenLoad_T_26
           | _io_cpu_perf_canAcceptLoadThenLoad_T_51
           | _io_cpu_perf_canAcceptLoadThenLoad_T_29
           | _io_cpu_perf_canAcceptLoadThenLoad_T_31
           | _io_cpu_perf_canAcceptLoadThenLoad_T_32
           | _io_cpu_perf_canAcceptLoadThenLoad_T_33
           | _io_cpu_perf_canAcceptLoadThenLoad_T_34
           | _io_cpu_perf_canAcceptLoadThenLoad_T_38
           | _io_cpu_perf_canAcceptLoadThenLoad_T_39
           | _io_cpu_perf_canAcceptLoadThenLoad_T_40
           | _io_cpu_perf_canAcceptLoadThenLoad_T_41
           | _io_cpu_perf_canAcceptLoadThenLoad_T_42)
        & _io_cpu_perf_canAcceptLoadThenLoad_T_51;	// src/main/scala/rocket/Consts.scala:86:{32,49,76}, src/main/scala/rocket/DCache.scala:475:44, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47
    end
    pstore_drain_on_miss_REG <= _io_cpu_s2_nack_output;	// src/main/scala/rocket/DCache.scala:422:86, :480:56
    if (advance_pstore1) begin	// src/main/scala/rocket/DCache.scala:499:61
      pstore2_addr <= pstore1_addr;	// src/main/scala/rocket/DCache.scala:470:31, :501:31
      pstore2_way <= pstore1_way;	// src/main/scala/rocket/DCache.scala:472:30, :502:30
      pstore2_storegen_data_r <= pstore1_storegen_data[7:0];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_1 <= pstore1_storegen_data[15:8];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_2 <= pstore1_storegen_data[23:16];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_3 <= pstore1_storegen_data[31:24];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_mask <= pstore2_storegen_mask_mergedMask;	// src/main/scala/rocket/DCache.scala:508:19, :510:37
    end
    io_cpu_s2_nack_cause_raw_REG <= s1_raw_hazard;	// src/main/scala/rocket/DCache.scala:543:31, :551:38
    if (_GEN_59)	// src/main/scala/rocket/DCache.scala:698:26, :729:68, :732:29, :734:32
      blockUncachedGrant <= ~dataArb_grant_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/rocket/DCache.scala:699:26, :727:33
    else	// src/main/scala/rocket/DCache.scala:698:26, :729:68, :732:29, :734:32
      blockUncachedGrant <= dataArb_io_out_valid;	// src/main/scala/chisel3/util/Arbiter.scala:148:31, src/main/scala/rocket/DCache.scala:727:33
    s1_release_data_valid <= dataArb_grant_2 & dataArb_io_in_2_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:778:38, :877:41
    s2_release_data_valid <= s1_release_data_valid & ~releaseRejected;	// src/main/scala/rocket/DCache.scala:777:29, :778:38, :779:{38,61,64}
    io_cpu_s2_xcpt_REG <= s1_xcpt_valid;	// src/main/scala/rocket/DCache.scala:908:65, :909:32
    if (_io_cpu_replay_next_output)	// src/main/scala/rocket/DCache.scala:926:39
      s2_uncached_data_word <= s1_uncached_data_word;	// src/main/scala/rocket/DCache.scala:923:40, src/main/scala/util/package.scala:39:76
    doUncachedResp <= _io_cpu_replay_next_output;	// src/main/scala/rocket/DCache.scala:924:31, :926:39
    REG <= reset;	// src/main/scala/rocket/DCache.scala:984:18
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// src/main/scala/rocket/DCache.scala:1162:11
      automatic logic _GEN_70 = _io_errors_bus_valid_T & ~grantIsCached;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:652:26, src/main/scala/util/package.scala:81:59
      if (~reset
          & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
                | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
                | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
                | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
                | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
                | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
                | _pstore_drain_opportunistic_T_41
                | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50
                   | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30
                   | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32
                   | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37
                   | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39
                   | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41)
                & _pstore_drain_opportunistic_T_50) | dataArb_io_in_3_valid_res)) begin	// src/main/scala/rocket/Consts.scala:86:{49,76}, src/main/scala/rocket/DCache.scala:1161:46, :1162:{11,12,28}, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:1162:11
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// src/main/scala/rocket/DCache.scala:1162:11
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:1162:11
          $fatal;	// src/main/scala/rocket/DCache.scala:1162:11
      end
      if (~reset
          & ~(~(s1_valid_masked & _io_cpu_perf_canAcceptLoadThenLoad_T_51)
              | (&(s1_mask_xwr | ~io_cpu_s1_data_mask)))) begin	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:163:34, :306:{9,10,28,53,69,71,93}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:306:9
          $error("Assertion failed\n    at DCache.scala:306 assert(!(s1_valid_masked && s1_req.cmd === M_PWR) || (s1_mask_xwr | ~io.cpu.s1_data.mask).andR)\n");	// src/main/scala/rocket/DCache.scala:306:9
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:306:9
          $fatal;	// src/main/scala/rocket/DCache.scala:306:9
      end
      if (~reset
          & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
                | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
                | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
                | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
                | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
                | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
                | _pstore_drain_opportunistic_T_41
                | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50
                   | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30
                   | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32
                   | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37
                   | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39
                   | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41)
                & _pstore_drain_opportunistic_T_50)
              | pstore_drain_opportunistic_res)) begin	// src/main/scala/rocket/Consts.scala:86:{49,76}, src/main/scala/rocket/DCache.scala:1161:46, :1162:{11,12,28}, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:1162:11
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// src/main/scala/rocket/DCache.scala:1162:11
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:1162:11
          $fatal;	// src/main/scala/rocket/DCache.scala:1162:11
      end
      if (~reset
          & ~(pstore1_rmw
              | (_dataArb_io_in_0_valid_T_2 | pstore1_held) == pstore1_valid)) begin	// src/main/scala/rocket/DCache.scala:475:32, :481:29, :483:{72,96}, :484:38, :487:{9,22,63}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:487:9
          $error("Assertion failed\n    at DCache.scala:487 assert(pstore1_rmw || pstore1_valid_not_rmw(io.cpu.s2_kill) === pstore1_valid)\n");	// src/main/scala/rocket/DCache.scala:487:9
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:487:9
          $fatal;	// src/main/scala/rocket/DCache.scala:487:9
      end
      if (_GEN_57 & ~reset & ~cached_grant_wait) begin	// src/main/scala/rocket/DCache.scala:200:34, :652:26, :654:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:654:13
          $error("Assertion failed: A GrantData was unexpected by the dcache.\n    at DCache.scala:654 assert(cached_grant_wait, \"A GrantData was unexpected by the dcache.\")\n");	// src/main/scala/rocket/DCache.scala:654:13
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:654:13
          $fatal;	// src/main/scala/rocket/DCache.scala:654:13
      end
      if (_GEN_70 & grantIsUncached & _T_313 & ~reset & ~uncachedInFlight_0) begin	// src/main/scala/rocket/DCache.scala:213:33, :652:26, :663:17, :664:17, src/main/scala/util/package.scala:81:59
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:664:17
          $error("Assertion failed: An AccessAck was unexpected by the dcache.\n    at DCache.scala:664 assert(f, \"An AccessAck was unexpected by the dcache.\") // TODO must handle Ack coming back on same cycle!\n");	// src/main/scala/rocket/DCache.scala:664:17
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:664:17
          $fatal;	// src/main/scala/rocket/DCache.scala:664:17
      end
      if (_GEN_70 & ~grantIsUncached & grantIsVoluntary & ~reset
          & ~release_ack_wait) begin	// src/main/scala/rocket/DCache.scala:203:33, :642:32, :652:26, :661:35, :685:13, src/main/scala/util/package.scala:81:59
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:685:13
          $error("Assertion failed: A ReleaseAck was unexpected by the dcache.\n    at DCache.scala:685 assert(release_ack_wait, \"A ReleaseAck was unexpected by the dcache.\") // TODO should handle Ack coming back on same cycle!\n");	// src/main/scala/rocket/DCache.scala:685:13
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:685:13
          $fatal;	// src/main/scala/rocket/DCache.scala:685:13
      end
      if (~reset
          & (nodeOut_e_ready
             & nodeOut_e_valid) != (_io_errors_bus_valid_T & d_first
                                    & grantIsCached)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:693:{9,24,54}, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:81:59
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:693:9
          $error("Assertion failed\n    at DCache.scala:693 assert(tl_out.e.fire === (tl_out.d.fire && d_first && grantIsCached))\n");	// src/main/scala/rocket/DCache.scala:693:9
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:693:9
          $fatal;	// src/main/scala/rocket/DCache.scala:693:9
      end
      if (s2_victimize & ~reset
          & ~(s2_valid_flush_line | s2_flush_valid | _io_cpu_s2_nack_output)) begin	// src/main/scala/rocket/DCache.scala:340:51, :396:75, :406:40, :422:86, :794:{13,52}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:794:13
          $error("Assertion failed\n    at DCache.scala:794 assert(s2_valid_flush_line || s2_flush_valid || io.cpu.s2_nack)\n");	// src/main/scala/rocket/DCache.scala:794:13
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:794:13
          $fatal;	// src/main/scala/rocket/DCache.scala:794:13
      end
      if (doUncachedResp & ~reset & s2_valid_hit) begin	// src/main/scala/rocket/DCache.scala:399:48, :924:31, :928:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:928:11
          $error("Assertion failed\n    at DCache.scala:928 assert(!s2_valid_hit)\n");	// src/main/scala/rocket/DCache.scala:928:11
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:928:11
          $fatal;	// src/main/scala/rocket/DCache.scala:928:11
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:103];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h68; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_valid = _RANDOM[7'h26][1];	// src/main/scala/rocket/DCache.scala:159:25
        s1_probe = _RANDOM[7'h26][2];	// src/main/scala/rocket/DCache.scala:159:25, :160:25
        probe_bits_opcode = _RANDOM[7'h26][5:3];	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_param = _RANDOM[7'h26][7:6];	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_size = _RANDOM[7'h26][11:8];	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_source = _RANDOM[7'h26][12];	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_address = {_RANDOM[7'h26][31:13], _RANDOM[7'h27][12:0]};	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_mask = {_RANDOM[7'h27][31:13], _RANDOM[7'h28], _RANDOM[7'h29][12:0]};	// src/main/scala/rocket/DCache.scala:161:29
        probe_bits_data =
          {_RANDOM[7'h29][31:13],
           _RANDOM[7'h2A],
           _RANDOM[7'h2B],
           _RANDOM[7'h2C],
           _RANDOM[7'h2D],
           _RANDOM[7'h2E],
           _RANDOM[7'h2F],
           _RANDOM[7'h30],
           _RANDOM[7'h31],
           _RANDOM[7'h32],
           _RANDOM[7'h33],
           _RANDOM[7'h34],
           _RANDOM[7'h35],
           _RANDOM[7'h36],
           _RANDOM[7'h37],
           _RANDOM[7'h38],
           _RANDOM[7'h39][12:0]};	// src/main/scala/rocket/DCache.scala:161:29
        probe_bits_corrupt = _RANDOM[7'h39][13];	// src/main/scala/rocket/DCache.scala:161:29
        s1_req_addr = {_RANDOM[7'h39][31:16], _RANDOM[7'h3A][15:0]};	// src/main/scala/rocket/DCache.scala:161:29, :173:25
        s1_req_tag = _RANDOM[7'h3A][21:16];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_cmd = _RANDOM[7'h3A][26:22];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_size = _RANDOM[7'h3A][28:27];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_signed = _RANDOM[7'h3A][29];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_dprv = _RANDOM[7'h3A][31:30];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_dv = _RANDOM[7'h3B][0];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_phys = _RANDOM[7'h3B][1];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_no_alloc = _RANDOM[7'h3B][2];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_no_xcpt = _RANDOM[7'h3B][3];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_data = {_RANDOM[7'h3B][31:4], _RANDOM[7'h3C][3:0]};	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_mask = _RANDOM[7'h3C][7:4];	// src/main/scala/rocket/DCache.scala:173:25
        s1_tlb_req_vaddr = {_RANDOM[7'h3C][31:8], _RANDOM[7'h3D][7:0]};	// src/main/scala/rocket/DCache.scala:173:25, :185:29
        s1_tlb_req_passthrough = _RANDOM[7'h3D][8];	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_size = _RANDOM[7'h3D][10:9];	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_cmd = _RANDOM[7'h3D][15:11];	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_prv = _RANDOM[7'h3D][17:16];	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_v = _RANDOM[7'h3D][18];	// src/main/scala/rocket/DCache.scala:185:29
        s1_flush_valid = _RANDOM[7'h3D][19];	// src/main/scala/rocket/DCache.scala:185:29, :192:27
        cached_grant_wait = _RANDOM[7'h40][14];	// src/main/scala/rocket/DCache.scala:200:34
        resetting = _RANDOM[7'h40][15];	// src/main/scala/rocket/DCache.scala:200:34, :201:26
        flushCounter = _RANDOM[7'h40][25:16];	// src/main/scala/rocket/DCache.scala:200:34, :202:29
        release_ack_wait = _RANDOM[7'h40][26];	// src/main/scala/rocket/DCache.scala:200:34, :203:33
        release_ack_addr = {_RANDOM[7'h40][31:27], _RANDOM[7'h41][26:0]};	// src/main/scala/rocket/DCache.scala:200:34, :204:29
        release_state = _RANDOM[7'h41][30:27];	// src/main/scala/rocket/DCache.scala:204:29, :205:30
        refill_way = {_RANDOM[7'h41][31], _RANDOM[7'h42][0]};	// src/main/scala/rocket/DCache.scala:204:29, :206:23
        uncachedInFlight_0 = _RANDOM[7'h42][1];	// src/main/scala/rocket/DCache.scala:206:23, :213:33
        uncachedReqs_0_addr = {_RANDOM[7'h42][31:2], _RANDOM[7'h43][1:0]};	// src/main/scala/rocket/DCache.scala:206:23, :214:25
        uncachedReqs_0_tag = _RANDOM[7'h43][7:2];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_cmd = _RANDOM[7'h43][12:8];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_size = _RANDOM[7'h43][14:13];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_signed = _RANDOM[7'h43][15];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_dprv = _RANDOM[7'h43][17:16];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_dv = _RANDOM[7'h43][18];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_phys = _RANDOM[7'h43][19];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_no_alloc = _RANDOM[7'h43][20];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_no_xcpt = _RANDOM[7'h43][21];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_data = {_RANDOM[7'h43][31:22], _RANDOM[7'h44][21:0]};	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_mask = _RANDOM[7'h44][25:22];	// src/main/scala/rocket/DCache.scala:214:25
        s1_did_read = _RANDOM[7'h44][26];	// src/main/scala/rocket/DCache.scala:214:25, :236:30
        s1_read_mask = {_RANDOM[7'h44][31:27], _RANDOM[7'h45][10:0]};	// src/main/scala/rocket/DCache.scala:214:25, :237:31
        s2_valid = _RANDOM[7'h45][11];	// src/main/scala/rocket/DCache.scala:237:31, :308:25
        s2_probe = _RANDOM[7'h45][12];	// src/main/scala/rocket/DCache.scala:237:31, :310:25
        s2_not_nacked_in_s1 = _RANDOM[7'h45][13];	// src/main/scala/rocket/DCache.scala:237:31, :312:36
        s2_req_addr = {_RANDOM[7'h45][31:14], _RANDOM[7'h46][13:0]};	// src/main/scala/rocket/DCache.scala:237:31, :316:19
        s2_req_tag = _RANDOM[7'h46][19:14];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_cmd = _RANDOM[7'h46][24:20];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_size = _RANDOM[7'h46][26:25];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_signed = _RANDOM[7'h46][27];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_dprv = _RANDOM[7'h46][29:28];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_dv = _RANDOM[7'h46][30];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_phys = _RANDOM[7'h46][31];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_no_alloc = _RANDOM[7'h47][0];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_no_xcpt = _RANDOM[7'h47][1];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_data = {_RANDOM[7'h47][31:2], _RANDOM[7'h48][1:0]};	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_mask = _RANDOM[7'h48][5:2];	// src/main/scala/rocket/DCache.scala:316:19
        s2_tlb_xcpt_miss = _RANDOM[7'h48][6];	// src/main/scala/rocket/DCache.scala:316:19, :319:24
        s2_tlb_xcpt_paddr = {_RANDOM[7'h48][31:7], _RANDOM[7'h49][6:0]};	// src/main/scala/rocket/DCache.scala:316:19, :319:24
        s2_tlb_xcpt_gpa = {_RANDOM[7'h49][31:7], _RANDOM[7'h4A][6:0]};	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_gpa_is_pte = _RANDOM[7'h4A][7];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_pf_ld = _RANDOM[7'h4A][8];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_pf_st = _RANDOM[7'h4A][9];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_pf_inst = _RANDOM[7'h4A][10];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_gf_ld = _RANDOM[7'h4A][11];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_gf_st = _RANDOM[7'h4A][12];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_gf_inst = _RANDOM[7'h4A][13];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ae_ld = _RANDOM[7'h4A][14];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ae_st = _RANDOM[7'h4A][15];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ae_inst = _RANDOM[7'h4A][16];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ma_ld = _RANDOM[7'h4A][17];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ma_st = _RANDOM[7'h4A][18];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ma_inst = _RANDOM[7'h4A][19];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_cacheable = _RANDOM[7'h4A][20];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_must_alloc = _RANDOM[7'h4A][21];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_prefetchable = _RANDOM[7'h4A][22];	// src/main/scala/rocket/DCache.scala:319:24
        s2_pma_miss = _RANDOM[7'h4A][23];	// src/main/scala/rocket/DCache.scala:319:24, :320:19
        s2_pma_paddr = {_RANDOM[7'h4A][31:24], _RANDOM[7'h4B][23:0]};	// src/main/scala/rocket/DCache.scala:319:24, :320:19
        s2_pma_gpa = {_RANDOM[7'h4B][31:24], _RANDOM[7'h4C][23:0]};	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_gpa_is_pte = _RANDOM[7'h4C][24];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_pf_ld = _RANDOM[7'h4C][25];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_pf_st = _RANDOM[7'h4C][26];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_pf_inst = _RANDOM[7'h4C][27];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_gf_ld = _RANDOM[7'h4C][28];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_gf_st = _RANDOM[7'h4C][29];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_gf_inst = _RANDOM[7'h4C][30];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ae_ld = _RANDOM[7'h4C][31];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ae_st = _RANDOM[7'h4D][0];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ae_inst = _RANDOM[7'h4D][1];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ma_ld = _RANDOM[7'h4D][2];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ma_st = _RANDOM[7'h4D][3];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ma_inst = _RANDOM[7'h4D][4];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_cacheable = _RANDOM[7'h4D][5];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_must_alloc = _RANDOM[7'h4D][6];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_prefetchable = _RANDOM[7'h4D][7];	// src/main/scala/rocket/DCache.scala:320:19
        s2_uncached_resp_addr = {_RANDOM[7'h4D][31:8], _RANDOM[7'h4E][7:0]};	// src/main/scala/rocket/DCache.scala:320:19, :321:34
        s2_vaddr_r = {_RANDOM[7'h4E][31:8], _RANDOM[7'h4F][7:0]};	// src/main/scala/rocket/DCache.scala:321:34, :328:31
        s2_flush_valid_pre_tag_ecc = _RANDOM[7'h4F][8];	// src/main/scala/rocket/DCache.scala:328:31, :332:43
        s2_meta_correctable_errors = _RANDOM[7'h4F][9];	// src/main/scala/rocket/DCache.scala:328:31, :335:70
        s2_meta_uncorrectable_errors = _RANDOM[7'h4F][10];	// src/main/scala/rocket/DCache.scala:328:31, :336:72
        s2_meta_corrected_r = _RANDOM[7'h4F][28:11];	// src/main/scala/rocket/DCache.scala:328:31, :338:61
        s2_data_r = {_RANDOM[7'h4F][31:29], _RANDOM[7'h50][28:0]};	// src/main/scala/rocket/DCache.scala:328:31, :356:18
        s2_data_r_1 = {_RANDOM[7'h50][31:29], _RANDOM[7'h51][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_2 = {_RANDOM[7'h51][31:29], _RANDOM[7'h52][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_3 = {_RANDOM[7'h52][31:29], _RANDOM[7'h53][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_4 = {_RANDOM[7'h53][31:29], _RANDOM[7'h54][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_5 = {_RANDOM[7'h54][31:29], _RANDOM[7'h55][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_6 = {_RANDOM[7'h55][31:29], _RANDOM[7'h56][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_7 = {_RANDOM[7'h56][31:29], _RANDOM[7'h57][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_8 = {_RANDOM[7'h57][31:29], _RANDOM[7'h58][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_9 = {_RANDOM[7'h58][31:29], _RANDOM[7'h59][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_10 = {_RANDOM[7'h59][31:29], _RANDOM[7'h5A][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_11 = {_RANDOM[7'h5A][31:29], _RANDOM[7'h5B][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_12 = {_RANDOM[7'h5B][31:29], _RANDOM[7'h5C][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_13 = {_RANDOM[7'h5C][31:29], _RANDOM[7'h5D][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_14 = {_RANDOM[7'h5D][31:29], _RANDOM[7'h5E][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_data_r_15 = {_RANDOM[7'h5E][31:29], _RANDOM[7'h5F][28:0]};	// src/main/scala/rocket/DCache.scala:356:18
        s2_probe_way = _RANDOM[7'h5F][29];	// src/main/scala/rocket/DCache.scala:356:18, :360:31
        s2_probe_state_state = _RANDOM[7'h5F][31:30];	// src/main/scala/rocket/DCache.scala:356:18, :361:33
        s2_hit_way = _RANDOM[7'h60][0];	// src/main/scala/rocket/DCache.scala:362:29
        s2_hit_state_state = _RANDOM[7'h60][2:1];	// src/main/scala/rocket/DCache.scala:362:29, :363:31
        s2_waw_hazard = _RANDOM[7'h60][3];	// src/main/scala/rocket/DCache.scala:362:29, :364:32
        s2_victim_way_r = _RANDOM[7'h60][4];	// src/main/scala/rocket/DCache.scala:362:29, :408:41
        lrscCount = _RANDOM[7'h60][11:5];	// src/main/scala/rocket/DCache.scala:362:29, :449:26
        lrscAddr = {_RANDOM[7'h60][31:12], _RANDOM[7'h61][5:0]};	// src/main/scala/rocket/DCache.scala:362:29, :452:21
        s2_correct_REG = _RANDOM[7'h61][6];	// src/main/scala/rocket/DCache.scala:452:21, :464:66
        pstore1_cmd = _RANDOM[7'h61][11:7];	// src/main/scala/rocket/DCache.scala:452:21, :469:30
        pstore1_addr = {_RANDOM[7'h61][31:12], _RANDOM[7'h62][11:0]};	// src/main/scala/rocket/DCache.scala:452:21, :470:31
        pstore1_data = {_RANDOM[7'h62][31:12], _RANDOM[7'h63][11:0]};	// src/main/scala/rocket/DCache.scala:470:31, :471:31
        pstore1_way = _RANDOM[7'h63][12];	// src/main/scala/rocket/DCache.scala:471:31, :472:30
        pstore1_mask = _RANDOM[7'h63][16:13];	// src/main/scala/rocket/DCache.scala:471:31, :473:31
        pstore1_rmw_r = _RANDOM[7'h63][17];	// src/main/scala/rocket/DCache.scala:471:31, :475:44
        pstore2_valid = _RANDOM[7'h63][18];	// src/main/scala/rocket/DCache.scala:471:31, :478:30
        pstore_drain_on_miss_REG = _RANDOM[7'h63][19];	// src/main/scala/rocket/DCache.scala:471:31, :480:56
        pstore1_held = _RANDOM[7'h63][20];	// src/main/scala/rocket/DCache.scala:471:31, :481:29
        pstore2_addr = {_RANDOM[7'h63][31:21], _RANDOM[7'h64][20:0]};	// src/main/scala/rocket/DCache.scala:471:31, :501:31
        pstore2_way = _RANDOM[7'h64][21];	// src/main/scala/rocket/DCache.scala:501:31, :502:30
        pstore2_storegen_data_r = _RANDOM[7'h64][29:22];	// src/main/scala/rocket/DCache.scala:501:31, :505:22
        pstore2_storegen_data_r_1 = {_RANDOM[7'h64][31:30], _RANDOM[7'h65][5:0]};	// src/main/scala/rocket/DCache.scala:501:31, :505:22
        pstore2_storegen_data_r_2 = _RANDOM[7'h65][13:6];	// src/main/scala/rocket/DCache.scala:505:22
        pstore2_storegen_data_r_3 = _RANDOM[7'h65][21:14];	// src/main/scala/rocket/DCache.scala:505:22
        pstore2_storegen_mask = _RANDOM[7'h65][25:22];	// src/main/scala/rocket/DCache.scala:505:22, :508:19
        io_cpu_s2_nack_cause_raw_REG = _RANDOM[7'h65][26];	// src/main/scala/rocket/DCache.scala:505:22, :551:38
        counter = {_RANDOM[7'h65][31:27], _RANDOM[7'h66][0]};	// src/main/scala/rocket/DCache.scala:505:22, src/main/scala/tilelink/Edges.scala:230:27
        grantInProgress = _RANDOM[7'h66][1];	// src/main/scala/rocket/DCache.scala:644:32, src/main/scala/tilelink/Edges.scala:230:27
        blockProbeAfterGrantCount = _RANDOM[7'h66][4:2];	// src/main/scala/rocket/DCache.scala:645:42, src/main/scala/tilelink/Edges.scala:230:27
        blockUncachedGrant = _RANDOM[7'h66][5];	// src/main/scala/rocket/DCache.scala:727:33, src/main/scala/tilelink/Edges.scala:230:27
        counter_1 = _RANDOM[7'h66][11:6];	// src/main/scala/tilelink/Edges.scala:230:27
        s1_release_data_valid = _RANDOM[7'h66][12];	// src/main/scala/rocket/DCache.scala:778:38, src/main/scala/tilelink/Edges.scala:230:27
        s2_release_data_valid = _RANDOM[7'h66][13];	// src/main/scala/rocket/DCache.scala:779:38, src/main/scala/tilelink/Edges.scala:230:27
        io_cpu_s2_xcpt_REG = _RANDOM[7'h66][14];	// src/main/scala/rocket/DCache.scala:909:32, src/main/scala/tilelink/Edges.scala:230:27
        s2_uncached_data_word = {_RANDOM[7'h66][31:15], _RANDOM[7'h67][14:0]};	// src/main/scala/rocket/DCache.scala:923:40, src/main/scala/tilelink/Edges.scala:230:27
        doUncachedResp = _RANDOM[7'h67][15];	// src/main/scala/rocket/DCache.scala:923:40, :924:31
        REG = _RANDOM[7'h67][16];	// src/main/scala/rocket/DCache.scala:923:40, :984:18
        io_cpu_perf_acquire_counter = _RANDOM[7'h67][22:17];	// src/main/scala/rocket/DCache.scala:923:40, src/main/scala/tilelink/Edges.scala:230:27
        io_cpu_perf_release_counter = _RANDOM[7'h67][28:23];	// src/main/scala/rocket/DCache.scala:923:40, src/main/scala/tilelink/Edges.scala:230:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  PMPChecker tlb_pmp (	// src/main/scala/rocket/TLB.scala:405:19
    .io_prv           (tlb_mpu_priv[1:0]),	// src/main/scala/rocket/TLB.scala:404:27, :409:14
    .io_pmp_0_cfg_l   (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_res (io_ptw_pmp_0_cfg_res),
    .io_pmp_0_cfg_a   (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x   (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w   (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r   (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr    (io_ptw_pmp_0_addr),
    .io_pmp_0_mask    (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l   (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_res (io_ptw_pmp_1_cfg_res),
    .io_pmp_1_cfg_a   (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x   (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w   (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r   (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr    (io_ptw_pmp_1_addr),
    .io_pmp_1_mask    (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l   (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_res (io_ptw_pmp_2_cfg_res),
    .io_pmp_2_cfg_a   (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x   (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w   (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r   (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr    (io_ptw_pmp_2_addr),
    .io_pmp_2_mask    (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l   (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_res (io_ptw_pmp_3_cfg_res),
    .io_pmp_3_cfg_a   (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x   (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w   (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r   (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr    (io_ptw_pmp_3_addr),
    .io_pmp_3_mask    (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l   (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_res (io_ptw_pmp_4_cfg_res),
    .io_pmp_4_cfg_a   (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x   (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w   (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r   (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr    (io_ptw_pmp_4_addr),
    .io_pmp_4_mask    (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l   (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_res (io_ptw_pmp_5_cfg_res),
    .io_pmp_5_cfg_a   (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x   (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w   (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r   (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr    (io_ptw_pmp_5_addr),
    .io_pmp_5_mask    (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l   (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_res (io_ptw_pmp_6_cfg_res),
    .io_pmp_6_cfg_a   (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x   (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w   (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r   (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr    (io_ptw_pmp_6_addr),
    .io_pmp_6_mask    (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l   (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_res (io_ptw_pmp_7_cfg_res),
    .io_pmp_7_cfg_a   (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x   (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w   (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r   (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr    (io_ptw_pmp_7_addr),
    .io_pmp_7_mask    (io_ptw_pmp_7_mask),
    .io_addr          (tlb_mpu_physaddr),	// src/main/scala/rocket/TLB.scala:403:25
    .io_r             (_tlb_pmp_io_r),
    .io_w             (_tlb_pmp_io_w),
    .io_x             (_tlb_pmp_io_x)
  );
  OptimizationBarrier tlb_entries_barrier (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_tlb_entries_barrier_io_y_u),
    .io_y_ae_ptw    (_tlb_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final  (_tlb_entries_barrier_io_y_ae_final),
    .io_y_ae_stage2 (_tlb_entries_barrier_io_y_ae_stage2),
    .io_y_pf        (_tlb_entries_barrier_io_y_pf),
    .io_y_gf        (_tlb_entries_barrier_io_y_gf),
    .io_y_sw        (_tlb_entries_barrier_io_y_sw),
    .io_y_sx        (_tlb_entries_barrier_io_y_sx),
    .io_y_sr        (_tlb_entries_barrier_io_y_sr),
    .io_y_hw        (_tlb_entries_barrier_io_y_hw),
    .io_y_hx        (_tlb_entries_barrier_io_y_hx),
    .io_y_hr        (_tlb_entries_barrier_io_y_hr),
    .io_y_pw        (_tlb_entries_barrier_io_y_pw),
    .io_y_px        (_tlb_entries_barrier_io_y_px),
    .io_y_pr        (_tlb_entries_barrier_io_y_pr),
    .io_y_ppp       (_tlb_entries_barrier_io_y_ppp),
    .io_y_pal       (_tlb_entries_barrier_io_y_pal),
    .io_y_paa       (_tlb_entries_barrier_io_y_paa),
    .io_y_eff       (_tlb_entries_barrier_io_y_eff),
    .io_y_c         (_tlb_entries_barrier_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_1 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_tlb_entries_barrier_1_io_y_u),
    .io_y_ae_ptw    (_tlb_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final  (_tlb_entries_barrier_1_io_y_ae_final),
    .io_y_ae_stage2 (_tlb_entries_barrier_1_io_y_ae_stage2),
    .io_y_pf        (_tlb_entries_barrier_1_io_y_pf),
    .io_y_gf        (_tlb_entries_barrier_1_io_y_gf),
    .io_y_sw        (_tlb_entries_barrier_1_io_y_sw),
    .io_y_sx        (_tlb_entries_barrier_1_io_y_sx),
    .io_y_sr        (_tlb_entries_barrier_1_io_y_sr),
    .io_y_hw        (_tlb_entries_barrier_1_io_y_hw),
    .io_y_hx        (_tlb_entries_barrier_1_io_y_hx),
    .io_y_hr        (_tlb_entries_barrier_1_io_y_hr),
    .io_y_pw        (_tlb_entries_barrier_1_io_y_pw),
    .io_y_px        (_tlb_entries_barrier_1_io_y_px),
    .io_y_pr        (_tlb_entries_barrier_1_io_y_pr),
    .io_y_ppp       (_tlb_entries_barrier_1_io_y_ppp),
    .io_y_pal       (_tlb_entries_barrier_1_io_y_pal),
    .io_y_paa       (_tlb_entries_barrier_1_io_y_paa),
    .io_y_eff       (_tlb_entries_barrier_1_io_y_eff),
    .io_y_c         (_tlb_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_2 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_tlb_entries_barrier_2_io_y_u),
    .io_y_ae_ptw    (_tlb_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final  (_tlb_entries_barrier_2_io_y_ae_final),
    .io_y_ae_stage2 (_tlb_entries_barrier_2_io_y_ae_stage2),
    .io_y_pf        (_tlb_entries_barrier_2_io_y_pf),
    .io_y_gf        (_tlb_entries_barrier_2_io_y_gf),
    .io_y_sw        (_tlb_entries_barrier_2_io_y_sw),
    .io_y_sx        (_tlb_entries_barrier_2_io_y_sx),
    .io_y_sr        (_tlb_entries_barrier_2_io_y_sr),
    .io_y_hw        (_tlb_entries_barrier_2_io_y_hw),
    .io_y_hx        (_tlb_entries_barrier_2_io_y_hx),
    .io_y_hr        (_tlb_entries_barrier_2_io_y_hr),
    .io_y_pw        (_tlb_entries_barrier_2_io_y_pw),
    .io_y_px        (_tlb_entries_barrier_2_io_y_px),
    .io_y_pr        (_tlb_entries_barrier_2_io_y_pr),
    .io_y_ppp       (_tlb_entries_barrier_2_io_y_ppp),
    .io_y_pal       (_tlb_entries_barrier_2_io_y_pal),
    .io_y_paa       (_tlb_entries_barrier_2_io_y_paa),
    .io_y_eff       (_tlb_entries_barrier_2_io_y_eff),
    .io_y_c         (_tlb_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_3 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_tlb_entries_barrier_3_io_y_u),
    .io_y_ae_ptw    (_tlb_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final  (_tlb_entries_barrier_3_io_y_ae_final),
    .io_y_ae_stage2 (_tlb_entries_barrier_3_io_y_ae_stage2),
    .io_y_pf        (_tlb_entries_barrier_3_io_y_pf),
    .io_y_gf        (_tlb_entries_barrier_3_io_y_gf),
    .io_y_sw        (_tlb_entries_barrier_3_io_y_sw),
    .io_y_sx        (_tlb_entries_barrier_3_io_y_sx),
    .io_y_sr        (_tlb_entries_barrier_3_io_y_sr),
    .io_y_hw        (_tlb_entries_barrier_3_io_y_hw),
    .io_y_hx        (_tlb_entries_barrier_3_io_y_hx),
    .io_y_hr        (_tlb_entries_barrier_3_io_y_hr),
    .io_y_pw        (_tlb_entries_barrier_3_io_y_pw),
    .io_y_px        (_tlb_entries_barrier_3_io_y_px),
    .io_y_pr        (_tlb_entries_barrier_3_io_y_pr),
    .io_y_ppp       (_tlb_entries_barrier_3_io_y_ppp),
    .io_y_pal       (_tlb_entries_barrier_3_io_y_pal),
    .io_y_paa       (_tlb_entries_barrier_3_io_y_paa),
    .io_y_eff       (_tlb_entries_barrier_3_io_y_eff),
    .io_y_c         (_tlb_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_4 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_tlb_entries_barrier_4_io_y_u),
    .io_y_ae_ptw    (_tlb_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final  (_tlb_entries_barrier_4_io_y_ae_final),
    .io_y_ae_stage2 (_tlb_entries_barrier_4_io_y_ae_stage2),
    .io_y_pf        (_tlb_entries_barrier_4_io_y_pf),
    .io_y_gf        (_tlb_entries_barrier_4_io_y_gf),
    .io_y_sw        (_tlb_entries_barrier_4_io_y_sw),
    .io_y_sx        (_tlb_entries_barrier_4_io_y_sx),
    .io_y_sr        (_tlb_entries_barrier_4_io_y_sr),
    .io_y_hw        (_tlb_entries_barrier_4_io_y_hw),
    .io_y_hx        (_tlb_entries_barrier_4_io_y_hx),
    .io_y_hr        (_tlb_entries_barrier_4_io_y_hr),
    .io_y_pw        (_tlb_entries_barrier_4_io_y_pw),
    .io_y_px        (_tlb_entries_barrier_4_io_y_px),
    .io_y_pr        (_tlb_entries_barrier_4_io_y_pr),
    .io_y_ppp       (_tlb_entries_barrier_4_io_y_ppp),
    .io_y_pal       (_tlb_entries_barrier_4_io_y_pal),
    .io_y_paa       (_tlb_entries_barrier_4_io_y_paa),
    .io_y_eff       (_tlb_entries_barrier_4_io_y_eff),
    .io_y_c         (_tlb_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier tlb_entries_barrier_5 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_tlb_entries_barrier_5_io_y_u),
    .io_y_ae_ptw    (_tlb_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final  (_tlb_entries_barrier_5_io_y_ae_final),
    .io_y_ae_stage2 (_tlb_entries_barrier_5_io_y_ae_stage2),
    .io_y_pf        (_tlb_entries_barrier_5_io_y_pf),
    .io_y_gf        (_tlb_entries_barrier_5_io_y_gf),
    .io_y_sw        (_tlb_entries_barrier_5_io_y_sw),
    .io_y_sx        (_tlb_entries_barrier_5_io_y_sx),
    .io_y_sr        (_tlb_entries_barrier_5_io_y_sr),
    .io_y_hw        (_tlb_entries_barrier_5_io_y_hw),
    .io_y_hx        (_tlb_entries_barrier_5_io_y_hx),
    .io_y_hr        (_tlb_entries_barrier_5_io_y_hr),
    .io_y_pw        (/* unused */),
    .io_y_px        (/* unused */),
    .io_y_pr        (/* unused */),
    .io_y_ppp       (/* unused */),
    .io_y_pal       (/* unused */),
    .io_y_paa       (/* unused */),
    .io_y_eff       (/* unused */),
    .io_y_c         (/* unused */)
  );
  PMPChecker pma_checker_pmp (	// src/main/scala/rocket/TLB.scala:405:19
    .io_prv           (pma_checker_mpu_priv[1:0]),	// src/main/scala/rocket/TLB.scala:404:27, :409:14
    .io_pmp_0_cfg_l   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_0_cfg_res (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_0_cfg_a   (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_0_cfg_x   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_0_cfg_w   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_0_cfg_r   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_0_addr    (30'h0),	// src/main/scala/rocket/DCache.scala:267:18
    .io_pmp_0_mask    (32'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_1_cfg_l   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_1_cfg_res (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_1_cfg_a   (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_1_cfg_x   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_1_cfg_w   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_1_cfg_r   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_1_addr    (30'h0),	// src/main/scala/rocket/DCache.scala:267:18
    .io_pmp_1_mask    (32'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_2_cfg_l   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_2_cfg_res (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_2_cfg_a   (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_2_cfg_x   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_2_cfg_w   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_2_cfg_r   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_2_addr    (30'h0),	// src/main/scala/rocket/DCache.scala:267:18
    .io_pmp_2_mask    (32'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_3_cfg_l   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_3_cfg_res (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_3_cfg_a   (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_3_cfg_x   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_3_cfg_w   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_3_cfg_r   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_3_addr    (30'h0),	// src/main/scala/rocket/DCache.scala:267:18
    .io_pmp_3_mask    (32'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_4_cfg_l   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_4_cfg_res (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_4_cfg_a   (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_4_cfg_x   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_4_cfg_w   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_4_cfg_r   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_4_addr    (30'h0),	// src/main/scala/rocket/DCache.scala:267:18
    .io_pmp_4_mask    (32'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_5_cfg_l   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_5_cfg_res (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_5_cfg_a   (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_5_cfg_x   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_5_cfg_w   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_5_cfg_r   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_5_addr    (30'h0),	// src/main/scala/rocket/DCache.scala:267:18
    .io_pmp_5_mask    (32'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_6_cfg_l   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_6_cfg_res (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_6_cfg_a   (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_6_cfg_x   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_6_cfg_w   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_6_cfg_r   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_6_addr    (30'h0),	// src/main/scala/rocket/DCache.scala:267:18
    .io_pmp_6_mask    (32'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_7_cfg_l   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_7_cfg_res (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_7_cfg_a   (2'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_pmp_7_cfg_x   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_7_cfg_w   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_7_cfg_r   (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_pmp_7_addr    (30'h0),	// src/main/scala/rocket/DCache.scala:267:18
    .io_pmp_7_mask    (32'h0),	// src/main/scala/rocket/HellaCache.scala:234:14
    .io_addr          (pma_checker_mpu_physaddr),	// src/main/scala/rocket/TLB.scala:403:25
    .io_r             (_pma_checker_pmp_io_r),
    .io_w             (_pma_checker_pmp_io_w),
    .io_x             (_pma_checker_pmp_io_x)
  );
  OptimizationBarrier pma_checker_entries_barrier (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_pma_checker_entries_barrier_io_y_u),
    .io_y_ae_ptw    (_pma_checker_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final  (_pma_checker_entries_barrier_io_y_ae_final),
    .io_y_ae_stage2 (_pma_checker_entries_barrier_io_y_ae_stage2),
    .io_y_pf        (_pma_checker_entries_barrier_io_y_pf),
    .io_y_gf        (_pma_checker_entries_barrier_io_y_gf),
    .io_y_sw        (_pma_checker_entries_barrier_io_y_sw),
    .io_y_sx        (_pma_checker_entries_barrier_io_y_sx),
    .io_y_sr        (_pma_checker_entries_barrier_io_y_sr),
    .io_y_hw        (_pma_checker_entries_barrier_io_y_hw),
    .io_y_hx        (_pma_checker_entries_barrier_io_y_hx),
    .io_y_hr        (_pma_checker_entries_barrier_io_y_hr),
    .io_y_pw        (_pma_checker_entries_barrier_io_y_pw),
    .io_y_px        (_pma_checker_entries_barrier_io_y_px),
    .io_y_pr        (_pma_checker_entries_barrier_io_y_pr),
    .io_y_ppp       (_pma_checker_entries_barrier_io_y_ppp),
    .io_y_pal       (_pma_checker_entries_barrier_io_y_pal),
    .io_y_paa       (_pma_checker_entries_barrier_io_y_paa),
    .io_y_eff       (_pma_checker_entries_barrier_io_y_eff),
    .io_y_c         (_pma_checker_entries_barrier_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_1 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_pma_checker_entries_barrier_1_io_y_u),
    .io_y_ae_ptw    (_pma_checker_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final  (_pma_checker_entries_barrier_1_io_y_ae_final),
    .io_y_ae_stage2 (_pma_checker_entries_barrier_1_io_y_ae_stage2),
    .io_y_pf        (_pma_checker_entries_barrier_1_io_y_pf),
    .io_y_gf        (_pma_checker_entries_barrier_1_io_y_gf),
    .io_y_sw        (_pma_checker_entries_barrier_1_io_y_sw),
    .io_y_sx        (_pma_checker_entries_barrier_1_io_y_sx),
    .io_y_sr        (_pma_checker_entries_barrier_1_io_y_sr),
    .io_y_hw        (_pma_checker_entries_barrier_1_io_y_hw),
    .io_y_hx        (_pma_checker_entries_barrier_1_io_y_hx),
    .io_y_hr        (_pma_checker_entries_barrier_1_io_y_hr),
    .io_y_pw        (_pma_checker_entries_barrier_1_io_y_pw),
    .io_y_px        (_pma_checker_entries_barrier_1_io_y_px),
    .io_y_pr        (_pma_checker_entries_barrier_1_io_y_pr),
    .io_y_ppp       (_pma_checker_entries_barrier_1_io_y_ppp),
    .io_y_pal       (_pma_checker_entries_barrier_1_io_y_pal),
    .io_y_paa       (_pma_checker_entries_barrier_1_io_y_paa),
    .io_y_eff       (_pma_checker_entries_barrier_1_io_y_eff),
    .io_y_c         (_pma_checker_entries_barrier_1_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_2 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_pma_checker_entries_barrier_2_io_y_u),
    .io_y_ae_ptw    (_pma_checker_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final  (_pma_checker_entries_barrier_2_io_y_ae_final),
    .io_y_ae_stage2 (_pma_checker_entries_barrier_2_io_y_ae_stage2),
    .io_y_pf        (_pma_checker_entries_barrier_2_io_y_pf),
    .io_y_gf        (_pma_checker_entries_barrier_2_io_y_gf),
    .io_y_sw        (_pma_checker_entries_barrier_2_io_y_sw),
    .io_y_sx        (_pma_checker_entries_barrier_2_io_y_sx),
    .io_y_sr        (_pma_checker_entries_barrier_2_io_y_sr),
    .io_y_hw        (_pma_checker_entries_barrier_2_io_y_hw),
    .io_y_hx        (_pma_checker_entries_barrier_2_io_y_hx),
    .io_y_hr        (_pma_checker_entries_barrier_2_io_y_hr),
    .io_y_pw        (_pma_checker_entries_barrier_2_io_y_pw),
    .io_y_px        (_pma_checker_entries_barrier_2_io_y_px),
    .io_y_pr        (_pma_checker_entries_barrier_2_io_y_pr),
    .io_y_ppp       (_pma_checker_entries_barrier_2_io_y_ppp),
    .io_y_pal       (_pma_checker_entries_barrier_2_io_y_pal),
    .io_y_paa       (_pma_checker_entries_barrier_2_io_y_paa),
    .io_y_eff       (_pma_checker_entries_barrier_2_io_y_eff),
    .io_y_c         (_pma_checker_entries_barrier_2_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_3 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_pma_checker_entries_barrier_3_io_y_u),
    .io_y_ae_ptw    (_pma_checker_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final  (_pma_checker_entries_barrier_3_io_y_ae_final),
    .io_y_ae_stage2 (_pma_checker_entries_barrier_3_io_y_ae_stage2),
    .io_y_pf        (_pma_checker_entries_barrier_3_io_y_pf),
    .io_y_gf        (_pma_checker_entries_barrier_3_io_y_gf),
    .io_y_sw        (_pma_checker_entries_barrier_3_io_y_sw),
    .io_y_sx        (_pma_checker_entries_barrier_3_io_y_sx),
    .io_y_sr        (_pma_checker_entries_barrier_3_io_y_sr),
    .io_y_hw        (_pma_checker_entries_barrier_3_io_y_hw),
    .io_y_hx        (_pma_checker_entries_barrier_3_io_y_hx),
    .io_y_hr        (_pma_checker_entries_barrier_3_io_y_hr),
    .io_y_pw        (_pma_checker_entries_barrier_3_io_y_pw),
    .io_y_px        (_pma_checker_entries_barrier_3_io_y_px),
    .io_y_pr        (_pma_checker_entries_barrier_3_io_y_pr),
    .io_y_ppp       (_pma_checker_entries_barrier_3_io_y_ppp),
    .io_y_pal       (_pma_checker_entries_barrier_3_io_y_pal),
    .io_y_paa       (_pma_checker_entries_barrier_3_io_y_paa),
    .io_y_eff       (_pma_checker_entries_barrier_3_io_y_eff),
    .io_y_c         (_pma_checker_entries_barrier_3_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_4 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_pma_checker_entries_barrier_4_io_y_u),
    .io_y_ae_ptw    (_pma_checker_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final  (_pma_checker_entries_barrier_4_io_y_ae_final),
    .io_y_ae_stage2 (_pma_checker_entries_barrier_4_io_y_ae_stage2),
    .io_y_pf        (_pma_checker_entries_barrier_4_io_y_pf),
    .io_y_gf        (_pma_checker_entries_barrier_4_io_y_gf),
    .io_y_sw        (_pma_checker_entries_barrier_4_io_y_sw),
    .io_y_sx        (_pma_checker_entries_barrier_4_io_y_sx),
    .io_y_sr        (_pma_checker_entries_barrier_4_io_y_sr),
    .io_y_hw        (_pma_checker_entries_barrier_4_io_y_hw),
    .io_y_hx        (_pma_checker_entries_barrier_4_io_y_hx),
    .io_y_hr        (_pma_checker_entries_barrier_4_io_y_hr),
    .io_y_pw        (_pma_checker_entries_barrier_4_io_y_pw),
    .io_y_px        (_pma_checker_entries_barrier_4_io_y_px),
    .io_y_pr        (_pma_checker_entries_barrier_4_io_y_pr),
    .io_y_ppp       (_pma_checker_entries_barrier_4_io_y_ppp),
    .io_y_pal       (_pma_checker_entries_barrier_4_io_y_pal),
    .io_y_paa       (_pma_checker_entries_barrier_4_io_y_paa),
    .io_y_eff       (_pma_checker_entries_barrier_4_io_y_eff),
    .io_y_c         (_pma_checker_entries_barrier_4_io_y_c)
  );
  OptimizationBarrier pma_checker_entries_barrier_5 (	// src/main/scala/util/package.scala:267:25
    .io_x_u         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_ptw    (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_final  (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ae_stage2 (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_gf        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_sr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hx        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_hr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pw        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_px        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pr        (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_ppp       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_pal       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_paa       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_eff       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_x_c         (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_y_u         (_pma_checker_entries_barrier_5_io_y_u),
    .io_y_ae_ptw    (_pma_checker_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final  (_pma_checker_entries_barrier_5_io_y_ae_final),
    .io_y_ae_stage2 (_pma_checker_entries_barrier_5_io_y_ae_stage2),
    .io_y_pf        (_pma_checker_entries_barrier_5_io_y_pf),
    .io_y_gf        (_pma_checker_entries_barrier_5_io_y_gf),
    .io_y_sw        (_pma_checker_entries_barrier_5_io_y_sw),
    .io_y_sx        (_pma_checker_entries_barrier_5_io_y_sx),
    .io_y_sr        (_pma_checker_entries_barrier_5_io_y_sr),
    .io_y_hw        (_pma_checker_entries_barrier_5_io_y_hw),
    .io_y_hx        (_pma_checker_entries_barrier_5_io_y_hx),
    .io_y_hr        (_pma_checker_entries_barrier_5_io_y_hr),
    .io_y_pw        (/* unused */),
    .io_y_px        (/* unused */),
    .io_y_pr        (/* unused */),
    .io_y_ppp       (/* unused */),
    .io_y_pal       (/* unused */),
    .io_y_paa       (/* unused */),
    .io_y_eff       (/* unused */),
    .io_y_c         (/* unused */)
  );
  MaxPeriodFibonacciLFSR lfsr_prng (	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
    .clock        (clock),
    .reset        (reset),
    .io_increment (replace),	// src/main/scala/util/Replacement.scala:37:29
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (_lfsr_prng_io_out_2),
    .io_out_3     (_lfsr_prng_io_out_3),
    .io_out_4     (_lfsr_prng_io_out_4),
    .io_out_5     (_lfsr_prng_io_out_5),
    .io_out_6     (_lfsr_prng_io_out_6),
    .io_out_7     (_lfsr_prng_io_out_7),
    .io_out_8     (_lfsr_prng_io_out_8),
    .io_out_9     (_lfsr_prng_io_out_9),
    .io_out_10    (_lfsr_prng_io_out_10),
    .io_out_11    (_lfsr_prng_io_out_11),
    .io_out_12    (_lfsr_prng_io_out_12),
    .io_out_13    (_lfsr_prng_io_out_13),
    .io_out_14    (_lfsr_prng_io_out_14),
    .io_out_15    (_lfsr_prng_io_out_15)
  );
  tag_array_0_combMem tag_array_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr
      (resetting
         ? flushCounter
         : metaArb_io_in_1_valid
             ? metaArb_io_in_1_bits_idx
             : _GEN_46
                 ? metaArb_io_in_3_bits_idx
                 : metaArb_io_in_4_valid
                     ? metaArb_io_in_4_bits_idx
                     : metaArb_io_in_6_valid
                         ? metaArb_io_in_6_bits_idx
                         : metaArb_io_in_7_bits_idx),	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19, src/main/scala/rocket/DCache.scala:201:26, :202:29, :240:58, :427:43, :430:{35,76}, :746:26, :749:29, :818:44, :819:30, :820:33, :1176:47, src/main/scala/util/package.scala:81:59
    .RW0_en    (readEnable | writeEnable),	// src/main/scala/rocket/DCache.scala:287:27, :291:59, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (metaArb_io_out_bits_write),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19
    .RW0_wdata
      (resetting
         ? 18'h0
         : metaArb_io_in_1_valid
             ? metaArb_io_in_1_bits_data
             : metaArb_io_in_2_valid
                 ? metaArb_io_in_2_bits_data
                 : metaArb_io_in_3_valid
                     ? metaArb_io_in_3_bits_data
                     : metaArb_io_in_7_bits_data),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:201:26, :423:62, :427:43, :435:14, :444:97, :718:53, :723:134, :890:97
    .RW0_rdata (_tag_array_0_ext_RW0_rdata)
  );
  DCacheDataArray data (	// src/main/scala/rocket/DCache.scala:128:20
    .clock                (clock),
    .io_req_valid         (dataArb_io_out_valid),	// src/main/scala/chisel3/util/Arbiter.scala:148:31
    .io_req_bits_addr
      (dataArb_io_in_0_valid
         ? dataArb_io_in_0_bits_addr
         : dataArb_io_in_1_valid
             ? dataArb_io_in_1_bits_addr
             : dataArb_io_in_2_valid
                 ? dataArb_io_in_2_bits_addr
                 : dataArb_io_in_3_bits_addr),	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19, src/main/scala/rocket/DCache.scala:222:30, :494:44, :526:36, :698:26, :705:32, :729:68, :732:29, :734:32, :877:41, :880:72
    .io_req_bits_write
      (dataArb_io_in_0_valid
         ? pstore_drain
         : dataArb_io_in_1_valid & dataArb_io_in_1_bits_write),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:493:27, :494:44, :698:26, :704:33, :729:68, :732:29, :734:32
    .io_req_bits_wdata
      (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_wdata : tl_d_data_encoded),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:301:31, :494:44, src/main/scala/util/package.scala:45:27
    .io_req_bits_wordMask
      (dataArb_io_in_0_valid
         ? dataArb_io_in_0_bits_wordMask
         : dataArb_io_in_1_valid | dataArb_io_in_2_valid
             ? 16'hFFFF
             : dataArb_io_in_3_bits_wordMask_mask),	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19, src/main/scala/rocket/DCache.scala:229:13, :494:44, :532:55, :698:26, :729:68, :732:29, :734:32, :877:41, src/main/scala/util/Misc.scala:222:10
    .io_req_bits_eccMask  (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_eccMask : 4'hF),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:494:44, src/main/scala/util/Misc.scala:222:10, src/main/scala/util/package.scala:45:27
    .io_resp_0            (s1_all_data_ways_0)
  );
  AMOALU amoalus_0 (	// src/main/scala/rocket/DCache.scala:958:26
    .io_mask (pstore1_mask),	// src/main/scala/rocket/DCache.scala:473:31
    .io_cmd  (pstore1_cmd),	// src/main/scala/rocket/DCache.scala:469:30
    .io_lhs  (s2_data_word),	// src/main/scala/rocket/DCache.scala:946:106
    .io_rhs  (pstore1_data),	// src/main/scala/rocket/DCache.scala:471:31
    .io_out  (pstore1_storegen_data)
  );
  assign auto_out_a_valid = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_opcode = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_param = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_size = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_source = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_address = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_bufferable =
    nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_modifiable =
    nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_readalloc =
    nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_writealloc =
    nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_user_amba_prot_privileged =
    nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_mask = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_a_bits_data = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_b_ready = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_c_valid = nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_c_bits_opcode = nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_c_bits_param = nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_c_bits_size = nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_c_bits_source = nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_c_bits_address = nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_c_bits_data = nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_e_valid = nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_e_bits_sink = nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign io_cpu_req_ready = _io_cpu_req_ready_output;	// src/main/scala/rocket/DCache.scala:252:79, :729:68, :732:29
  assign io_cpu_s2_nack = _io_cpu_s2_nack_output;	// src/main/scala/rocket/DCache.scala:422:86
  assign io_cpu_resp_valid = s2_valid_hit_pre_data_ecc | doUncachedResp;	// src/main/scala/rocket/DCache.scala:397:69, :924:31, :925:51
  assign io_cpu_resp_bits_addr = doUncachedResp ? s2_uncached_resp_addr : s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, :321:34, :894:37, :924:31, :927:25, :930:27
  assign io_cpu_resp_bits_tag = s2_req_tag;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_cmd = s2_req_cmd;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_size = s2_req_size;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_signed = s2_req_signed;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_dprv = s2_req_dprv;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_dv = s2_req_dv;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_data =
    {size == 2'h0 | io_cpu_resp_bits_data_doZero_1
       ? {24{s2_req_signed & io_cpu_resp_bits_data_zeroed_1[7]}}
       : {size == 2'h1
            ? {16{s2_req_signed & io_cpu_resp_bits_data_zeroed[15]}}
            : s2_data_word_possibly_uncached[31:16],
          io_cpu_resp_bits_data_zeroed[15:8]},
     io_cpu_resp_bits_data_zeroed_1[7:1],
     io_cpu_resp_bits_data_zeroed_1[0] | s2_sc_fail};	// src/main/scala/rocket/AMOALU.scala:11:18, :41:37, :42:31, :43:23, :44:{20,26,34,49,72,81,94}, src/main/scala/rocket/DCache.scala:316:19, :454:26, :948:120, :950:41, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:16:47
  assign io_cpu_resp_bits_mask = s2_req_mask;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_replay = doUncachedResp;	// src/main/scala/rocket/DCache.scala:924:31
  assign io_cpu_resp_bits_has_data = s2_read;	// src/main/scala/rocket/Consts.scala:85:68
  assign io_cpu_resp_bits_data_word_bypass = s2_data_word_possibly_uncached;	// src/main/scala/rocket/DCache.scala:948:120
  assign io_cpu_resp_bits_data_raw = s2_data_word;	// src/main/scala/rocket/DCache.scala:946:106
  assign io_cpu_resp_bits_store_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31
  assign io_cpu_replay_next = _io_cpu_replay_next_output;	// src/main/scala/rocket/DCache.scala:926:39
  assign io_cpu_s2_xcpt_ma_ld = _io_cpu_s2_xcpt_ma_ld_output;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_ma_st = _io_cpu_s2_xcpt_ma_st_output;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_pf_ld = _io_cpu_s2_xcpt_pf_ld_output;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_pf_st = _io_cpu_s2_xcpt_pf_st_output;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_gf_ld = _io_cpu_s2_xcpt_gf_ld_output;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_gf_st = _io_cpu_s2_xcpt_gf_st_output;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_ae_ld = _io_cpu_s2_xcpt_ae_ld_output;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_ae_st = _io_cpu_s2_xcpt_ae_st_output;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_gpa = s2_tlb_xcpt_gpa;	// src/main/scala/rocket/DCache.scala:319:24
  assign io_cpu_ordered =
    ~(s1_valid & ~s1_req_no_xcpt | s2_valid & ~s2_req_no_xcpt | cached_grant_wait
      | uncachedInFlight_0);	// src/main/scala/rocket/DCache.scala:159:25, :173:25, :200:34, :213:33, :308:25, :316:19, :906:{21,32,35,69,72,115}
  assign io_cpu_perf_release = io_cpu_perf_release_done;	// src/main/scala/tilelink/Edges.scala:234:22
  assign io_cpu_perf_grant = nodeOut_d_valid & d_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:1054:39, src/main/scala/tilelink/Edges.scala:233:33
  assign io_ptw_req_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18
  assign io_ptw_req_bits_bits_addr = 20'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_ptw_req_bits_bits_need_gpa = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18
  assign io_ptw_req_bits_bits_vstage1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18
  assign io_ptw_req_bits_bits_stage2 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18
endmodule

