// Seed: 7107273
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output supply1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2;
  assign id_3 = (-1);
endmodule
module module_1 #(
    parameter id_2 = 32'd10
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire _id_2;
  input logic [7:0] id_1;
  logic [id_2 : (  (  1  ===  1 'd0 )  )] id_5;
  assign id_5 = id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_3,
      id_3,
      id_5,
      id_5
  );
  wire [1  ^  1 : -1] id_6;
endmodule
