// Seed: 451310997
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
    , id_4,
    output logic id_3
);
  logic id_5;
endmodule
