/*
 * SerDes Protocol 1 -  31
 * SerDes Protocol 2 -  2
 * SerDes Protocol 3 -  2
 *
 * Frequencies:
 * Core     -- 2000 MHz
 * Platform -- 700  MHz
 * DDR      -- 2400 MT/s
 *
 * Do not get confused with SRDS_PRTCL_S1=11
 * Serdes Protocol 11 is converted to 31(0x1f)
 * using reset sequence.
 *
 */

#include <../lx2160asi/lx2160a.rcwi>

SYS_PLL_RAT=14
MEM_PLL_CFG=3
MEM_PLL_RAT=24
MEM2_PLL_CFG=3
MEM2_PLL_RAT=24
CGA_PLL1_RAT=20
CGA_PLL2_RAT=20
CGB_PLL1_RAT=20
CGB_PLL2_RAT=9
HWA_CGA_M1_CLK_SEL=1
HWA_CGB_M1_CLK_SEL=6
BOOT_LOC=26
SYSCLK_FREQ=600
IIC2_PMUX=6
IIC3_PMUX=2
IIC4_PMUX=2
USB3_CLK_FSEL=39
SRDS_PLL_PD_PLL3=1
SRDS_PLL_PD_PLL5=1
SRDS_PRTCL_S1=11
SRDS_PRTCL_S2=2
SRDS_PRTCL_S3=2
SRDS_REFCLKF_DIS_S2=1
SRDS_REFCLKF_DIS_S3=1
SRDS_PLL_REF_CLK_SEL_S1=2
SRDS_DIV_PEX_S1=2
SRDS_DIV_PEX_S2=1
SRDS_DIV_PEX_S3=1

/* Errata to write on scratch reg for validation */
#include <../lx2160asi/scratchrw1.rcw>

/* common PBI commands */
#include <../lx2160asi/common.rcw>

/* Modify FlexSPI Clock Divisor value */
#include <../lx2160asi/flexspi_divisor_28.rcw>

/*PCIe Errata A-009531*/
#include <../lx2160asi/a009531_PEX1.rcw>
#include <../lx2160asi/a009531_PEX2.rcw>
#include <../lx2160asi/a009531_PEX3.rcw>
#include <../lx2160asi/a009531_PEX5.rcw>

/*PCIe Errata A-008851*/
#include <../lx2160asi/a008851_PEX1.rcw>
#include <../lx2160asi/a008851_PEX2.rcw>
#include <../lx2160asi/a008851_PEX3.rcw>
#include <../lx2160asi/a008851_PEX5.rcw>

/* Apply reset sequence 11->0x1f */
#include <change_S1_11_to_S1_0x1f_reset_sequence.rcw>

/*SerDes Errata A-050479*/
#include <../lx2160asi/a050479_PEX1.rcw>
#include <../lx2160asi/a050479_PEX2.rcw>
#include <../lx2160asi/a050479_PEX3.rcw>
#include <../lx2160asi/a050479_PEX5.rcw>

/* Disable Peripherals */
#include <disable_sata.rcw>
