// Seed: 1979773316
module module_0 (
    input logic id_0,
    output reg id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    output logic id_8,
    output id_9,
    output logic id_10,
    output id_11
);
  type_21(
      1, id_4 == 1, 1, 1
  );
  logic  id_12;
  string id_13 = "";
  type_24(
      1, id_5, 1
  );
  logic id_14 = id_0 != 1;
  assign id_9 = 1;
  logic id_15;
  always begin
    if (1) SystemTFIdentifier(1, 1'h0, 1 == 1, 1'b0, id_6, 1, id_7);
    else begin
      id_1 <= 1'b0;
    end
  end
endmodule
