// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/26/2018 13:35:49"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	resetn,
	ps2_clock,
	ps2_data,
	debug_data_in,
	debug_addr,
	leds,
	lcd_data,
	lcd_rw,
	lcd_en,
	lcd_rs,
	lcd_on,
	lcd_blon,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	seg6,
	seg7,
	seg8,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	CLOCK_50);
input 	resetn;
inout 	ps2_clock;
inout 	ps2_data;
output 	[31:0] debug_data_in;
output 	[11:0] debug_addr;
output 	[7:0] leds;
output 	[7:0] lcd_data;
output 	lcd_rw;
output 	lcd_en;
output 	lcd_rs;
output 	lcd_on;
output 	lcd_blon;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;
output 	[6:0] seg6;
output 	[6:0] seg7;
output 	[6:0] seg8;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
input 	CLOCK_50;

// Design Ports Information
// debug_data_in[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[2]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[4]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[5]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[6]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[7]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[9]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[10]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[11]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[12]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[13]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[14]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[16]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[17]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[18]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[19]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[20]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[21]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[22]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[23]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[24]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[25]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[26]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[27]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[28]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[30]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[31]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[0]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[4]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[5]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[6]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[7]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[9]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[11]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_en	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_on	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_data	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \p1|altpll_component|_clk0 ;
wire \p1|altpll_component|_clk1 ;
wire \p1|altpll_component|pll~CLK3 ;
wire \p1|altpll_component|pll~CLK4 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \mylcd|Selector31~0_combout ;
wire \resetn~input_o ;
wire \mylcd|Selector0~0_combout ;
wire \mylcd|cstart~q ;
wire \mylcd|prestart~q ;
wire \mylcd|mstart~1_combout ;
wire \mylcd|mstart~q ;
wire \mylcd|Selector38~0_combout ;
wire \mylcd|Add5~10_combout ;
wire \mylcd|Add5~0_combout ;
wire \mylcd|Selector40~0_combout ;
wire \mylcd|Add5~1 ;
wire \mylcd|Add5~2_combout ;
wire \mylcd|Selector39~0_combout ;
wire \mylcd|Add5~3 ;
wire \mylcd|Add5~4_combout ;
wire \mylcd|Selector38~1_combout ;
wire \mylcd|Add5~5 ;
wire \mylcd|Add5~6_combout ;
wire \mylcd|Selector37~0_combout ;
wire \mylcd|Add5~7 ;
wire \mylcd|Add5~8_combout ;
wire \mylcd|Selector36~0_combout ;
wire \mylcd|Selector34~0_combout ;
wire \mylcd|state2[1]~0_combout ;
wire \mylcd|mstart~0_combout ;
wire \mylcd|cdone~0_combout ;
wire \mylcd|cdone~q ;
wire \mylcd|delay[0]~18_combout ;
wire \mylcd|delay[17]~22_combout ;
wire \mylcd|delay[0]~19 ;
wire \mylcd|delay[1]~20_combout ;
wire \mylcd|delay[1]~21 ;
wire \mylcd|delay[2]~23_combout ;
wire \mylcd|delay[2]~24 ;
wire \mylcd|delay[3]~25_combout ;
wire \mylcd|delay[3]~26 ;
wire \mylcd|delay[4]~27_combout ;
wire \mylcd|delay[4]~28 ;
wire \mylcd|delay[5]~29_combout ;
wire \mylcd|delay[5]~30 ;
wire \mylcd|delay[6]~31_combout ;
wire \mylcd|delay[6]~32 ;
wire \mylcd|delay[7]~33_combout ;
wire \mylcd|delay[7]~34 ;
wire \mylcd|delay[8]~35_combout ;
wire \mylcd|LessThan4~1_combout ;
wire \mylcd|delay[8]~36 ;
wire \mylcd|delay[9]~37_combout ;
wire \mylcd|delay[9]~38 ;
wire \mylcd|delay[10]~39_combout ;
wire \mylcd|delay[10]~40 ;
wire \mylcd|delay[11]~41_combout ;
wire \mylcd|delay[11]~42 ;
wire \mylcd|delay[12]~43_combout ;
wire \mylcd|delay[12]~44 ;
wire \mylcd|delay[13]~45_combout ;
wire \mylcd|delay[13]~46 ;
wire \mylcd|delay[14]~47_combout ;
wire \mylcd|delay[14]~48 ;
wire \mylcd|delay[15]~49_combout ;
wire \mylcd|delay[15]~50 ;
wire \mylcd|delay[16]~51_combout ;
wire \mylcd|delay[16]~52 ;
wire \mylcd|delay[17]~53_combout ;
wire \mylcd|LessThan4~2_combout ;
wire \mylcd|LessThan4~3_combout ;
wire \mylcd|LessThan4~4_combout ;
wire \mylcd|LessThan4~0_combout ;
wire \mylcd|LessThan4~5_combout ;
wire \mylcd|Selector32~0_combout ;
wire \mylcd|buf_changed_ack~0_combout ;
wire \mylcd|buf_changed_ack~q ;
wire \ps2_clock~input_o ;
wire \myps2|PS2|ps2_clk_reg~0_combout ;
wire \myps2|PS2|ps2_clk_reg~q ;
wire \myps2|PS2|last_ps2_clk~0_combout ;
wire \myps2|PS2|last_ps2_clk~q ;
wire \ps2_data~input_o ;
wire \myps2|PS2|ps2_data_reg~0_combout ;
wire \myps2|PS2|ps2_data_reg~q ;
wire \myps2|PS2|Selector1~2_combout ;
wire \myps2|PS2|s_ps2_transceiver~9_combout ;
wire \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ;
wire \myps2|PS2|Selector1~3_combout ;
wire \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ;
wire \myps2|PS2|PS2_Data_In|Selector2~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ;
wire \myps2|PS2|PS2_Data_In|data_count~0_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~3_combout ;
wire \myps2|PS2|PS2_Data_In|data_count[3]~2_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~4_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~1_combout ;
wire \myps2|PS2|PS2_Data_In|always1~0_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~5_combout ;
wire \myps2|PS2|PS2_Data_In|always1~1_combout ;
wire \myps2|PS2|PS2_Data_In|Selector2~1_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ;
wire \myps2|PS2|ps2_clk_posedge~combout ;
wire \myps2|PS2|PS2_Data_In|Selector3~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ;
wire \myps2|PS2|PS2_Data_In|Selector4~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ;
wire \myps2|PS2|PS2_Data_In|always5~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data_en~q ;
wire \myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ;
wire \myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~5_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~6_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~7_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~8_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[4]~feeder_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[7]~1_combout ;
wire \myps2|last_data_received~8_combout ;
wire \myps2|last_data_received[0]~1_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~2_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[2]~feeder_combout ;
wire \myps2|last_data_received~2_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~3_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~4_combout ;
wire \myps2|last_data_received~4_combout ;
wire \myps2|last_data_received~6_combout ;
wire \mylcd|Equal0~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[7]~feeder_combout ;
wire \myps2|last_data_received~5_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ;
wire \myps2|last_data_received~0_combout ;
wire \myps2|last_data_received~3_combout ;
wire \myps2|last_data_received~7_combout ;
wire \mylcd|Equal0~1_combout ;
wire \mylcd|always0~0_combout ;
wire \mylcd|ptr[3]~1_combout ;
wire \mylcd|buf_changed~0_combout ;
wire \mylcd|buf_changed~q ;
wire \mylcd|index~2_combout ;
wire \mylcd|Add4~0_combout ;
wire \mylcd|index[0]~4_combout ;
wire \mylcd|Add4~1 ;
wire \mylcd|Add4~3 ;
wire \mylcd|Add4~4_combout ;
wire \mylcd|index[2]~5_combout ;
wire \mylcd|Add4~5 ;
wire \mylcd|Add4~6_combout ;
wire \mylcd|index[3]~6_combout ;
wire \mylcd|Add4~7 ;
wire \mylcd|Add4~8_combout ;
wire \mylcd|index[4]~7_combout ;
wire \mylcd|LessThan3~0_combout ;
wire \mylcd|Add4~9 ;
wire \mylcd|Add4~10_combout ;
wire \mylcd|index[5]~8_combout ;
wire \mylcd|LessThan3~1_combout ;
wire \mylcd|Add4~2_combout ;
wire \mylcd|index[1]~3_combout ;
wire \mylcd|Add2~0_combout ;
wire \mylcd|ptr[1]~0_combout ;
wire \mylcd|Equal0~2_combout ;
wire \mylcd|ptr[0]~5_combout ;
wire \mylcd|ptr[1]~3_combout ;
wire \mylcd|Add0~0_combout ;
wire \mylcd|ptr[2]~2_combout ;
wire \mylcd|Add0~1_combout ;
wire \mylcd|ptr[3]~4_combout ;
wire \mylcd|Decoder0~0_combout ;
wire \mylcd|Decoder0~2_combout ;
wire \mylcd|line2~2_combout ;
wire \mylcd|printed_crlf~0_combout ;
wire \mylcd|printed_crlf~q ;
wire \mylcd|always1~0_combout ;
wire \mylcd|always1~1_combout ;
wire \mylcd|line2[0][0]~3_combout ;
wire \mylcd|line2[0][0]~q ;
wire \mylcd|Add2~1_combout ;
wire \mylcd|Decoder0~3_combout ;
wire \mylcd|line2~4_combout ;
wire \mylcd|line2[8][0]~5_combout ;
wire \mylcd|line2[8][0]~q ;
wire \mylcd|curbuf[0]~12_combout ;
wire \mylcd|Decoder0~4_combout ;
wire \mylcd|line2~6_combout ;
wire \mylcd|line2[4][0]~7_combout ;
wire \mylcd|line2[4][0]~q ;
wire \mylcd|Decoder0~1_combout ;
wire \mylcd|line2~0_combout ;
wire \mylcd|line2[12][0]~1_combout ;
wire \mylcd|line2[12][0]~q ;
wire \mylcd|curbuf[0]~13_combout ;
wire \mylcd|Decoder0~17_combout ;
wire \mylcd|line2~22_combout ;
wire \mylcd|line2[6][0]~23_combout ;
wire \mylcd|line2[6][0]~q ;
wire \mylcd|Decoder0~16_combout ;
wire \mylcd|line2~20_combout ;
wire \mylcd|line2[10][0]~21_combout ;
wire \mylcd|line2[10][0]~q ;
wire \mylcd|Decoder0~15_combout ;
wire \mylcd|line2~18_combout ;
wire \mylcd|line2[14][0]~19_combout ;
wire \mylcd|line2[14][0]~q ;
wire \mylcd|curbuf[0]~16_combout ;
wire \mylcd|Decoder0~14_combout ;
wire \mylcd|line2~16_combout ;
wire \mylcd|line2[2][0]~17_combout ;
wire \mylcd|line2[2][0]~q ;
wire \mylcd|curbuf[0]~17_combout ;
wire \mylcd|Decoder0~5_combout ;
wire \mylcd|line2~8_combout ;
wire \mylcd|Decoder0~6_combout ;
wire \mylcd|Decoder0~7_combout ;
wire \mylcd|line2[3][0]~9_combout ;
wire \mylcd|line2[3][0]~q ;
wire \mylcd|Decoder0~8_combout ;
wire \mylcd|Decoder0~9_combout ;
wire \mylcd|line2~12_combout ;
wire \mylcd|Decoder0~11_combout ;
wire \mylcd|line2[11][0]~13_combout ;
wire \mylcd|line2[11][0]~q ;
wire \mylcd|line2~10_combout ;
wire \mylcd|Decoder0~10_combout ;
wire \mylcd|line2[15][0]~11_combout ;
wire \mylcd|line2[15][0]~q ;
wire \mylcd|curbuf[0]~14_combout ;
wire \mylcd|line2~14_combout ;
wire \mylcd|Decoder0~12_combout ;
wire \mylcd|Decoder0~13_combout ;
wire \mylcd|line2[7][0]~15_combout ;
wire \mylcd|line2[7][0]~q ;
wire \mylcd|curbuf[0]~15_combout ;
wire \mylcd|curbuf[0]~18_combout ;
wire \mylcd|line2~24_combout ;
wire \mylcd|Decoder0~18_combout ;
wire \mylcd|line2[13][0]~25_combout ;
wire \mylcd|line2[13][0]~q ;
wire \mylcd|line2~30_combout ;
wire \mylcd|Decoder0~22_combout ;
wire \mylcd|Decoder0~23_combout ;
wire \mylcd|line2[5][0]~31_combout ;
wire \mylcd|line2[5][0]~q ;
wire \mylcd|line2~26_combout ;
wire \mylcd|Decoder0~19_combout ;
wire \mylcd|Decoder0~20_combout ;
wire \mylcd|line2[1][0]~27_combout ;
wire \mylcd|line2[1][0]~q ;
wire \mylcd|line2~28_combout ;
wire \mylcd|Decoder0~21_combout ;
wire \mylcd|line2[9][0]~29_combout ;
wire \mylcd|line2[9][0]~q ;
wire \mylcd|curbuf[0]~19_combout ;
wire \mylcd|curbuf[0]~20_combout ;
wire \mylcd|curbuf[0]~21_combout ;
wire \mylcd|LessThan2~0_combout ;
wire \mylcd|LessThan2~1_combout ;
wire \mylcd|line1[1][0]~0_combout ;
wire \mylcd|line1[5][0]~q ;
wire \mylcd|Add1~0_combout ;
wire \mylcd|line1[1][0]~q ;
wire \mylcd|line1[7][0]~feeder_combout ;
wire \mylcd|line1[7][0]~q ;
wire \mylcd|line1[3][0]~q ;
wire \mylcd|Add1~1_combout ;
wire \mylcd|curbuf[0]~2_combout ;
wire \mylcd|curbuf[0]~3_combout ;
wire \mylcd|line1[0][0]~feeder_combout ;
wire \mylcd|line1[0][0]~q ;
wire \mylcd|line1[6][0]~feeder_combout ;
wire \mylcd|line1[6][0]~q ;
wire \mylcd|line1[2][0]~q ;
wire \mylcd|curbuf[0]~9_combout ;
wire \mylcd|line1[4][0]~q ;
wire \mylcd|curbuf[0]~10_combout ;
wire \mylcd|Add1~2_combout ;
wire \mylcd|line1[9][0]~feeder_combout ;
wire \mylcd|line1[9][0]~q ;
wire \mylcd|line1[11][0]~q ;
wire \mylcd|curbuf[0]~6_combout ;
wire \mylcd|line1[15][0]~feeder_combout ;
wire \mylcd|line1[15][0]~q ;
wire \mylcd|line1[13][0]~q ;
wire \mylcd|curbuf[0]~7_combout ;
wire \mylcd|line1[10][0]~q ;
wire \mylcd|line1[8][0]~feeder_combout ;
wire \mylcd|line1[8][0]~q ;
wire \mylcd|curbuf[0]~4_combout ;
wire \mylcd|line1[12][0]~q ;
wire \mylcd|line1[14][0]~feeder_combout ;
wire \mylcd|line1[14][0]~q ;
wire \mylcd|curbuf[0]~5_combout ;
wire \mylcd|curbuf[0]~8_combout ;
wire \mylcd|curbuf[0]~11_combout ;
wire \mylcd|Equal2~0_combout ;
wire \mylcd|Equal6~0_combout ;
wire \mylcd|lcd_data[7]~5_combout ;
wire \mylcd|curbuf[0]~22_combout ;
wire \mylcd|curbuf[0]~23_combout ;
wire \mylcd|lcd_data[0]~3_combout ;
wire \mylcd|line2~34_combout ;
wire \mylcd|line2[8][1]~q ;
wire \mylcd|line2~33_combout ;
wire \mylcd|line2[0][1]~q ;
wire \mylcd|curbuf[1]~34_combout ;
wire \mylcd|line2~35_combout ;
wire \mylcd|line2[4][1]~q ;
wire \mylcd|line2~32_combout ;
wire \mylcd|line2[12][1]~q ;
wire \mylcd|curbuf[1]~35_combout ;
wire \mylcd|line2~44_combout ;
wire \mylcd|line2[13][1]~q ;
wire \mylcd|line2~46_combout ;
wire \mylcd|line2[9][1]~q ;
wire \mylcd|line2~45_combout ;
wire \mylcd|line2[1][1]~q ;
wire \mylcd|curbuf[1]~41_combout ;
wire \mylcd|line2~47_combout ;
wire \mylcd|line2[5][1]~q ;
wire \mylcd|curbuf[1]~42_combout ;
wire \mylcd|line2~39_combout ;
wire \mylcd|line2[7][1]~q ;
wire \mylcd|line2~36_combout ;
wire \mylcd|line2[3][1]~q ;
wire \mylcd|line2~37_combout ;
wire \mylcd|line2[15][1]~q ;
wire \mylcd|line2~38_combout ;
wire \mylcd|line2[11][1]~q ;
wire \mylcd|curbuf[1]~36_combout ;
wire \mylcd|curbuf[1]~37_combout ;
wire \mylcd|line2~43_combout ;
wire \mylcd|line2[6][1]~q ;
wire \mylcd|line2~40_combout ;
wire \mylcd|line2[2][1]~q ;
wire \mylcd|line2~41_combout ;
wire \mylcd|line2[14][1]~q ;
wire \mylcd|line2~42_combout ;
wire \mylcd|line2[10][1]~q ;
wire \mylcd|curbuf[1]~38_combout ;
wire \mylcd|curbuf[1]~39_combout ;
wire \mylcd|curbuf[1]~40_combout ;
wire \mylcd|curbuf[1]~43_combout ;
wire \mylcd|line1[11][1]~q ;
wire \mylcd|line1[15][1]~q ;
wire \mylcd|curbuf[1]~26_combout ;
wire \mylcd|line1[7][1]~q ;
wire \mylcd|line1[3][1]~q ;
wire \mylcd|curbuf[1]~27_combout ;
wire \mylcd|line1[2][1]~q ;
wire \mylcd|line1[6][1]~q ;
wire \mylcd|line1[10][1]~q ;
wire \mylcd|line1[14][1]~q ;
wire \mylcd|curbuf[1]~28_combout ;
wire \mylcd|curbuf[1]~29_combout ;
wire \mylcd|curbuf[1]~30_combout ;
wire \mylcd|line1[0][1]~q ;
wire \mylcd|line1[4][1]~q ;
wire \mylcd|line1[12][1]~feeder_combout ;
wire \mylcd|line1[12][1]~q ;
wire \mylcd|line1[8][1]~q ;
wire \mylcd|curbuf[1]~31_combout ;
wire \mylcd|curbuf[1]~32_combout ;
wire \mylcd|line1[13][1]~q ;
wire \mylcd|line1[9][1]~q ;
wire \mylcd|curbuf[1]~24_combout ;
wire \mylcd|line1[1][1]~q ;
wire \mylcd|line1[5][1]~feeder_combout ;
wire \mylcd|line1[5][1]~q ;
wire \mylcd|curbuf[1]~25_combout ;
wire \mylcd|curbuf[1]~33_combout ;
wire \mylcd|curbuf[1]~44_combout ;
wire \mylcd|curbuf[1]~45_combout ;
wire \mylcd|line2~55_combout ;
wire \mylcd|line2[7][2]~q ;
wire \mylcd|line2~54_combout ;
wire \mylcd|line2[11][2]~q ;
wire \mylcd|line2~53_combout ;
wire \mylcd|line2[15][2]~q ;
wire \mylcd|curbuf[2]~58_combout ;
wire \mylcd|line2~52_combout ;
wire \mylcd|line2[3][2]~q ;
wire \mylcd|curbuf[2]~59_combout ;
wire \mylcd|line2~59_combout ;
wire \mylcd|line2[6][2]~q ;
wire \mylcd|line2~58_combout ;
wire \mylcd|line2[10][2]~q ;
wire \mylcd|line2~57_combout ;
wire \mylcd|line2[14][2]~q ;
wire \mylcd|curbuf[2]~60_combout ;
wire \mylcd|line2~56_combout ;
wire \mylcd|line2[2][2]~q ;
wire \mylcd|curbuf[2]~61_combout ;
wire \mylcd|curbuf[2]~62_combout ;
wire \mylcd|line2~61_combout ;
wire \mylcd|line2[1][2]~q ;
wire \mylcd|line2~62_combout ;
wire \mylcd|line2[9][2]~q ;
wire \mylcd|curbuf[2]~63_combout ;
wire \mylcd|line2~63_combout ;
wire \mylcd|line2[5][2]~q ;
wire \mylcd|line2~60_combout ;
wire \mylcd|line2[13][2]~q ;
wire \mylcd|curbuf[2]~64_combout ;
wire \mylcd|line2~48_combout ;
wire \mylcd|line2[12][2]~q ;
wire \mylcd|line2~49_combout ;
wire \mylcd|line2[0][2]~q ;
wire \mylcd|line2~50_combout ;
wire \mylcd|line2[8][2]~q ;
wire \mylcd|curbuf[2]~56_combout ;
wire \mylcd|line2~51_combout ;
wire \mylcd|line2[4][2]~q ;
wire \mylcd|curbuf[2]~57_combout ;
wire \mylcd|curbuf[2]~65_combout ;
wire \mylcd|line1[6][2]~q ;
wire \mylcd|line1[14][2]~q ;
wire \mylcd|curbuf[2]~53_combout ;
wire \mylcd|line1[4][2]~q ;
wire \mylcd|line1[12][2]~feeder_combout ;
wire \mylcd|line1[12][2]~q ;
wire \mylcd|curbuf[2]~54_combout ;
wire \mylcd|line1[9][2]~q ;
wire \mylcd|line1[11][2]~q ;
wire \mylcd|curbuf[2]~50_combout ;
wire \mylcd|line1[1][2]~q ;
wire \mylcd|line1[3][2]~feeder_combout ;
wire \mylcd|line1[3][2]~q ;
wire \mylcd|curbuf[2]~51_combout ;
wire \mylcd|line1[8][2]~feeder_combout ;
wire \mylcd|line1[8][2]~q ;
wire \mylcd|line1[10][2]~q ;
wire \mylcd|curbuf[2]~48_combout ;
wire \mylcd|line1[0][2]~q ;
wire \mylcd|line1[2][2]~feeder_combout ;
wire \mylcd|line1[2][2]~q ;
wire \mylcd|curbuf[2]~49_combout ;
wire \mylcd|curbuf[2]~52_combout ;
wire \mylcd|line1[7][2]~q ;
wire \mylcd|line1[15][2]~q ;
wire \mylcd|curbuf[2]~46_combout ;
wire \mylcd|line1[5][2]~feeder_combout ;
wire \mylcd|line1[5][2]~q ;
wire \mylcd|line1[13][2]~q ;
wire \mylcd|curbuf[2]~47_combout ;
wire \mylcd|curbuf[2]~55_combout ;
wire \mylcd|curbuf[2]~66_combout ;
wire \mylcd|curbuf[2]~67_combout ;
wire \mylcd|line2~65_combout ;
wire \mylcd|line2[0][3]~q ;
wire \mylcd|line2~66_combout ;
wire \mylcd|line2[8][3]~q ;
wire \mylcd|curbuf[3]~78_combout ;
wire \mylcd|line2~67_combout ;
wire \mylcd|line2[4][3]~q ;
wire \mylcd|line2~64_combout ;
wire \mylcd|line2[12][3]~q ;
wire \mylcd|curbuf[3]~79_combout ;
wire \mylcd|line2~68_combout ;
wire \mylcd|line2[15][3]~q ;
wire \mylcd|line2~71_combout ;
wire \mylcd|line2[7][3]~q ;
wire \mylcd|line2~70_combout ;
wire \mylcd|line2[3][3]~q ;
wire \mylcd|curbuf[3]~80_combout ;
wire \mylcd|line2~69_combout ;
wire \mylcd|line2[11][3]~q ;
wire \mylcd|curbuf[3]~81_combout ;
wire \mylcd|line2~72_combout ;
wire \mylcd|line2[2][3]~q ;
wire \mylcd|line2~75_combout ;
wire \mylcd|line2[6][3]~q ;
wire \mylcd|line2~74_combout ;
wire \mylcd|line2[10][3]~q ;
wire \mylcd|line2~73_combout ;
wire \mylcd|line2[14][3]~q ;
wire \mylcd|curbuf[3]~82_combout ;
wire \mylcd|curbuf[3]~83_combout ;
wire \mylcd|curbuf[3]~84_combout ;
wire \mylcd|line2~79_combout ;
wire \mylcd|line2[5][3]~q ;
wire \mylcd|line2~76_combout ;
wire \mylcd|line2[13][3]~q ;
wire \mylcd|line2~78_combout ;
wire \mylcd|line2[9][3]~q ;
wire \mylcd|line2~77_combout ;
wire \mylcd|line2[1][3]~q ;
wire \mylcd|curbuf[3]~85_combout ;
wire \mylcd|curbuf[3]~86_combout ;
wire \mylcd|curbuf[3]~87_combout ;
wire \mylcd|line1[14][3]~feeder_combout ;
wire \mylcd|line1[14][3]~q ;
wire \mylcd|line1[8][3]~feeder_combout ;
wire \mylcd|line1[8][3]~q ;
wire \mylcd|line1[10][3]~q ;
wire \mylcd|curbuf[3]~70_combout ;
wire \mylcd|line1[12][3]~q ;
wire \mylcd|curbuf[3]~71_combout ;
wire \mylcd|line1[11][3]~q ;
wire \mylcd|line1[9][3]~feeder_combout ;
wire \mylcd|line1[9][3]~q ;
wire \mylcd|curbuf[3]~72_combout ;
wire \mylcd|line1[13][3]~q ;
wire \mylcd|line1[15][3]~feeder_combout ;
wire \mylcd|line1[15][3]~q ;
wire \mylcd|curbuf[3]~73_combout ;
wire \mylcd|curbuf[3]~74_combout ;
wire \mylcd|line1[0][3]~feeder_combout ;
wire \mylcd|line1[0][3]~q ;
wire \mylcd|line1[4][3]~q ;
wire \mylcd|line1[6][3]~feeder_combout ;
wire \mylcd|line1[6][3]~q ;
wire \mylcd|line1[2][3]~q ;
wire \mylcd|curbuf[3]~75_combout ;
wire \mylcd|curbuf[3]~76_combout ;
wire \mylcd|line1[5][3]~q ;
wire \mylcd|line1[7][3]~q ;
wire \mylcd|line1[3][3]~q ;
wire \mylcd|line1[1][3]~feeder_combout ;
wire \mylcd|line1[1][3]~q ;
wire \mylcd|curbuf[3]~68_combout ;
wire \mylcd|curbuf[3]~69_combout ;
wire \mylcd|curbuf[3]~77_combout ;
wire \mylcd|curbuf[3]~88_combout ;
wire \mylcd|lcd_data[7]~2_combout ;
wire \mylcd|curbuf[3]~89_combout ;
wire \mylcd|line2~83_combout ;
wire \mylcd|line2[4][4]~q ;
wire \mylcd|line2~81_combout ;
wire \mylcd|line2[0][4]~q ;
wire \mylcd|line2~82_combout ;
wire \mylcd|line2[8][4]~q ;
wire \mylcd|curbuf[4]~100_combout ;
wire \mylcd|line2~80_combout ;
wire \mylcd|line2[12][4]~q ;
wire \mylcd|curbuf[4]~101_combout ;
wire \mylcd|line2~91_combout ;
wire \mylcd|line2[6][4]~q ;
wire \mylcd|line2~90_combout ;
wire \mylcd|line2[10][4]~q ;
wire \mylcd|line2~89_combout ;
wire \mylcd|line2[14][4]~q ;
wire \mylcd|curbuf[4]~104_combout ;
wire \mylcd|line2~88_combout ;
wire \mylcd|line2[2][4]~q ;
wire \mylcd|curbuf[4]~105_combout ;
wire \mylcd|line2~87_combout ;
wire \mylcd|line2[7][4]~q ;
wire \mylcd|line2~86_combout ;
wire \mylcd|line2[11][4]~q ;
wire \mylcd|line2~85_combout ;
wire \mylcd|line2[15][4]~q ;
wire \mylcd|curbuf[4]~102_combout ;
wire \mylcd|line2~84_combout ;
wire \mylcd|line2[3][4]~q ;
wire \mylcd|curbuf[4]~103_combout ;
wire \mylcd|curbuf[4]~106_combout ;
wire \mylcd|line2~95_combout ;
wire \mylcd|line2[5][4]~q ;
wire \mylcd|line2~92_combout ;
wire \mylcd|line2[13][4]~q ;
wire \mylcd|line2~94_combout ;
wire \mylcd|line2[9][4]~q ;
wire \mylcd|line2~93_combout ;
wire \mylcd|line2[1][4]~q ;
wire \mylcd|curbuf[4]~107_combout ;
wire \mylcd|curbuf[4]~108_combout ;
wire \mylcd|curbuf[4]~109_combout ;
wire \mylcd|line1[5][4]~q ;
wire \mylcd|line1[1][4]~q ;
wire \mylcd|line1[13][4]~q ;
wire \mylcd|line1[9][4]~q ;
wire \mylcd|curbuf[4]~90_combout ;
wire \mylcd|curbuf[4]~91_combout ;
wire \mylcd|line1[14][4]~feeder_combout ;
wire \mylcd|line1[14][4]~q ;
wire \mylcd|line1[10][4]~q ;
wire \mylcd|curbuf[4]~94_combout ;
wire \mylcd|line1[6][4]~q ;
wire \mylcd|line1[2][4]~feeder_combout ;
wire \mylcd|line1[2][4]~q ;
wire \mylcd|curbuf[4]~95_combout ;
wire \mylcd|line1[15][4]~feeder_combout ;
wire \mylcd|line1[15][4]~q ;
wire \mylcd|line1[11][4]~q ;
wire \mylcd|curbuf[4]~92_combout ;
wire \mylcd|line1[7][4]~q ;
wire \mylcd|line1[3][4]~feeder_combout ;
wire \mylcd|line1[3][4]~q ;
wire \mylcd|curbuf[4]~93_combout ;
wire \mylcd|curbuf[4]~96_combout ;
wire \mylcd|line1[12][4]~feeder_combout ;
wire \mylcd|line1[12][4]~q ;
wire \mylcd|line1[8][4]~q ;
wire \mylcd|curbuf[4]~97_combout ;
wire \mylcd|line1[4][4]~q ;
wire \mylcd|line1[0][4]~q ;
wire \mylcd|curbuf[4]~98_combout ;
wire \mylcd|curbuf[4]~99_combout ;
wire \mylcd|lcd_data[7]~4_combout ;
wire \mylcd|curbuf[4]~110_combout ;
wire \mylcd|curbuf[4]~111_combout ;
wire \mylcd|line2~101_combout ;
wire \mylcd|line2[2][5]~q ;
wire \mylcd|line1[2][5]~feeder_combout ;
wire \mylcd|line1[2][5]~q ;
wire \mylcd|line2~105_combout ;
wire \mylcd|line2[10][5]~q ;
wire \mylcd|line1[10][5]~q ;
wire \mylcd|curbuf[5]~114_combout ;
wire \mylcd|line2~100_combout ;
wire \mylcd|line2[0][5]~q ;
wire \mylcd|line1[0][5]~q ;
wire \mylcd|line2~104_combout ;
wire \mylcd|line2[8][5]~q ;
wire \mylcd|line1[8][5]~feeder_combout ;
wire \mylcd|line1[8][5]~q ;
wire \mylcd|curbuf[5]~115_combout ;
wire \mylcd|line2~96_combout ;
wire \mylcd|line2[9][5]~q ;
wire \mylcd|line1[9][5]~feeder_combout ;
wire \mylcd|line1[9][5]~q ;
wire \mylcd|line2~108_combout ;
wire \mylcd|line2[1][5]~q ;
wire \mylcd|line1[1][5]~q ;
wire \mylcd|line2~97_combout ;
wire \mylcd|line2[11][5]~q ;
wire \mylcd|line1[11][5]~q ;
wire \mylcd|line2~109_combout ;
wire \mylcd|line2[3][5]~q ;
wire \mylcd|line1[3][5]~feeder_combout ;
wire \mylcd|line1[3][5]~q ;
wire \mylcd|curbuf[5]~116_combout ;
wire \mylcd|curbuf[5]~117_combout ;
wire \mylcd|curbuf[5]~118_combout ;
wire \mylcd|line2~102_combout ;
wire \mylcd|line2[6][5]~q ;
wire \mylcd|line1[6][5]~feeder_combout ;
wire \mylcd|line1[6][5]~q ;
wire \mylcd|line2~103_combout ;
wire \mylcd|line2[4][5]~q ;
wire \mylcd|line1[4][5]~q ;
wire \mylcd|line2~106_combout ;
wire \mylcd|line2[14][5]~q ;
wire \mylcd|line1[14][5]~q ;
wire \mylcd|line2~107_combout ;
wire \mylcd|line2[12][5]~q ;
wire \mylcd|line1[12][5]~q ;
wire \mylcd|curbuf[5]~119_combout ;
wire \mylcd|curbuf[5]~120_combout ;
wire \mylcd|line2~111_combout ;
wire \mylcd|line2[5][5]~q ;
wire \mylcd|line1[5][5]~q ;
wire \mylcd|line2~99_combout ;
wire \mylcd|line2[13][5]~q ;
wire \mylcd|line1[13][5]~q ;
wire \mylcd|line2~98_combout ;
wire \mylcd|line2[15][5]~q ;
wire \mylcd|line1[15][5]~q ;
wire \mylcd|line2~110_combout ;
wire \mylcd|line2[7][5]~q ;
wire \mylcd|line1[7][5]~q ;
wire \mylcd|curbuf[5]~112_combout ;
wire \mylcd|curbuf[5]~113_combout ;
wire \mylcd|curbuf[5]~121_combout ;
wire \mylcd|curbuf[5]~126_combout ;
wire \mylcd|curbuf[5]~127_combout ;
wire \mylcd|curbuf[5]~124_combout ;
wire \mylcd|curbuf[5]~125_combout ;
wire \mylcd|curbuf[5]~128_combout ;
wire \mylcd|curbuf[5]~129_combout ;
wire \mylcd|curbuf[5]~130_combout ;
wire \mylcd|curbuf[5]~122_combout ;
wire \mylcd|curbuf[5]~123_combout ;
wire \mylcd|curbuf[5]~131_combout ;
wire \mylcd|curbuf[5]~132_combout ;
wire \mylcd|curbuf[5]~133_combout ;
wire \mylcd|Equal6~1_combout ;
wire \mylcd|curbuf[0]~156_combout ;
wire \mylcd|line2~112_combout ;
wire \mylcd|line2[9][6]~q ;
wire \mylcd|line2~113_combout ;
wire \mylcd|line2[3][6]~q ;
wire \mylcd|line2~114_combout ;
wire \mylcd|line2[11][6]~q ;
wire \mylcd|curbuf[6]~144_combout ;
wire \mylcd|line2~115_combout ;
wire \mylcd|line2[1][6]~q ;
wire \mylcd|curbuf[6]~145_combout ;
wire \mylcd|line2~124_combout ;
wire \mylcd|line2[13][6]~q ;
wire \mylcd|line2~125_combout ;
wire \mylcd|line2[7][6]~q ;
wire \mylcd|line2~126_combout ;
wire \mylcd|line2[15][6]~q ;
wire \mylcd|curbuf[6]~151_combout ;
wire \mylcd|line2~127_combout ;
wire \mylcd|line2[5][6]~q ;
wire \mylcd|curbuf[6]~152_combout ;
wire \mylcd|line2~123_combout ;
wire \mylcd|line2[0][6]~q ;
wire \mylcd|line2~120_combout ;
wire \mylcd|line2[8][6]~q ;
wire \mylcd|line2~121_combout ;
wire \mylcd|line2[2][6]~q ;
wire \mylcd|line2~122_combout ;
wire \mylcd|line2[10][6]~q ;
wire \mylcd|curbuf[6]~148_combout ;
wire \mylcd|curbuf[6]~149_combout ;
wire \mylcd|line2~117_combout ;
wire \mylcd|line2[6][6]~q ;
wire \mylcd|line2~118_combout ;
wire \mylcd|line2[14][6]~q ;
wire \mylcd|curbuf[6]~146_combout ;
wire \mylcd|line2~119_combout ;
wire \mylcd|line2[4][6]~q ;
wire \mylcd|line2~116_combout ;
wire \mylcd|line2[12][6]~q ;
wire \mylcd|curbuf[6]~147_combout ;
wire \mylcd|curbuf[6]~150_combout ;
wire \mylcd|curbuf[6]~153_combout ;
wire \mylcd|line1[0][6]~q ;
wire \mylcd|line1[2][6]~q ;
wire \mylcd|curbuf[6]~141_combout ;
wire \mylcd|line1[6][6]~feeder_combout ;
wire \mylcd|line1[6][6]~q ;
wire \mylcd|line1[4][6]~q ;
wire \mylcd|curbuf[6]~142_combout ;
wire \mylcd|line1[9][6]~feeder_combout ;
wire \mylcd|line1[9][6]~q ;
wire \mylcd|line1[11][6]~q ;
wire \mylcd|curbuf[6]~138_combout ;
wire \mylcd|line1[15][6]~feeder_combout ;
wire \mylcd|line1[15][6]~q ;
wire \mylcd|line1[13][6]~q ;
wire \mylcd|curbuf[6]~139_combout ;
wire \mylcd|line1[1][6]~q ;
wire \mylcd|line1[3][6]~q ;
wire \mylcd|curbuf[6]~136_combout ;
wire \mylcd|line1[7][6]~q ;
wire \mylcd|line1[5][6]~q ;
wire \mylcd|curbuf[6]~137_combout ;
wire \mylcd|curbuf[6]~140_combout ;
wire \mylcd|line1[12][6]~feeder_combout ;
wire \mylcd|line1[12][6]~q ;
wire \mylcd|line1[14][6]~q ;
wire \mylcd|line1[10][6]~q ;
wire \mylcd|line1[8][6]~feeder_combout ;
wire \mylcd|line1[8][6]~q ;
wire \mylcd|curbuf[6]~134_combout ;
wire \mylcd|curbuf[6]~135_combout ;
wire \mylcd|curbuf[6]~143_combout ;
wire \mylcd|curbuf[6]~154_combout ;
wire \mylcd|curbuf[6]~155_combout ;
wire \mylcd|lcd_en~0_combout ;
wire \mylcd|lcd_en~q ;
wire \mylcd|lcd_rs~q ;
wire \hex1|seven_seg_display[0]~9_combout ;
wire \hex1|seven_seg_display[1]~4_combout ;
wire \hex1|seven_seg_display[2]~5_combout ;
wire \hex1|seven_seg_display[3]~10_combout ;
wire \hex1|seven_seg_display[4]~6_combout ;
wire \hex1|seven_seg_display[5]~7_combout ;
wire \hex1|seven_seg_display[6]~8_combout ;
wire \hex2|seven_seg_display[0]~9_combout ;
wire \hex2|seven_seg_display[1]~4_combout ;
wire \hex2|seven_seg_display[2]~5_combout ;
wire \hex2|seven_seg_display[3]~10_combout ;
wire \hex2|seven_seg_display[4]~6_combout ;
wire \hex2|seven_seg_display[5]~7_combout ;
wire \hex2|seven_seg_display[6]~8_combout ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|oRESET~feeder_combout ;
wire \r0|oRESET~q ;
wire \p1|altpll_component|pll~FBOUT ;
wire \p1|altpll_component|_clk2 ;
wire \p1|altpll_component|_clk2~clkctrl_outclk ;
wire \vga_ins|LTM_ins|Add1~15 ;
wire \vga_ins|LTM_ins|Add1~16_combout ;
wire \vga_ins|LTM_ins|Add1~0_combout ;
wire \vga_ins|LTM_ins|Add1~1 ;
wire \vga_ins|LTM_ins|Add1~2_combout ;
wire \vga_ins|LTM_ins|Add1~3 ;
wire \vga_ins|LTM_ins|Add1~4_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|h_cnt~2_combout ;
wire \vga_ins|LTM_ins|Add1~5 ;
wire \vga_ins|LTM_ins|Add1~6_combout ;
wire \vga_ins|LTM_ins|Add1~7 ;
wire \vga_ins|LTM_ins|Add1~8_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|Add1~9 ;
wire \vga_ins|LTM_ins|Add1~10_combout ;
wire \vga_ins|LTM_ins|h_cnt~0_combout ;
wire \vga_ins|LTM_ins|Add1~11 ;
wire \vga_ins|LTM_ins|Add1~12_combout ;
wire \vga_ins|LTM_ins|Add1~13 ;
wire \vga_ins|LTM_ins|Add1~14_combout ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|Add1~17 ;
wire \vga_ins|LTM_ins|Add1~18_combout ;
wire \vga_ins|LTM_ins|h_cnt~1_combout ;
wire \vga_ins|LTM_ins|Add1~19 ;
wire \vga_ins|LTM_ins|Add1~20_combout ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|LessThan0~1_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|oHS~feeder_combout ;
wire \vga_ins|oHS~q ;
wire \vga_ins|LTM_ins|Add0~0_combout ;
wire \vga_ins|LTM_ins|Add0~5 ;
wire \vga_ins|LTM_ins|Add0~7 ;
wire \vga_ins|LTM_ins|Add0~8_combout ;
wire \vga_ins|LTM_ins|Equal0~3_combout ;
wire \vga_ins|LTM_ins|Add0~9 ;
wire \vga_ins|LTM_ins|Add0~10_combout ;
wire \vga_ins|LTM_ins|Add0~11 ;
wire \vga_ins|LTM_ins|Add0~12_combout ;
wire \vga_ins|LTM_ins|Add0~13 ;
wire \vga_ins|LTM_ins|Add0~14_combout ;
wire \vga_ins|LTM_ins|Add0~15 ;
wire \vga_ins|LTM_ins|Add0~16_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~3_combout ;
wire \vga_ins|LTM_ins|Add0~1 ;
wire \vga_ins|LTM_ins|Add0~2_combout ;
wire \vga_ins|LTM_ins|Add0~3 ;
wire \vga_ins|LTM_ins|Add0~4_combout ;
wire \vga_ins|LTM_ins|v_cnt~2_combout ;
wire \vga_ins|LTM_ins|Add0~17 ;
wire \vga_ins|LTM_ins|Add0~18_combout ;
wire \vga_ins|LTM_ins|v_cnt~0_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add0~6_combout ;
wire \vga_ins|LTM_ins|v_cnt~1_combout ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|oVS~feeder_combout ;
wire \vga_ins|oVS~q ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~2_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|cDEN~3_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|oBLANK_n~feeder_combout ;
wire \vga_ins|oBLANK_n~q ;
wire \vga_ins|typer_logic_inst|character_pixel_index[7]~12_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[0]~36_combout ;
wire \vga_ins|typer_logic_inst|row_count[0]~12_combout ;
wire \vga_ins|typer_logic_inst|row_count[1]~4_combout ;
wire \vga_ins|typer_logic_inst|row_count[1]~5 ;
wire \vga_ins|typer_logic_inst|row_count[2]~6_combout ;
wire \vga_ins|typer_logic_inst|row_count[2]~7 ;
wire \vga_ins|typer_logic_inst|row_count[3]~8_combout ;
wire \vga_ins|typer_logic_inst|row_count[3]~9 ;
wire \vga_ins|typer_logic_inst|row_count[4]~10_combout ;
wire \vga_ins|typer_logic_inst|Equal0~0_combout ;
wire \vga_ins|typer_logic_inst|Equal0~1_combout ;
wire \vga_ins|typer_logic_inst|Add7~0_combout ;
wire \vga_ins|typer_logic_inst|Add7~1 ;
wire \vga_ins|typer_logic_inst|Add7~2_combout ;
wire \vga_ins|typer_logic_inst|Add7~3 ;
wire \vga_ins|typer_logic_inst|Add7~4_combout ;
wire \vga_ins|typer_logic_inst|Add7~5 ;
wire \vga_ins|typer_logic_inst|Add7~6_combout ;
wire \vga_ins|typer_logic_inst|Add7~7 ;
wire \vga_ins|typer_logic_inst|Add7~8_combout ;
wire \vga_ins|typer_logic_inst|Add7~9 ;
wire \vga_ins|typer_logic_inst|Add7~10_combout ;
wire \vga_ins|typer_logic_inst|Add7~11 ;
wire \vga_ins|typer_logic_inst|Add7~12_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[7]~13 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[8]~14_combout ;
wire \vga_ins|typer_logic_inst|Add7~13 ;
wire \vga_ins|typer_logic_inst|Add7~14_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[8]~15 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[9]~16_combout ;
wire \vga_ins|typer_logic_inst|Add7~15 ;
wire \vga_ins|typer_logic_inst|Add7~16_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[9]~17 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[10]~18_combout ;
wire \vga_ins|typer_logic_inst|Add7~17 ;
wire \vga_ins|typer_logic_inst|Add7~18_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[10]~19 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[11]~20_combout ;
wire \vga_ins|typer_logic_inst|Add7~19 ;
wire \vga_ins|typer_logic_inst|Add7~20_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[11]~21 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[12]~22_combout ;
wire \vga_ins|typer_logic_inst|Add7~21 ;
wire \vga_ins|typer_logic_inst|Add7~22_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[12]~23 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[13]~24_combout ;
wire \vga_ins|typer_logic_inst|Add7~23 ;
wire \vga_ins|typer_logic_inst|Add7~24_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[13]~25 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[14]~26_combout ;
wire \vga_ins|typer_logic_inst|Add7~25 ;
wire \vga_ins|typer_logic_inst|Add7~26_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[14]~27 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[15]~28_combout ;
wire \vga_ins|typer_logic_inst|Add7~27 ;
wire \vga_ins|typer_logic_inst|Add7~28_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[15]~29 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[16]~30_combout ;
wire \vga_ins|typer_logic_inst|Add7~29 ;
wire \vga_ins|typer_logic_inst|Add7~30_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[16]~31 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[17]~32_combout ;
wire \vga_ins|typer_logic_inst|Add7~31 ;
wire \vga_ins|typer_logic_inst|Add7~32_combout ;
wire \vga_ins|typer_logic_inst|character_pixel_index[17]~33 ;
wire \vga_ins|typer_logic_inst|character_pixel_index[18]~34_combout ;
wire \vga_ins|typer_logic_inst|Add7~33 ;
wire \vga_ins|typer_logic_inst|Add7~34_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout ;
wire \vga_ins|ADDR[0]~19_combout ;
wire \vga_ins|always0~0_combout ;
wire \vga_ins|ADDR[0]~20 ;
wire \vga_ins|ADDR[1]~21_combout ;
wire \vga_ins|ADDR[1]~22 ;
wire \vga_ins|ADDR[2]~23_combout ;
wire \vga_ins|ADDR[2]~24 ;
wire \vga_ins|ADDR[3]~25_combout ;
wire \vga_ins|ADDR[3]~26 ;
wire \vga_ins|ADDR[4]~27_combout ;
wire \vga_ins|ADDR[4]~28 ;
wire \vga_ins|ADDR[5]~29_combout ;
wire \vga_ins|ADDR[5]~30 ;
wire \vga_ins|ADDR[6]~31_combout ;
wire \vga_ins|ADDR[6]~32 ;
wire \vga_ins|ADDR[7]~33_combout ;
wire \vga_ins|ADDR[7]~34 ;
wire \vga_ins|ADDR[8]~35_combout ;
wire \vga_ins|ADDR[8]~36 ;
wire \vga_ins|ADDR[9]~37_combout ;
wire \vga_ins|ADDR[9]~38 ;
wire \vga_ins|ADDR[10]~39_combout ;
wire \vga_ins|ADDR[10]~40 ;
wire \vga_ins|ADDR[11]~41_combout ;
wire \vga_ins|ADDR[11]~42 ;
wire \vga_ins|ADDR[12]~43_combout ;
wire \vga_ins|ADDR[12]~44 ;
wire \vga_ins|ADDR[13]~45_combout ;
wire \vga_ins|ADDR[13]~46 ;
wire \vga_ins|ADDR[14]~47_combout ;
wire \vga_ins|ADDR[14]~48 ;
wire \vga_ins|ADDR[15]~49_combout ;
wire \vga_ins|ADDR[15]~50 ;
wire \vga_ins|ADDR[16]~51_combout ;
wire \vga_ins|ADDR[16]~52 ;
wire \vga_ins|ADDR[17]~53_combout ;
wire \vga_ins|ADDR[17]~54 ;
wire \vga_ins|ADDR[18]~55_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ;
wire \vga_ins|typer_logic_inst|char_count[5]~6_cout ;
wire \vga_ins|typer_logic_inst|char_count[5]~8_cout ;
wire \vga_ins|typer_logic_inst|char_count[5]~10_cout ;
wire \vga_ins|typer_logic_inst|char_count[5]~12_cout ;
wire \vga_ins|typer_logic_inst|char_count[5]~13_combout ;
wire \~GND~combout ;
wire \vga_ins|typer_logic_inst|Mux0~382_combout ;
wire \vga_ins|typer_logic_inst|Mux0~383_combout ;
wire \vga_ins|typer_logic_inst|Mux0~389_combout ;
wire \vga_ins|typer_logic_inst|Mux0~390_combout ;
wire \vga_ins|typer_logic_inst|Mux0~384_combout ;
wire \vga_ins|typer_logic_inst|Mux0~385_combout ;
wire \vga_ins|typer_logic_inst|Mux0~386_combout ;
wire \vga_ins|typer_logic_inst|Mux0~387_combout ;
wire \vga_ins|typer_logic_inst|Mux0~388_combout ;
wire \vga_ins|typer_logic_inst|Mux0~391_combout ;
wire \vga_ins|typer_logic_inst|Mux0~392_combout ;
wire \vga_ins|typer_logic_inst|Mux0~393_combout ;
wire \vga_ins|typer_logic_inst|Mux0~394_combout ;
wire \vga_ins|typer_logic_inst|Mux0~395_combout ;
wire \vga_ins|typer_logic_inst|Mux0~396_combout ;
wire \vga_ins|typer_logic_inst|Mux0~397_combout ;
wire \vga_ins|typer_logic_inst|Mux0~342_combout ;
wire \vga_ins|typer_logic_inst|Mux0~343_combout ;
wire \vga_ins|typer_logic_inst|Mux0~344_combout ;
wire \vga_ins|typer_logic_inst|Mux0~345_combout ;
wire \vga_ins|typer_logic_inst|Mux0~346_combout ;
wire \vga_ins|typer_logic_inst|Mux0~340_combout ;
wire \vga_ins|typer_logic_inst|Mux0~341_combout ;
wire \vga_ins|typer_logic_inst|Mux0~347_combout ;
wire \vga_ins|typer_logic_inst|Mux0~348_combout ;
wire \vga_ins|typer_logic_inst|Mux0~349_combout ;
wire \vga_ins|typer_logic_inst|Mux0~371_combout ;
wire \vga_ins|typer_logic_inst|Mux0~372_combout ;
wire \vga_ins|typer_logic_inst|Mux0~378_combout ;
wire \vga_ins|typer_logic_inst|Mux0~379_combout ;
wire \vga_ins|typer_logic_inst|Mux0~375_combout ;
wire \vga_ins|typer_logic_inst|Mux0~376_combout ;
wire \vga_ins|typer_logic_inst|Mux0~373_combout ;
wire \vga_ins|typer_logic_inst|Mux0~374_combout ;
wire \vga_ins|typer_logic_inst|Mux0~377_combout ;
wire \vga_ins|typer_logic_inst|Mux0~380_combout ;
wire \vga_ins|typer_logic_inst|Mux0~354_combout ;
wire \vga_ins|typer_logic_inst|Mux0~355_combout ;
wire \vga_ins|typer_logic_inst|Mux0~352_combout ;
wire \vga_ins|typer_logic_inst|Mux0~353_combout ;
wire \vga_ins|typer_logic_inst|Mux0~356_combout ;
wire \vga_ins|typer_logic_inst|Mux0~357_combout ;
wire \vga_ins|typer_logic_inst|Mux0~358_combout ;
wire \vga_ins|typer_logic_inst|Mux0~350_combout ;
wire \vga_ins|typer_logic_inst|Mux0~351_combout ;
wire \vga_ins|typer_logic_inst|Mux0~359_combout ;
wire \vga_ins|typer_logic_inst|Mux0~364_combout ;
wire \vga_ins|typer_logic_inst|Mux0~365_combout ;
wire \vga_ins|typer_logic_inst|Mux0~362_combout ;
wire \vga_ins|typer_logic_inst|Mux0~363_combout ;
wire \vga_ins|typer_logic_inst|Mux0~366_combout ;
wire \vga_ins|typer_logic_inst|Mux0~367_combout ;
wire \vga_ins|typer_logic_inst|Mux0~368_combout ;
wire \vga_ins|typer_logic_inst|Mux0~360_combout ;
wire \vga_ins|typer_logic_inst|Mux0~361_combout ;
wire \vga_ins|typer_logic_inst|Mux0~369_combout ;
wire \vga_ins|typer_logic_inst|Mux0~370_combout ;
wire \vga_ins|typer_logic_inst|Mux0~381_combout ;
wire \vga_ins|typer_logic_inst|char_count[5]~14 ;
wire \vga_ins|typer_logic_inst|char_count[6]~15_combout ;
wire \vga_ins|typer_logic_inst|Mux0~398_combout ;
wire \vga_ins|typer_logic_inst|Mux0~162_combout ;
wire \vga_ins|typer_logic_inst|Mux0~163_combout ;
wire \vga_ins|typer_logic_inst|Mux0~160_combout ;
wire \vga_ins|typer_logic_inst|Mux0~161_combout ;
wire \vga_ins|typer_logic_inst|Mux0~164_combout ;
wire \vga_ins|typer_logic_inst|Mux0~158_combout ;
wire \vga_ins|typer_logic_inst|Mux0~159_combout ;
wire \vga_ins|typer_logic_inst|Mux0~165_combout ;
wire \vga_ins|typer_logic_inst|Mux0~166_combout ;
wire \vga_ins|typer_logic_inst|Mux0~167_combout ;
wire \vga_ins|typer_logic_inst|Mux0~154_combout ;
wire \vga_ins|typer_logic_inst|Mux0~155_combout ;
wire \vga_ins|typer_logic_inst|Mux0~147_combout ;
wire \vga_ins|typer_logic_inst|Mux0~148_combout ;
wire \vga_ins|typer_logic_inst|Mux0~149_combout ;
wire \vga_ins|typer_logic_inst|Mux0~150_combout ;
wire \vga_ins|typer_logic_inst|Mux0~151_combout ;
wire \vga_ins|typer_logic_inst|Mux0~152_combout ;
wire \vga_ins|typer_logic_inst|Mux0~153_combout ;
wire \vga_ins|typer_logic_inst|Mux0~156_combout ;
wire \vga_ins|typer_logic_inst|Mux0~141_combout ;
wire \vga_ins|typer_logic_inst|Mux0~142_combout ;
wire \vga_ins|typer_logic_inst|Mux0~139_combout ;
wire \vga_ins|typer_logic_inst|Mux0~140_combout ;
wire \vga_ins|typer_logic_inst|Mux0~143_combout ;
wire \vga_ins|typer_logic_inst|Mux0~137_combout ;
wire \vga_ins|typer_logic_inst|Mux0~138_combout ;
wire \vga_ins|typer_logic_inst|Mux0~144_combout ;
wire \vga_ins|typer_logic_inst|Mux0~145_combout ;
wire \vga_ins|typer_logic_inst|Mux0~146_combout ;
wire \vga_ins|typer_logic_inst|char_count[6]~16 ;
wire \vga_ins|typer_logic_inst|char_count[7]~17_combout ;
wire \vga_ins|typer_logic_inst|Mux0~157_combout ;
wire \vga_ins|typer_logic_inst|Mux0~134_combout ;
wire \vga_ins|typer_logic_inst|Mux0~135_combout ;
wire \vga_ins|typer_logic_inst|Mux0~131_combout ;
wire \vga_ins|typer_logic_inst|Mux0~132_combout ;
wire \vga_ins|typer_logic_inst|Mux0~129_combout ;
wire \vga_ins|typer_logic_inst|Mux0~130_combout ;
wire \vga_ins|typer_logic_inst|Mux0~133_combout ;
wire \vga_ins|typer_logic_inst|Mux0~127_combout ;
wire \vga_ins|typer_logic_inst|Mux0~128_combout ;
wire \vga_ins|typer_logic_inst|Mux0~136_combout ;
wire \vga_ins|typer_logic_inst|Mux0~168_combout ;
wire \vga_ins|typer_logic_inst|Mux0~33_combout ;
wire \vga_ins|typer_logic_inst|Mux0~34_combout ;
wire \vga_ins|typer_logic_inst|Mux0~35_combout ;
wire \vga_ins|typer_logic_inst|Mux0~36_combout ;
wire \vga_ins|typer_logic_inst|Mux0~37_combout ;
wire \vga_ins|typer_logic_inst|Mux0~38_combout ;
wire \vga_ins|typer_logic_inst|Mux0~39_combout ;
wire \vga_ins|typer_logic_inst|Mux0~31_combout ;
wire \vga_ins|typer_logic_inst|Mux0~32_combout ;
wire \vga_ins|typer_logic_inst|Mux0~40_combout ;
wire \vga_ins|typer_logic_inst|Mux0~20_combout ;
wire \vga_ins|typer_logic_inst|Mux0~21_combout ;
wire \vga_ins|typer_logic_inst|Mux0~27_combout ;
wire \vga_ins|typer_logic_inst|Mux0~28_combout ;
wire \vga_ins|typer_logic_inst|Mux0~24_combout ;
wire \vga_ins|typer_logic_inst|Mux0~25_combout ;
wire \vga_ins|typer_logic_inst|Mux0~22_combout ;
wire \vga_ins|typer_logic_inst|Mux0~23_combout ;
wire \vga_ins|typer_logic_inst|Mux0~26_combout ;
wire \vga_ins|typer_logic_inst|Mux0~29_combout ;
wire \vga_ins|typer_logic_inst|Mux0~10_combout ;
wire \vga_ins|typer_logic_inst|Mux0~11_combout ;
wire \vga_ins|typer_logic_inst|Mux0~17_combout ;
wire \vga_ins|typer_logic_inst|Mux0~18_combout ;
wire \vga_ins|typer_logic_inst|Mux0~12_combout ;
wire \vga_ins|typer_logic_inst|Mux0~13_combout ;
wire \vga_ins|typer_logic_inst|Mux0~14_combout ;
wire \vga_ins|typer_logic_inst|Mux0~15_combout ;
wire \vga_ins|typer_logic_inst|Mux0~16_combout ;
wire \vga_ins|typer_logic_inst|Mux0~19_combout ;
wire \vga_ins|typer_logic_inst|Mux0~30_combout ;
wire \vga_ins|typer_logic_inst|Mux0~7_combout ;
wire \vga_ins|typer_logic_inst|Mux0~8_combout ;
wire \vga_ins|typer_logic_inst|Mux0~4_combout ;
wire \vga_ins|typer_logic_inst|Mux0~5_combout ;
wire \vga_ins|typer_logic_inst|Mux0~2_combout ;
wire \vga_ins|typer_logic_inst|Mux0~3_combout ;
wire \vga_ins|typer_logic_inst|Mux0~6_combout ;
wire \vga_ins|typer_logic_inst|Mux0~0_combout ;
wire \vga_ins|typer_logic_inst|Mux0~1_combout ;
wire \vga_ins|typer_logic_inst|Mux0~9_combout ;
wire \vga_ins|typer_logic_inst|Mux0~41_combout ;
wire \vga_ins|typer_logic_inst|Mux0~52_combout ;
wire \vga_ins|typer_logic_inst|Mux0~53_combout ;
wire \vga_ins|typer_logic_inst|Mux0~54_combout ;
wire \vga_ins|typer_logic_inst|Mux0~55_combout ;
wire \vga_ins|typer_logic_inst|Mux0~56_combout ;
wire \vga_ins|typer_logic_inst|Mux0~57_combout ;
wire \vga_ins|typer_logic_inst|Mux0~58_combout ;
wire \vga_ins|typer_logic_inst|Mux0~59_combout ;
wire \vga_ins|typer_logic_inst|Mux0~60_combout ;
wire \vga_ins|typer_logic_inst|Mux0~61_combout ;
wire \vga_ins|typer_logic_inst|Mux0~69_combout ;
wire \vga_ins|typer_logic_inst|Mux0~70_combout ;
wire \vga_ins|typer_logic_inst|Mux0~62_combout ;
wire \vga_ins|typer_logic_inst|Mux0~63_combout ;
wire \vga_ins|typer_logic_inst|Mux0~66_combout ;
wire \vga_ins|typer_logic_inst|Mux0~67_combout ;
wire \vga_ins|typer_logic_inst|Mux0~64_combout ;
wire \vga_ins|typer_logic_inst|Mux0~65_combout ;
wire \vga_ins|typer_logic_inst|Mux0~68_combout ;
wire \vga_ins|typer_logic_inst|Mux0~71_combout ;
wire \vga_ins|typer_logic_inst|Mux0~72_combout ;
wire \vga_ins|typer_logic_inst|Mux0~49_combout ;
wire \vga_ins|typer_logic_inst|Mux0~50_combout ;
wire \vga_ins|typer_logic_inst|Mux0~42_combout ;
wire \vga_ins|typer_logic_inst|Mux0~43_combout ;
wire \vga_ins|typer_logic_inst|Mux0~44_combout ;
wire \vga_ins|typer_logic_inst|Mux0~45_combout ;
wire \vga_ins|typer_logic_inst|Mux0~46_combout ;
wire \vga_ins|typer_logic_inst|Mux0~47_combout ;
wire \vga_ins|typer_logic_inst|Mux0~48_combout ;
wire \vga_ins|typer_logic_inst|Mux0~51_combout ;
wire \vga_ins|typer_logic_inst|Mux0~77_combout ;
wire \vga_ins|typer_logic_inst|Mux0~78_combout ;
wire \vga_ins|typer_logic_inst|Mux0~75_combout ;
wire \vga_ins|typer_logic_inst|Mux0~76_combout ;
wire \vga_ins|typer_logic_inst|Mux0~79_combout ;
wire \vga_ins|typer_logic_inst|Mux0~73_combout ;
wire \vga_ins|typer_logic_inst|Mux0~74_combout ;
wire \vga_ins|typer_logic_inst|Mux0~80_combout ;
wire \vga_ins|typer_logic_inst|Mux0~81_combout ;
wire \vga_ins|typer_logic_inst|Mux0~82_combout ;
wire \vga_ins|typer_logic_inst|Mux0~83_combout ;
wire \vga_ins|typer_logic_inst|Mux0~115_combout ;
wire \vga_ins|typer_logic_inst|Mux0~116_combout ;
wire \vga_ins|typer_logic_inst|Mux0~119_combout ;
wire \vga_ins|typer_logic_inst|Mux0~120_combout ;
wire \vga_ins|typer_logic_inst|Mux0~117_combout ;
wire \vga_ins|typer_logic_inst|Mux0~118_combout ;
wire \vga_ins|typer_logic_inst|Mux0~121_combout ;
wire \vga_ins|typer_logic_inst|Mux0~122_combout ;
wire \vga_ins|typer_logic_inst|Mux0~123_combout ;
wire \vga_ins|typer_logic_inst|Mux0~124_combout ;
wire \vga_ins|typer_logic_inst|Mux0~101_combout ;
wire \vga_ins|typer_logic_inst|Mux0~102_combout ;
wire \vga_ins|typer_logic_inst|Mux0~96_combout ;
wire \vga_ins|typer_logic_inst|Mux0~97_combout ;
wire \vga_ins|typer_logic_inst|Mux0~98_combout ;
wire \vga_ins|typer_logic_inst|Mux0~99_combout ;
wire \vga_ins|typer_logic_inst|Mux0~100_combout ;
wire \vga_ins|typer_logic_inst|Mux0~94_combout ;
wire \vga_ins|typer_logic_inst|Mux0~95_combout ;
wire \vga_ins|typer_logic_inst|Mux0~103_combout ;
wire \vga_ins|typer_logic_inst|Mux0~111_combout ;
wire \vga_ins|typer_logic_inst|Mux0~112_combout ;
wire \vga_ins|typer_logic_inst|Mux0~106_combout ;
wire \vga_ins|typer_logic_inst|Mux0~107_combout ;
wire \vga_ins|typer_logic_inst|Mux0~108_combout ;
wire \vga_ins|typer_logic_inst|Mux0~109_combout ;
wire \vga_ins|typer_logic_inst|Mux0~110_combout ;
wire \vga_ins|typer_logic_inst|Mux0~104_combout ;
wire \vga_ins|typer_logic_inst|Mux0~105_combout ;
wire \vga_ins|typer_logic_inst|Mux0~113_combout ;
wire \vga_ins|typer_logic_inst|Mux0~114_combout ;
wire \vga_ins|typer_logic_inst|Mux0~88_combout ;
wire \vga_ins|typer_logic_inst|Mux0~89_combout ;
wire \vga_ins|typer_logic_inst|Mux0~86_combout ;
wire \vga_ins|typer_logic_inst|Mux0~87_combout ;
wire \vga_ins|typer_logic_inst|Mux0~90_combout ;
wire \vga_ins|typer_logic_inst|Mux0~84_combout ;
wire \vga_ins|typer_logic_inst|Mux0~85_combout ;
wire \vga_ins|typer_logic_inst|Mux0~91_combout ;
wire \vga_ins|typer_logic_inst|Mux0~92_combout ;
wire \vga_ins|typer_logic_inst|Mux0~93_combout ;
wire \vga_ins|typer_logic_inst|Mux0~125_combout ;
wire \vga_ins|typer_logic_inst|Mux0~126_combout ;
wire \vga_ins|typer_logic_inst|Mux0~169_combout ;
wire \vga_ins|typer_logic_inst|char_count[7]~18 ;
wire \vga_ins|typer_logic_inst|char_count[8]~19_combout ;
wire \vga_ins|typer_logic_inst|char_count[8]~20 ;
wire \vga_ins|typer_logic_inst|char_count[9]~21_combout ;
wire \vga_ins|typer_logic_inst|Mux0~299_combout ;
wire \vga_ins|typer_logic_inst|Mux0~300_combout ;
wire \vga_ins|typer_logic_inst|Mux0~301_combout ;
wire \vga_ins|typer_logic_inst|Mux0~302_combout ;
wire \vga_ins|typer_logic_inst|Mux0~303_combout ;
wire \vga_ins|typer_logic_inst|Mux0~304_combout ;
wire \vga_ins|typer_logic_inst|Mux0~305_combout ;
wire \vga_ins|typer_logic_inst|Mux0~297_combout ;
wire \vga_ins|typer_logic_inst|Mux0~298_combout ;
wire \vga_ins|typer_logic_inst|Mux0~306_combout ;
wire \vga_ins|typer_logic_inst|Mux0~335_combout ;
wire \vga_ins|typer_logic_inst|Mux0~336_combout ;
wire \vga_ins|typer_logic_inst|Mux0~330_combout ;
wire \vga_ins|typer_logic_inst|Mux0~331_combout ;
wire \vga_ins|typer_logic_inst|Mux0~332_combout ;
wire \vga_ins|typer_logic_inst|Mux0~333_combout ;
wire \vga_ins|typer_logic_inst|Mux0~334_combout ;
wire \vga_ins|typer_logic_inst|Mux0~328_combout ;
wire \vga_ins|typer_logic_inst|Mux0~329_combout ;
wire \vga_ins|typer_logic_inst|Mux0~337_combout ;
wire \vga_ins|typer_logic_inst|Mux0~324_combout ;
wire \vga_ins|typer_logic_inst|Mux0~325_combout ;
wire \vga_ins|typer_logic_inst|Mux0~321_combout ;
wire \vga_ins|typer_logic_inst|Mux0~322_combout ;
wire \vga_ins|typer_logic_inst|Mux0~319_combout ;
wire \vga_ins|typer_logic_inst|Mux0~320_combout ;
wire \vga_ins|typer_logic_inst|Mux0~323_combout ;
wire \vga_ins|typer_logic_inst|Mux0~317_combout ;
wire \vga_ins|typer_logic_inst|Mux0~318_combout ;
wire \vga_ins|typer_logic_inst|Mux0~326_combout ;
wire \vga_ins|typer_logic_inst|Mux0~314_combout ;
wire \vga_ins|typer_logic_inst|Mux0~315_combout ;
wire \vga_ins|typer_logic_inst|Mux0~307_combout ;
wire \vga_ins|typer_logic_inst|Mux0~308_combout ;
wire \vga_ins|typer_logic_inst|Mux0~309_combout ;
wire \vga_ins|typer_logic_inst|Mux0~310_combout ;
wire \vga_ins|typer_logic_inst|Mux0~311_combout ;
wire \vga_ins|typer_logic_inst|Mux0~312_combout ;
wire \vga_ins|typer_logic_inst|Mux0~313_combout ;
wire \vga_ins|typer_logic_inst|Mux0~316_combout ;
wire \vga_ins|typer_logic_inst|Mux0~327_combout ;
wire \vga_ins|typer_logic_inst|Mux0~338_combout ;
wire \vga_ins|typer_logic_inst|Mux0~292_combout ;
wire \vga_ins|typer_logic_inst|Mux0~293_combout ;
wire \vga_ins|typer_logic_inst|Mux0~289_combout ;
wire \vga_ins|typer_logic_inst|Mux0~290_combout ;
wire \vga_ins|typer_logic_inst|Mux0~287_combout ;
wire \vga_ins|typer_logic_inst|Mux0~288_combout ;
wire \vga_ins|typer_logic_inst|Mux0~291_combout ;
wire \vga_ins|typer_logic_inst|Mux0~285_combout ;
wire \vga_ins|typer_logic_inst|Mux0~286_combout ;
wire \vga_ins|typer_logic_inst|Mux0~294_combout ;
wire \vga_ins|typer_logic_inst|Mux0~254_combout ;
wire \vga_ins|typer_logic_inst|Mux0~255_combout ;
wire \vga_ins|typer_logic_inst|Mux0~256_combout ;
wire \vga_ins|typer_logic_inst|Mux0~257_combout ;
wire \vga_ins|typer_logic_inst|Mux0~258_combout ;
wire \vga_ins|typer_logic_inst|Mux0~259_combout ;
wire \vga_ins|typer_logic_inst|Mux0~260_combout ;
wire \vga_ins|typer_logic_inst|Mux0~261_combout ;
wire \vga_ins|typer_logic_inst|Mux0~262_combout ;
wire \vga_ins|typer_logic_inst|Mux0~263_combout ;
wire \vga_ins|typer_logic_inst|Mux0~274_combout ;
wire \vga_ins|typer_logic_inst|Mux0~275_combout ;
wire \vga_ins|typer_logic_inst|Mux0~278_combout ;
wire \vga_ins|typer_logic_inst|Mux0~279_combout ;
wire \vga_ins|typer_logic_inst|Mux0~276_combout ;
wire \vga_ins|typer_logic_inst|Mux0~277_combout ;
wire \vga_ins|typer_logic_inst|Mux0~280_combout ;
wire \vga_ins|typer_logic_inst|Mux0~281_combout ;
wire \vga_ins|typer_logic_inst|Mux0~282_combout ;
wire \vga_ins|typer_logic_inst|Mux0~283_combout ;
wire \vga_ins|typer_logic_inst|Mux0~264_combout ;
wire \vga_ins|typer_logic_inst|Mux0~265_combout ;
wire \vga_ins|typer_logic_inst|Mux0~271_combout ;
wire \vga_ins|typer_logic_inst|Mux0~272_combout ;
wire \vga_ins|typer_logic_inst|Mux0~268_combout ;
wire \vga_ins|typer_logic_inst|Mux0~269_combout ;
wire \vga_ins|typer_logic_inst|Mux0~266_combout ;
wire \vga_ins|typer_logic_inst|Mux0~267_combout ;
wire \vga_ins|typer_logic_inst|Mux0~270_combout ;
wire \vga_ins|typer_logic_inst|Mux0~273_combout ;
wire \vga_ins|typer_logic_inst|Mux0~284_combout ;
wire \vga_ins|typer_logic_inst|Mux0~295_combout ;
wire \vga_ins|typer_logic_inst|Mux0~243_combout ;
wire \vga_ins|typer_logic_inst|Mux0~244_combout ;
wire \vga_ins|typer_logic_inst|Mux0~245_combout ;
wire \vga_ins|typer_logic_inst|Mux0~246_combout ;
wire \vga_ins|typer_logic_inst|Mux0~247_combout ;
wire \vga_ins|typer_logic_inst|Mux0~248_combout ;
wire \vga_ins|typer_logic_inst|Mux0~249_combout ;
wire \vga_ins|typer_logic_inst|Mux0~250_combout ;
wire \vga_ins|typer_logic_inst|Mux0~251_combout ;
wire \vga_ins|typer_logic_inst|Mux0~252_combout ;
wire \vga_ins|typer_logic_inst|Mux0~232_combout ;
wire \vga_ins|typer_logic_inst|Mux0~233_combout ;
wire \vga_ins|typer_logic_inst|Mux0~236_combout ;
wire \vga_ins|typer_logic_inst|Mux0~237_combout ;
wire \vga_ins|typer_logic_inst|Mux0~234_combout ;
wire \vga_ins|typer_logic_inst|Mux0~235_combout ;
wire \vga_ins|typer_logic_inst|Mux0~238_combout ;
wire \vga_ins|typer_logic_inst|Mux0~239_combout ;
wire \vga_ins|typer_logic_inst|Mux0~240_combout ;
wire \vga_ins|typer_logic_inst|Mux0~241_combout ;
wire \vga_ins|typer_logic_inst|Mux0~222_combout ;
wire \vga_ins|typer_logic_inst|Mux0~223_combout ;
wire \vga_ins|typer_logic_inst|Mux0~229_combout ;
wire \vga_ins|typer_logic_inst|Mux0~230_combout ;
wire \vga_ins|typer_logic_inst|Mux0~226_combout ;
wire \vga_ins|typer_logic_inst|Mux0~227_combout ;
wire \vga_ins|typer_logic_inst|Mux0~224_combout ;
wire \vga_ins|typer_logic_inst|Mux0~225_combout ;
wire \vga_ins|typer_logic_inst|Mux0~228_combout ;
wire \vga_ins|typer_logic_inst|Mux0~231_combout ;
wire \vga_ins|typer_logic_inst|Mux0~242_combout ;
wire \vga_ins|typer_logic_inst|Mux0~212_combout ;
wire \vga_ins|typer_logic_inst|Mux0~213_combout ;
wire \vga_ins|typer_logic_inst|Mux0~219_combout ;
wire \vga_ins|typer_logic_inst|Mux0~220_combout ;
wire \vga_ins|typer_logic_inst|Mux0~216_combout ;
wire \vga_ins|typer_logic_inst|Mux0~217_combout ;
wire \vga_ins|typer_logic_inst|Mux0~214_combout ;
wire \vga_ins|typer_logic_inst|Mux0~215_combout ;
wire \vga_ins|typer_logic_inst|Mux0~218_combout ;
wire \vga_ins|typer_logic_inst|Mux0~221_combout ;
wire \vga_ins|typer_logic_inst|Mux0~253_combout ;
wire \vga_ins|typer_logic_inst|Mux0~296_combout ;
wire \vga_ins|typer_logic_inst|Mux0~201_combout ;
wire \vga_ins|typer_logic_inst|Mux0~202_combout ;
wire \vga_ins|typer_logic_inst|Mux0~203_combout ;
wire \vga_ins|typer_logic_inst|Mux0~204_combout ;
wire \vga_ins|typer_logic_inst|Mux0~205_combout ;
wire \vga_ins|typer_logic_inst|Mux0~206_combout ;
wire \vga_ins|typer_logic_inst|Mux0~207_combout ;
wire \vga_ins|typer_logic_inst|Mux0~208_combout ;
wire \vga_ins|typer_logic_inst|Mux0~209_combout ;
wire \vga_ins|typer_logic_inst|Mux0~210_combout ;
wire \vga_ins|typer_logic_inst|Mux0~197_combout ;
wire \vga_ins|typer_logic_inst|Mux0~198_combout ;
wire \vga_ins|typer_logic_inst|Mux0~194_combout ;
wire \vga_ins|typer_logic_inst|Mux0~195_combout ;
wire \vga_ins|typer_logic_inst|Mux0~192_combout ;
wire \vga_ins|typer_logic_inst|Mux0~193_combout ;
wire \vga_ins|typer_logic_inst|Mux0~196_combout ;
wire \vga_ins|typer_logic_inst|Mux0~190_combout ;
wire \vga_ins|typer_logic_inst|Mux0~191_combout ;
wire \vga_ins|typer_logic_inst|Mux0~199_combout ;
wire \vga_ins|typer_logic_inst|Mux0~180_combout ;
wire \vga_ins|typer_logic_inst|Mux0~181_combout ;
wire \vga_ins|typer_logic_inst|Mux0~182_combout ;
wire \vga_ins|typer_logic_inst|Mux0~183_combout ;
wire \vga_ins|typer_logic_inst|Mux0~184_combout ;
wire \vga_ins|typer_logic_inst|Mux0~185_combout ;
wire \vga_ins|typer_logic_inst|Mux0~186_combout ;
wire \vga_ins|typer_logic_inst|Mux0~187_combout ;
wire \vga_ins|typer_logic_inst|Mux0~188_combout ;
wire \vga_ins|typer_logic_inst|Mux0~189_combout ;
wire \vga_ins|typer_logic_inst|Mux0~200_combout ;
wire \vga_ins|typer_logic_inst|Mux0~172_combout ;
wire \vga_ins|typer_logic_inst|Mux0~173_combout ;
wire \vga_ins|typer_logic_inst|Mux0~174_combout ;
wire \vga_ins|typer_logic_inst|Mux0~175_combout ;
wire \vga_ins|typer_logic_inst|Mux0~176_combout ;
wire \vga_ins|typer_logic_inst|Mux0~170_combout ;
wire \vga_ins|typer_logic_inst|Mux0~171_combout ;
wire \vga_ins|typer_logic_inst|Mux0~177_combout ;
wire \vga_ins|typer_logic_inst|Mux0~178_combout ;
wire \vga_ins|typer_logic_inst|Mux0~179_combout ;
wire \vga_ins|typer_logic_inst|Mux0~211_combout ;
wire \vga_ins|typer_logic_inst|Mux0~339_combout ;
wire \vga_ins|typer_logic_inst|Mux0~399_combout ;
wire \vga_ins|typer_logic_inst|Mux0~400_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[0]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[2]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[3]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[4]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[6]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[7]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[8]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[9]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[10]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[11]~feeder_combout ;
wire \vga_ins|typer_logic_inst|mem_waddr_reg[12]~feeder_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~3_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~1_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~9_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~10_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~7_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~5_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~11_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~8_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~9_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~11_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~10_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~13_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~16_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~24_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~25_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~22_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~23_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~28_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~29_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~27_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~24_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~25_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~22_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~21_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~23_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~26_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~21_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~19_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~20_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~27_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~17_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~15_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~18_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a112 ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~17_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~19_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~31_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~32_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~29_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~31_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~33_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~34_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~39_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~36_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~37_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~38_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~44_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~41_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~45_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~33_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~35_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~35_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~40_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~39_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~37_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~36_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~38_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~41_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout ;
wire \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~46_combout ;
wire [4:0] \vga_ins|typer_logic_inst|row_count ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w ;
wire [23:0] \vga_ins|bgr_data ;
wire [17:0] \mylcd|delay ;
wire [18:0] \vga_ins|typer_logic_inst|character_pixel_index ;
wire [10:0] \vga_ins|typer_logic_inst|char_count ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w ;
wire [7:0] \myps2|PS2|PS2_Data_In|received_data ;
wire [19:0] \r0|Cont ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w ;
wire [2:0] \vga_ins|typer_logic_inst|mem_wdata_reg ;
wire [7:0] \mylcd|lcd_data ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w ;
wire [18:0] \vga_ins|ADDR ;
wire [599:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \mylcd|state2 ;
wire [7:0] \myps2|last_data_received ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w ;
wire [18:0] \vga_ins|typer_logic_inst|mem_waddr_reg ;
wire [5:0] \mylcd|index ;
wire [31:0] \mylcd|state1 ;
wire [3:0] \mylcd|ptr ;
wire [4:0] \mylcd|count ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w ;
wire [7:0] \myps2|PS2|PS2_Data_In|data_shift_reg ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w ;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;
wire [5:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2369w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w ;
wire [3:0] \myps2|PS2|PS2_Data_In|data_count ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w ;
wire [3:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w ;

wire [4:0] \p1|altpll_component|pll_CLK_bus ;
wire [35:0] \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus ;
wire [35:0] \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus ;

assign \p1|altpll_component|_clk0  = \p1|altpll_component|pll_CLK_bus [0];
assign \p1|altpll_component|_clk1  = \p1|altpll_component|pll_CLK_bus [1];
assign \p1|altpll_component|_clk2  = \p1|altpll_component|pll_CLK_bus [2];
assign \p1|altpll_component|pll~CLK3  = \p1|altpll_component|pll_CLK_bus [3];
assign \p1|altpll_component|pll~CLK4  = \p1|altpll_component|pll_CLK_bus [4];

assign \vga_ins|bgr_data [0] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_ins|bgr_data [1] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_ins|bgr_data [2] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_ins|bgr_data [3] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_ins|bgr_data [4] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_ins|bgr_data [5] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_ins|bgr_data [6] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_ins|bgr_data [7] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_ins|bgr_data [8] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_ins|bgr_data [9] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_ins|bgr_data [10] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_ins|bgr_data [11] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_ins|bgr_data [12] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_ins|bgr_data [13] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_ins|bgr_data [14] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_ins|bgr_data [15] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_ins|bgr_data [16] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_ins|bgr_data [17] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_ins|bgr_data [18] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_ins|bgr_data [19] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_ins|bgr_data [20] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_ins|bgr_data [21] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_ins|bgr_data [22] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_ins|bgr_data [23] = \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];
assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a112  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [1];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [273] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [277] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [281] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [285] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [289] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [293] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [297] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [301] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [321] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [325] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [329] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [333] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [337] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [341] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [345] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [349] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [353] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [357] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [361] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [365] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [401] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [405] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [409] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [413] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [417] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [421] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [425] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [429] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [465] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [469] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [473] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [477] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [481] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [485] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [489] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [493] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [257] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [261] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [265] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [269] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [305] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [309] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [313] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [317] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [369] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [373] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [377] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [381] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [385] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [389] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [393] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [397] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [402] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [406] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [410] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [414] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [418] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [422] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [426] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [430] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [433] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [437] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [441] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [445] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [449] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [453] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [457] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [461] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [497] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [501] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [505] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [509] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [258] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [262] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [266] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [270] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [274] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [278] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [282] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [286] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [290] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [294] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [298] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [302] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [322] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [326] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [330] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [334] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [338] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [342] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [346] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [350] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [354] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [358] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [362] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [366] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [370] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [374] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [378] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [382] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [386] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [390] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [394] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [398] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [434] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [438] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [442] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [446] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [288] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [292] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [296] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [300] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [306] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [310] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [314] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [318] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [352] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [356] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [360] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [364] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [416] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [420] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [424] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [428] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [450] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [454] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [458] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [462] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [466] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [470] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [474] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [478] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [480] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [482] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [484] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [486] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [488] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [490] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [492] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [494] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [498] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [502] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [506] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [510] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [256] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [260] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [264] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [268] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [272] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [276] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [280] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [284] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [320] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [324] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [328] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [332] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [336] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [340] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [344] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [348] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [384] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [388] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [392] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [396] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [400] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [404] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [408] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [412] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [432] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [436] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [440] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [444] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [448] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [452] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [456] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [460] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [464] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [468] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [472] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [476] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [304] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [308] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [312] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [316] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [323] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [327] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [331] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [335] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [339] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [343] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [347] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [351] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [355] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [359] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [363] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [367] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [368] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [371] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [372] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [375] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [376] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [379] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [380] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [383] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [391] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [399] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [407] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [415] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [419] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [427] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [435] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [443] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [496] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [500] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [504] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [508] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [259] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [263] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [267] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [271] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [275] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [279] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [283] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [287] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [291] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [295] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [299] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [303] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [307] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [311] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [315] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [319] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [387] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [395] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [403] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [411] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [423] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [431] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [439] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [447] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [451] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [455] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [459] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [463] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [467] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [471] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [475] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [479] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [483] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [487] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [499] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [503] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [24] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [25] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [26] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [27] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [40] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [41] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [42] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [43] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [88] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [89] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [90] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [91] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [104] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [105] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [106] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [107] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [152] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [153] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [154] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [155] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [168] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [169] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [170] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [171] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [216] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [217] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [218] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [219] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [232] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [233] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [234] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [235] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [491] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [495] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [507] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [511] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [8] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [9] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [10] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [11] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [37] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [39] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [56] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [57] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [58] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [59] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [72] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [73] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [74] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [75] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [101] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [103] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [120] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [121] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [122] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [123] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [136] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [137] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [138] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [139] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [184] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [185] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [186] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [187] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [200] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [201] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [202] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [203] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [248] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [249] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [250] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [251] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [5] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [7] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [20] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [22] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [36] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [38] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [52] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [54] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [68] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [69] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [70] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [71] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [84] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [86] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [116] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [118] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [133] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [135] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [148] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [150] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [164] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [165] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [166] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [167] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [180] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [182] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [196] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [197] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [198] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [199] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [212] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [214] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [229] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [231] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [244] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [246] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [1] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [4] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [6] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [17] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [21] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [23] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [33] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [49] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [53] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [55] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [65] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [81] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [85] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [87] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [100] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [102] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [117] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [119] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [129] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [132] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [134] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [145] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [149] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [151] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [161] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [177] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [181] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [183] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [193] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [209] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [213] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [215] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [228] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [230] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [245] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [247] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [0] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [2] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [16] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [18] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [32] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [34] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [48] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [50] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [64] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [66] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [80] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [82] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [96] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [97] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [98] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [112] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [113] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [114] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [128] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [130] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [144] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [146] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [160] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [162] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [176] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [178] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [192] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [194] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [208] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [210] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [224] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [225] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [226] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [240] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [241] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [242] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [3] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [13] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [19] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [29] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [35] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [45] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [51] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [61] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [67] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [77] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [78] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [83] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [93] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [94] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [99] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [109] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [110] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [115] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [125] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [126] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [131] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [141] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [147] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [157] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [163] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [173] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [179] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [189] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [195] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [205] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [211] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [221] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [227] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [237] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [243] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [253] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [12] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [14] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [28] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [30] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [44] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [46] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [60] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [62] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [76] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [79] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [92] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [95] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [108] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [111] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [124] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [127] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [140] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [142] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [143] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [156] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [158] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [159] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [172] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [174] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [175] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [188] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [190] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [191] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [204] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [206] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [220] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [222] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [236] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [238] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [252] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [254] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [15] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [31] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [47] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [63] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [207] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [223] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [239] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [255] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [516] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [517] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [518] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [519] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [520] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [521] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [522] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [523] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [532] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [533] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [534] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [535] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [536] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [537] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [538] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [539] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [548] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [549] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [550] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [551] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [552] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [553] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [554] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [555] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [564] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [565] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [566] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [567] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [512] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [513] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [514] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [515] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [524] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [525] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [526] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [527] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [528] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [529] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [530] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [531] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [540] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [541] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [542] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [543] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [544] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [545] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [546] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [547] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [556] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [557] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [558] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [559] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [23];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [560] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [24];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [561] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [25];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [562] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [26];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [563] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [27];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [568] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [28];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [569] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [29];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [570] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [30];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [571] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [31];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [572] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [32];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [573] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [33];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [574] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [34];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [575] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus [35];

assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [576] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [0];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [577] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [1];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [578] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [2];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [579] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [3];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [580] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [4];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [581] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [5];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [582] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [6];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [583] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [7];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [584] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [8];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [585] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [9];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [586] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [10];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [587] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [11];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [588] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [12];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [589] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [13];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [590] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [14];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [591] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [15];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [592] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [16];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [593] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [17];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [594] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [18];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [595] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [19];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [596] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [20];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [597] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [21];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [598] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [22];
assign \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [599] = \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus [23];

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \debug_data_in[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[0]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[0]~output .bus_hold = "false";
defparam \debug_data_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \debug_data_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[1]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[1]~output .bus_hold = "false";
defparam \debug_data_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \debug_data_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[2]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[2]~output .bus_hold = "false";
defparam \debug_data_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \debug_data_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[3]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[3]~output .bus_hold = "false";
defparam \debug_data_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \debug_data_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[4]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[4]~output .bus_hold = "false";
defparam \debug_data_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \debug_data_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[5]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[5]~output .bus_hold = "false";
defparam \debug_data_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \debug_data_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[6]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[6]~output .bus_hold = "false";
defparam \debug_data_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \debug_data_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[7]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[7]~output .bus_hold = "false";
defparam \debug_data_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \debug_data_in[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[8]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[8]~output .bus_hold = "false";
defparam \debug_data_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \debug_data_in[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[9]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[9]~output .bus_hold = "false";
defparam \debug_data_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \debug_data_in[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[10]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[10]~output .bus_hold = "false";
defparam \debug_data_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \debug_data_in[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[11]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[11]~output .bus_hold = "false";
defparam \debug_data_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \debug_data_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[12]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[12]~output .bus_hold = "false";
defparam \debug_data_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \debug_data_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[13]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[13]~output .bus_hold = "false";
defparam \debug_data_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \debug_data_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[14]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[14]~output .bus_hold = "false";
defparam \debug_data_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \debug_data_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[15]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[15]~output .bus_hold = "false";
defparam \debug_data_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \debug_data_in[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[16]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[16]~output .bus_hold = "false";
defparam \debug_data_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \debug_data_in[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[17]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[17]~output .bus_hold = "false";
defparam \debug_data_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \debug_data_in[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[18]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[18]~output .bus_hold = "false";
defparam \debug_data_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \debug_data_in[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[19]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[19]~output .bus_hold = "false";
defparam \debug_data_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \debug_data_in[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[20]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[20]~output .bus_hold = "false";
defparam \debug_data_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \debug_data_in[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[21]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[21]~output .bus_hold = "false";
defparam \debug_data_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \debug_data_in[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[22]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[22]~output .bus_hold = "false";
defparam \debug_data_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \debug_data_in[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[23]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[23]~output .bus_hold = "false";
defparam \debug_data_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \debug_data_in[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[24]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[24]~output .bus_hold = "false";
defparam \debug_data_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \debug_data_in[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[25]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[25]~output .bus_hold = "false";
defparam \debug_data_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \debug_data_in[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[26]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[26]~output .bus_hold = "false";
defparam \debug_data_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \debug_data_in[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[27]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[27]~output .bus_hold = "false";
defparam \debug_data_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \debug_data_in[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[28]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[28]~output .bus_hold = "false";
defparam \debug_data_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \debug_data_in[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[29]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[29]~output .bus_hold = "false";
defparam \debug_data_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \debug_data_in[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[30]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[30]~output .bus_hold = "false";
defparam \debug_data_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \debug_data_in[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[31]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[31]~output .bus_hold = "false";
defparam \debug_data_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \debug_addr[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[0]),
	.obar());
// synopsys translate_off
defparam \debug_addr[0]~output .bus_hold = "false";
defparam \debug_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \debug_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[1]),
	.obar());
// synopsys translate_off
defparam \debug_addr[1]~output .bus_hold = "false";
defparam \debug_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \debug_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[2]),
	.obar());
// synopsys translate_off
defparam \debug_addr[2]~output .bus_hold = "false";
defparam \debug_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \debug_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[3]),
	.obar());
// synopsys translate_off
defparam \debug_addr[3]~output .bus_hold = "false";
defparam \debug_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \debug_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[4]),
	.obar());
// synopsys translate_off
defparam \debug_addr[4]~output .bus_hold = "false";
defparam \debug_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \debug_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[5]),
	.obar());
// synopsys translate_off
defparam \debug_addr[5]~output .bus_hold = "false";
defparam \debug_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \debug_addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[6]),
	.obar());
// synopsys translate_off
defparam \debug_addr[6]~output .bus_hold = "false";
defparam \debug_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \debug_addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[7]),
	.obar());
// synopsys translate_off
defparam \debug_addr[7]~output .bus_hold = "false";
defparam \debug_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \debug_addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[8]),
	.obar());
// synopsys translate_off
defparam \debug_addr[8]~output .bus_hold = "false";
defparam \debug_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \debug_addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[9]),
	.obar());
// synopsys translate_off
defparam \debug_addr[9]~output .bus_hold = "false";
defparam \debug_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \debug_addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[10]),
	.obar());
// synopsys translate_off
defparam \debug_addr[10]~output .bus_hold = "false";
defparam \debug_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \debug_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[11]),
	.obar());
// synopsys translate_off
defparam \debug_addr[11]~output .bus_hold = "false";
defparam \debug_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \leds[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \leds[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \leds[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \leds[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(\mylcd|lcd_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[0]),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(\mylcd|lcd_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[1]),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_data[2]~output (
	.i(\mylcd|lcd_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[2]),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(\mylcd|lcd_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[3]),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_data[4]~output (
	.i(\mylcd|lcd_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[4]),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_data[5]~output (
	.i(\mylcd|lcd_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[5]),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_data[6]~output (
	.i(\mylcd|lcd_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[6]),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(\mylcd|lcd_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[7]),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rw),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_en~output (
	.i(\mylcd|lcd_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_en),
	.obar());
// synopsys translate_off
defparam \lcd_en~output .bus_hold = "false";
defparam \lcd_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_rs~output (
	.i(\mylcd|lcd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rs),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_on~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_on),
	.obar());
// synopsys translate_off
defparam \lcd_on~output .bus_hold = "false";
defparam \lcd_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \lcd_blon~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blon),
	.obar());
// synopsys translate_off
defparam \lcd_blon~output .bus_hold = "false";
defparam \lcd_blon~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \seg1[0]~output (
	.i(\hex1|seven_seg_display[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \seg1[1]~output (
	.i(\hex1|seven_seg_display[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \seg1[2]~output (
	.i(\hex1|seven_seg_display[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \seg1[3]~output (
	.i(\hex1|seven_seg_display[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \seg1[4]~output (
	.i(\hex1|seven_seg_display[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \seg1[5]~output (
	.i(\hex1|seven_seg_display[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \seg1[6]~output (
	.i(!\hex1|seven_seg_display[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \seg2[0]~output (
	.i(\hex2|seven_seg_display[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \seg2[1]~output (
	.i(\hex2|seven_seg_display[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \seg2[2]~output (
	.i(\hex2|seven_seg_display[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \seg2[3]~output (
	.i(\hex2|seven_seg_display[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \seg2[4]~output (
	.i(\hex2|seven_seg_display[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \seg2[5]~output (
	.i(\hex2|seven_seg_display[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \seg2[6]~output (
	.i(!\hex2|seven_seg_display[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \seg3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \seg3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \seg3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \seg3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \seg3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \seg3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \seg3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \seg4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[0]),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \seg4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[1]),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \seg4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[2]),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \seg4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[3]),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \seg4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[4]),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \seg4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[5]),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \seg4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[6]),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \seg5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[0]),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \seg5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[1]),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \seg5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[2]),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \seg5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[3]),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \seg5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[4]),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \seg5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[5]),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \seg5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[6]),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \seg6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[0]),
	.obar());
// synopsys translate_off
defparam \seg6[0]~output .bus_hold = "false";
defparam \seg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \seg6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[1]),
	.obar());
// synopsys translate_off
defparam \seg6[1]~output .bus_hold = "false";
defparam \seg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \seg6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[2]),
	.obar());
// synopsys translate_off
defparam \seg6[2]~output .bus_hold = "false";
defparam \seg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \seg6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[3]),
	.obar());
// synopsys translate_off
defparam \seg6[3]~output .bus_hold = "false";
defparam \seg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \seg6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[4]),
	.obar());
// synopsys translate_off
defparam \seg6[4]~output .bus_hold = "false";
defparam \seg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \seg6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[5]),
	.obar());
// synopsys translate_off
defparam \seg6[5]~output .bus_hold = "false";
defparam \seg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \seg6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[6]),
	.obar());
// synopsys translate_off
defparam \seg6[6]~output .bus_hold = "false";
defparam \seg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \seg7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[0]),
	.obar());
// synopsys translate_off
defparam \seg7[0]~output .bus_hold = "false";
defparam \seg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \seg7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[1]),
	.obar());
// synopsys translate_off
defparam \seg7[1]~output .bus_hold = "false";
defparam \seg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \seg7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[2]),
	.obar());
// synopsys translate_off
defparam \seg7[2]~output .bus_hold = "false";
defparam \seg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \seg7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[3]),
	.obar());
// synopsys translate_off
defparam \seg7[3]~output .bus_hold = "false";
defparam \seg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \seg7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[4]),
	.obar());
// synopsys translate_off
defparam \seg7[4]~output .bus_hold = "false";
defparam \seg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \seg7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[5]),
	.obar());
// synopsys translate_off
defparam \seg7[5]~output .bus_hold = "false";
defparam \seg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \seg7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[6]),
	.obar());
// synopsys translate_off
defparam \seg7[6]~output .bus_hold = "false";
defparam \seg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \seg8[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[0]),
	.obar());
// synopsys translate_off
defparam \seg8[0]~output .bus_hold = "false";
defparam \seg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \seg8[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[1]),
	.obar());
// synopsys translate_off
defparam \seg8[1]~output .bus_hold = "false";
defparam \seg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \seg8[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[2]),
	.obar());
// synopsys translate_off
defparam \seg8[2]~output .bus_hold = "false";
defparam \seg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \seg8[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[3]),
	.obar());
// synopsys translate_off
defparam \seg8[3]~output .bus_hold = "false";
defparam \seg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \seg8[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[4]),
	.obar());
// synopsys translate_off
defparam \seg8[4]~output .bus_hold = "false";
defparam \seg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \seg8[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[5]),
	.obar());
// synopsys translate_off
defparam \seg8[5]~output .bus_hold = "false";
defparam \seg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \seg8[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[6]),
	.obar());
// synopsys translate_off
defparam \seg8[6]~output .bus_hold = "false";
defparam \seg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|bgr_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|bgr_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|bgr_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|bgr_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\vga_ins|bgr_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\vga_ins|bgr_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga_ins|bgr_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga_ins|bgr_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|bgr_data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\vga_ins|bgr_data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|bgr_data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|bgr_data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\vga_ins|bgr_data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\vga_ins|bgr_data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga_ins|bgr_data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga_ins|bgr_data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|bgr_data [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_ins|bgr_data [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_ins|bgr_data [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|bgr_data [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_ins|bgr_data [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_ins|bgr_data [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_ins|bgr_data [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga_ins|bgr_data [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ps2_clock~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clock),
	.obar());
// synopsys translate_off
defparam \ps2_clock~output .bus_hold = "false";
defparam \ps2_clock~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \ps2_data~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data),
	.obar());
// synopsys translate_off
defparam \ps2_data~output .bus_hold = "false";
defparam \ps2_data~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N24
cycloneive_lcell_comb \mylcd|Selector31~0 (
// Equation(s):
// \mylcd|Selector31~0_combout  = (\mylcd|state1 [1] & ((!\mylcd|state1 [0]))) # (!\mylcd|state1 [1] & (\mylcd|cdone~q  & \mylcd|state1 [0]))

	.dataa(\mylcd|cdone~q ),
	.datab(gnd),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector31~0 .lut_mask = 16'h0AF0;
defparam \mylcd|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y40_N25
dffeas \mylcd|state1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[1] .is_wysiwyg = "true";
defparam \mylcd|state1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N26
cycloneive_lcell_comb \mylcd|Selector0~0 (
// Equation(s):
// \mylcd|Selector0~0_combout  = (\mylcd|state1 [1] & (((\mylcd|cstart~q )))) # (!\mylcd|state1 [1] & (((!\mylcd|cdone~q  & \mylcd|cstart~q )) # (!\mylcd|state1 [0])))

	.dataa(\mylcd|cdone~q ),
	.datab(\mylcd|state1 [1]),
	.datac(\mylcd|cstart~q ),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector0~0 .lut_mask = 16'hD0F3;
defparam \mylcd|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N27
dffeas \mylcd|cstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cstart .is_wysiwyg = "true";
defparam \mylcd|cstart .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y40_N1
dffeas \mylcd|prestart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|cstart~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|prestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|prestart .is_wysiwyg = "true";
defparam \mylcd|prestart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N6
cycloneive_lcell_comb \mylcd|mstart~1 (
// Equation(s):
// \mylcd|mstart~1_combout  = (!\mylcd|mstart~0_combout  & ((\mylcd|mstart~q ) # ((\mylcd|cstart~q  & !\mylcd|prestart~q ))))

	.dataa(\mylcd|cstart~q ),
	.datab(\mylcd|prestart~q ),
	.datac(\mylcd|mstart~q ),
	.datad(\mylcd|mstart~0_combout ),
	.cin(gnd),
	.combout(\mylcd|mstart~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~1 .lut_mask = 16'h00F2;
defparam \mylcd|mstart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N7
dffeas \mylcd|mstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|mstart~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|mstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|mstart .is_wysiwyg = "true";
defparam \mylcd|mstart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N6
cycloneive_lcell_comb \mylcd|Selector38~0 (
// Equation(s):
// \mylcd|Selector38~0_combout  = ((\mylcd|count [4] & !\mylcd|state2 [0])) # (!\mylcd|state2 [1])

	.dataa(\mylcd|count [4]),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|state2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~0 .lut_mask = 16'h2F2F;
defparam \mylcd|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N28
cycloneive_lcell_comb \mylcd|Add5~10 (
// Equation(s):
// \mylcd|Add5~10_combout  = (!\mylcd|count [4] & (!\mylcd|state2 [0] & \mylcd|state2 [1]))

	.dataa(\mylcd|count [4]),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|state2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~10 .lut_mask = 16'h1010;
defparam \mylcd|Add5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N10
cycloneive_lcell_comb \mylcd|Add5~0 (
// Equation(s):
// \mylcd|Add5~0_combout  = \mylcd|count [0] $ (VCC)
// \mylcd|Add5~1  = CARRY(\mylcd|count [0])

	.dataa(\mylcd|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add5~0_combout ),
	.cout(\mylcd|Add5~1 ));
// synopsys translate_off
defparam \mylcd|Add5~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N26
cycloneive_lcell_comb \mylcd|Selector40~0 (
// Equation(s):
// \mylcd|Selector40~0_combout  = (\mylcd|Add5~0_combout  & ((\mylcd|Add5~10_combout ) # ((\mylcd|count [0] & \mylcd|Selector38~0_combout )))) # (!\mylcd|Add5~0_combout  & (((\mylcd|count [0] & \mylcd|Selector38~0_combout ))))

	.dataa(\mylcd|Add5~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [0]),
	.datad(\mylcd|Selector38~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector40~0 .lut_mask = 16'hF888;
defparam \mylcd|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N27
dffeas \mylcd|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[0] .is_wysiwyg = "true";
defparam \mylcd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N12
cycloneive_lcell_comb \mylcd|Add5~2 (
// Equation(s):
// \mylcd|Add5~2_combout  = (\mylcd|count [1] & (!\mylcd|Add5~1 )) # (!\mylcd|count [1] & ((\mylcd|Add5~1 ) # (GND)))
// \mylcd|Add5~3  = CARRY((!\mylcd|Add5~1 ) # (!\mylcd|count [1]))

	.dataa(gnd),
	.datab(\mylcd|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~1 ),
	.combout(\mylcd|Add5~2_combout ),
	.cout(\mylcd|Add5~3 ));
// synopsys translate_off
defparam \mylcd|Add5~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N24
cycloneive_lcell_comb \mylcd|Selector39~0 (
// Equation(s):
// \mylcd|Selector39~0_combout  = (\mylcd|Add5~2_combout  & ((\mylcd|Add5~10_combout ) # ((\mylcd|count [1] & \mylcd|Selector38~0_combout )))) # (!\mylcd|Add5~2_combout  & (((\mylcd|count [1] & \mylcd|Selector38~0_combout ))))

	.dataa(\mylcd|Add5~2_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [1]),
	.datad(\mylcd|Selector38~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector39~0 .lut_mask = 16'hF888;
defparam \mylcd|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N25
dffeas \mylcd|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[1] .is_wysiwyg = "true";
defparam \mylcd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N14
cycloneive_lcell_comb \mylcd|Add5~4 (
// Equation(s):
// \mylcd|Add5~4_combout  = (\mylcd|count [2] & (\mylcd|Add5~3  $ (GND))) # (!\mylcd|count [2] & (!\mylcd|Add5~3  & VCC))
// \mylcd|Add5~5  = CARRY((\mylcd|count [2] & !\mylcd|Add5~3 ))

	.dataa(\mylcd|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~3 ),
	.combout(\mylcd|Add5~4_combout ),
	.cout(\mylcd|Add5~5 ));
// synopsys translate_off
defparam \mylcd|Add5~4 .lut_mask = 16'hA50A;
defparam \mylcd|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N30
cycloneive_lcell_comb \mylcd|Selector38~1 (
// Equation(s):
// \mylcd|Selector38~1_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [2]) # ((\mylcd|Add5~4_combout  & \mylcd|Add5~10_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~4_combout  & ((\mylcd|Add5~10_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~4_combout ),
	.datac(\mylcd|count [2]),
	.datad(\mylcd|Add5~10_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~1 .lut_mask = 16'hECA0;
defparam \mylcd|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N31
dffeas \mylcd|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[2] .is_wysiwyg = "true";
defparam \mylcd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N16
cycloneive_lcell_comb \mylcd|Add5~6 (
// Equation(s):
// \mylcd|Add5~6_combout  = (\mylcd|count [3] & (!\mylcd|Add5~5 )) # (!\mylcd|count [3] & ((\mylcd|Add5~5 ) # (GND)))
// \mylcd|Add5~7  = CARRY((!\mylcd|Add5~5 ) # (!\mylcd|count [3]))

	.dataa(gnd),
	.datab(\mylcd|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~5 ),
	.combout(\mylcd|Add5~6_combout ),
	.cout(\mylcd|Add5~7 ));
// synopsys translate_off
defparam \mylcd|Add5~6 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N20
cycloneive_lcell_comb \mylcd|Selector37~0 (
// Equation(s):
// \mylcd|Selector37~0_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [3]) # ((\mylcd|Add5~10_combout  & \mylcd|Add5~6_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~10_combout  & ((\mylcd|Add5~6_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [3]),
	.datad(\mylcd|Add5~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector37~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N21
dffeas \mylcd|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[3] .is_wysiwyg = "true";
defparam \mylcd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N18
cycloneive_lcell_comb \mylcd|Add5~8 (
// Equation(s):
// \mylcd|Add5~8_combout  = \mylcd|count [4] $ (!\mylcd|Add5~7 )

	.dataa(\mylcd|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mylcd|Add5~7 ),
	.combout(\mylcd|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~8 .lut_mask = 16'hA5A5;
defparam \mylcd|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N22
cycloneive_lcell_comb \mylcd|Selector36~0 (
// Equation(s):
// \mylcd|Selector36~0_combout  = (\mylcd|state2 [1] & (!\mylcd|state2 [0] & ((\mylcd|Add5~8_combout ) # (\mylcd|count [4])))) # (!\mylcd|state2 [1] & (((\mylcd|count [4]))))

	.dataa(\mylcd|Add5~8_combout ),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|count [4]),
	.datad(\mylcd|state2 [0]),
	.cin(gnd),
	.combout(\mylcd|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector36~0 .lut_mask = 16'h30F8;
defparam \mylcd|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N23
dffeas \mylcd|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[4] .is_wysiwyg = "true";
defparam \mylcd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N2
cycloneive_lcell_comb \mylcd|Selector34~0 (
// Equation(s):
// \mylcd|Selector34~0_combout  = (!\mylcd|state2 [0] & ((\mylcd|count [4]) # (!\mylcd|state2 [1])))

	.dataa(\mylcd|count [4]),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|state2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector34~0 .lut_mask = 16'h0B0B;
defparam \mylcd|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N3
dffeas \mylcd|state2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[0] .is_wysiwyg = "true";
defparam \mylcd|state2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N4
cycloneive_lcell_comb \mylcd|state2[1]~0 (
// Equation(s):
// \mylcd|state2[1]~0_combout  = \mylcd|state2 [1] $ (((\mylcd|mstart~q  & \mylcd|state2 [0])))

	.dataa(gnd),
	.datab(\mylcd|mstart~q ),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|state2 [0]),
	.cin(gnd),
	.combout(\mylcd|state2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2[1]~0 .lut_mask = 16'h3CF0;
defparam \mylcd|state2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N5
dffeas \mylcd|state2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|state2[1]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[1] .is_wysiwyg = "true";
defparam \mylcd|state2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N8
cycloneive_lcell_comb \mylcd|mstart~0 (
// Equation(s):
// \mylcd|mstart~0_combout  = (\mylcd|mstart~q  & (\mylcd|state2 [1] & \mylcd|state2 [0]))

	.dataa(gnd),
	.datab(\mylcd|mstart~q ),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|state2 [0]),
	.cin(gnd),
	.combout(\mylcd|mstart~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~0 .lut_mask = 16'hC000;
defparam \mylcd|mstart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N22
cycloneive_lcell_comb \mylcd|cdone~0 (
// Equation(s):
// \mylcd|cdone~0_combout  = (\mylcd|mstart~0_combout ) # ((\mylcd|cdone~q  & ((\mylcd|prestart~q ) # (!\mylcd|cstart~q ))))

	.dataa(\mylcd|cstart~q ),
	.datab(\mylcd|prestart~q ),
	.datac(\mylcd|cdone~q ),
	.datad(\mylcd|mstart~0_combout ),
	.cin(gnd),
	.combout(\mylcd|cdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|cdone~0 .lut_mask = 16'hFFD0;
defparam \mylcd|cdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N23
dffeas \mylcd|cdone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|cdone~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cdone .is_wysiwyg = "true";
defparam \mylcd|cdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N14
cycloneive_lcell_comb \mylcd|delay[0]~18 (
// Equation(s):
// \mylcd|delay[0]~18_combout  = \mylcd|delay [0] $ (VCC)
// \mylcd|delay[0]~19  = CARRY(\mylcd|delay [0])

	.dataa(gnd),
	.datab(\mylcd|delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|delay[0]~18_combout ),
	.cout(\mylcd|delay[0]~19 ));
// synopsys translate_off
defparam \mylcd|delay[0]~18 .lut_mask = 16'h33CC;
defparam \mylcd|delay[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N30
cycloneive_lcell_comb \mylcd|delay[17]~22 (
// Equation(s):
// \mylcd|delay[17]~22_combout  = (!\mylcd|state1 [0] & (\mylcd|state1 [1] & ((!\mylcd|LessThan3~0_combout ) # (!\mylcd|index [5]))))

	.dataa(\mylcd|state1 [0]),
	.datab(\mylcd|state1 [1]),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\mylcd|delay[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~22 .lut_mask = 16'h0444;
defparam \mylcd|delay[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N15
dffeas \mylcd|delay[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[0]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[0] .is_wysiwyg = "true";
defparam \mylcd|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N16
cycloneive_lcell_comb \mylcd|delay[1]~20 (
// Equation(s):
// \mylcd|delay[1]~20_combout  = (\mylcd|delay [1] & (!\mylcd|delay[0]~19 )) # (!\mylcd|delay [1] & ((\mylcd|delay[0]~19 ) # (GND)))
// \mylcd|delay[1]~21  = CARRY((!\mylcd|delay[0]~19 ) # (!\mylcd|delay [1]))

	.dataa(gnd),
	.datab(\mylcd|delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[0]~19 ),
	.combout(\mylcd|delay[1]~20_combout ),
	.cout(\mylcd|delay[1]~21 ));
// synopsys translate_off
defparam \mylcd|delay[1]~20 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N17
dffeas \mylcd|delay[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[1]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[1] .is_wysiwyg = "true";
defparam \mylcd|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N18
cycloneive_lcell_comb \mylcd|delay[2]~23 (
// Equation(s):
// \mylcd|delay[2]~23_combout  = (\mylcd|delay [2] & (\mylcd|delay[1]~21  $ (GND))) # (!\mylcd|delay [2] & (!\mylcd|delay[1]~21  & VCC))
// \mylcd|delay[2]~24  = CARRY((\mylcd|delay [2] & !\mylcd|delay[1]~21 ))

	.dataa(gnd),
	.datab(\mylcd|delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[1]~21 ),
	.combout(\mylcd|delay[2]~23_combout ),
	.cout(\mylcd|delay[2]~24 ));
// synopsys translate_off
defparam \mylcd|delay[2]~23 .lut_mask = 16'hC30C;
defparam \mylcd|delay[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N19
dffeas \mylcd|delay[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[2]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[2] .is_wysiwyg = "true";
defparam \mylcd|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N20
cycloneive_lcell_comb \mylcd|delay[3]~25 (
// Equation(s):
// \mylcd|delay[3]~25_combout  = (\mylcd|delay [3] & (!\mylcd|delay[2]~24 )) # (!\mylcd|delay [3] & ((\mylcd|delay[2]~24 ) # (GND)))
// \mylcd|delay[3]~26  = CARRY((!\mylcd|delay[2]~24 ) # (!\mylcd|delay [3]))

	.dataa(gnd),
	.datab(\mylcd|delay [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[2]~24 ),
	.combout(\mylcd|delay[3]~25_combout ),
	.cout(\mylcd|delay[3]~26 ));
// synopsys translate_off
defparam \mylcd|delay[3]~25 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N21
dffeas \mylcd|delay[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[3]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[3] .is_wysiwyg = "true";
defparam \mylcd|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N22
cycloneive_lcell_comb \mylcd|delay[4]~27 (
// Equation(s):
// \mylcd|delay[4]~27_combout  = (\mylcd|delay [4] & (\mylcd|delay[3]~26  $ (GND))) # (!\mylcd|delay [4] & (!\mylcd|delay[3]~26  & VCC))
// \mylcd|delay[4]~28  = CARRY((\mylcd|delay [4] & !\mylcd|delay[3]~26 ))

	.dataa(\mylcd|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[3]~26 ),
	.combout(\mylcd|delay[4]~27_combout ),
	.cout(\mylcd|delay[4]~28 ));
// synopsys translate_off
defparam \mylcd|delay[4]~27 .lut_mask = 16'hA50A;
defparam \mylcd|delay[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N23
dffeas \mylcd|delay[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[4]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[4] .is_wysiwyg = "true";
defparam \mylcd|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N24
cycloneive_lcell_comb \mylcd|delay[5]~29 (
// Equation(s):
// \mylcd|delay[5]~29_combout  = (\mylcd|delay [5] & (!\mylcd|delay[4]~28 )) # (!\mylcd|delay [5] & ((\mylcd|delay[4]~28 ) # (GND)))
// \mylcd|delay[5]~30  = CARRY((!\mylcd|delay[4]~28 ) # (!\mylcd|delay [5]))

	.dataa(gnd),
	.datab(\mylcd|delay [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[4]~28 ),
	.combout(\mylcd|delay[5]~29_combout ),
	.cout(\mylcd|delay[5]~30 ));
// synopsys translate_off
defparam \mylcd|delay[5]~29 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N25
dffeas \mylcd|delay[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[5]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[5] .is_wysiwyg = "true";
defparam \mylcd|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N26
cycloneive_lcell_comb \mylcd|delay[6]~31 (
// Equation(s):
// \mylcd|delay[6]~31_combout  = (\mylcd|delay [6] & (\mylcd|delay[5]~30  $ (GND))) # (!\mylcd|delay [6] & (!\mylcd|delay[5]~30  & VCC))
// \mylcd|delay[6]~32  = CARRY((\mylcd|delay [6] & !\mylcd|delay[5]~30 ))

	.dataa(\mylcd|delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[5]~30 ),
	.combout(\mylcd|delay[6]~31_combout ),
	.cout(\mylcd|delay[6]~32 ));
// synopsys translate_off
defparam \mylcd|delay[6]~31 .lut_mask = 16'hA50A;
defparam \mylcd|delay[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N27
dffeas \mylcd|delay[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[6]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[6] .is_wysiwyg = "true";
defparam \mylcd|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N28
cycloneive_lcell_comb \mylcd|delay[7]~33 (
// Equation(s):
// \mylcd|delay[7]~33_combout  = (\mylcd|delay [7] & (!\mylcd|delay[6]~32 )) # (!\mylcd|delay [7] & ((\mylcd|delay[6]~32 ) # (GND)))
// \mylcd|delay[7]~34  = CARRY((!\mylcd|delay[6]~32 ) # (!\mylcd|delay [7]))

	.dataa(gnd),
	.datab(\mylcd|delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[6]~32 ),
	.combout(\mylcd|delay[7]~33_combout ),
	.cout(\mylcd|delay[7]~34 ));
// synopsys translate_off
defparam \mylcd|delay[7]~33 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N29
dffeas \mylcd|delay[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[7]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[7] .is_wysiwyg = "true";
defparam \mylcd|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N30
cycloneive_lcell_comb \mylcd|delay[8]~35 (
// Equation(s):
// \mylcd|delay[8]~35_combout  = (\mylcd|delay [8] & (\mylcd|delay[7]~34  $ (GND))) # (!\mylcd|delay [8] & (!\mylcd|delay[7]~34  & VCC))
// \mylcd|delay[8]~36  = CARRY((\mylcd|delay [8] & !\mylcd|delay[7]~34 ))

	.dataa(\mylcd|delay [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[7]~34 ),
	.combout(\mylcd|delay[8]~35_combout ),
	.cout(\mylcd|delay[8]~36 ));
// synopsys translate_off
defparam \mylcd|delay[8]~35 .lut_mask = 16'hA50A;
defparam \mylcd|delay[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y39_N31
dffeas \mylcd|delay[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[8]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[8] .is_wysiwyg = "true";
defparam \mylcd|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N12
cycloneive_lcell_comb \mylcd|LessThan4~1 (
// Equation(s):
// \mylcd|LessThan4~1_combout  = (((!\mylcd|delay [5]) # (!\mylcd|delay [6])) # (!\mylcd|delay [7])) # (!\mylcd|delay [8])

	.dataa(\mylcd|delay [8]),
	.datab(\mylcd|delay [7]),
	.datac(\mylcd|delay [6]),
	.datad(\mylcd|delay [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N0
cycloneive_lcell_comb \mylcd|delay[9]~37 (
// Equation(s):
// \mylcd|delay[9]~37_combout  = (\mylcd|delay [9] & (!\mylcd|delay[8]~36 )) # (!\mylcd|delay [9] & ((\mylcd|delay[8]~36 ) # (GND)))
// \mylcd|delay[9]~38  = CARRY((!\mylcd|delay[8]~36 ) # (!\mylcd|delay [9]))

	.dataa(gnd),
	.datab(\mylcd|delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[8]~36 ),
	.combout(\mylcd|delay[9]~37_combout ),
	.cout(\mylcd|delay[9]~38 ));
// synopsys translate_off
defparam \mylcd|delay[9]~37 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N1
dffeas \mylcd|delay[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[9]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[9] .is_wysiwyg = "true";
defparam \mylcd|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N2
cycloneive_lcell_comb \mylcd|delay[10]~39 (
// Equation(s):
// \mylcd|delay[10]~39_combout  = (\mylcd|delay [10] & (\mylcd|delay[9]~38  $ (GND))) # (!\mylcd|delay [10] & (!\mylcd|delay[9]~38  & VCC))
// \mylcd|delay[10]~40  = CARRY((\mylcd|delay [10] & !\mylcd|delay[9]~38 ))

	.dataa(gnd),
	.datab(\mylcd|delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[9]~38 ),
	.combout(\mylcd|delay[10]~39_combout ),
	.cout(\mylcd|delay[10]~40 ));
// synopsys translate_off
defparam \mylcd|delay[10]~39 .lut_mask = 16'hC30C;
defparam \mylcd|delay[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N3
dffeas \mylcd|delay[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[10]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[10] .is_wysiwyg = "true";
defparam \mylcd|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N4
cycloneive_lcell_comb \mylcd|delay[11]~41 (
// Equation(s):
// \mylcd|delay[11]~41_combout  = (\mylcd|delay [11] & (!\mylcd|delay[10]~40 )) # (!\mylcd|delay [11] & ((\mylcd|delay[10]~40 ) # (GND)))
// \mylcd|delay[11]~42  = CARRY((!\mylcd|delay[10]~40 ) # (!\mylcd|delay [11]))

	.dataa(gnd),
	.datab(\mylcd|delay [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[10]~40 ),
	.combout(\mylcd|delay[11]~41_combout ),
	.cout(\mylcd|delay[11]~42 ));
// synopsys translate_off
defparam \mylcd|delay[11]~41 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N5
dffeas \mylcd|delay[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[11]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[11] .is_wysiwyg = "true";
defparam \mylcd|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N6
cycloneive_lcell_comb \mylcd|delay[12]~43 (
// Equation(s):
// \mylcd|delay[12]~43_combout  = (\mylcd|delay [12] & (\mylcd|delay[11]~42  $ (GND))) # (!\mylcd|delay [12] & (!\mylcd|delay[11]~42  & VCC))
// \mylcd|delay[12]~44  = CARRY((\mylcd|delay [12] & !\mylcd|delay[11]~42 ))

	.dataa(\mylcd|delay [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[11]~42 ),
	.combout(\mylcd|delay[12]~43_combout ),
	.cout(\mylcd|delay[12]~44 ));
// synopsys translate_off
defparam \mylcd|delay[12]~43 .lut_mask = 16'hA50A;
defparam \mylcd|delay[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N7
dffeas \mylcd|delay[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[12]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[12] .is_wysiwyg = "true";
defparam \mylcd|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N8
cycloneive_lcell_comb \mylcd|delay[13]~45 (
// Equation(s):
// \mylcd|delay[13]~45_combout  = (\mylcd|delay [13] & (!\mylcd|delay[12]~44 )) # (!\mylcd|delay [13] & ((\mylcd|delay[12]~44 ) # (GND)))
// \mylcd|delay[13]~46  = CARRY((!\mylcd|delay[12]~44 ) # (!\mylcd|delay [13]))

	.dataa(gnd),
	.datab(\mylcd|delay [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[12]~44 ),
	.combout(\mylcd|delay[13]~45_combout ),
	.cout(\mylcd|delay[13]~46 ));
// synopsys translate_off
defparam \mylcd|delay[13]~45 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N9
dffeas \mylcd|delay[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[13]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[13] .is_wysiwyg = "true";
defparam \mylcd|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N10
cycloneive_lcell_comb \mylcd|delay[14]~47 (
// Equation(s):
// \mylcd|delay[14]~47_combout  = (\mylcd|delay [14] & (\mylcd|delay[13]~46  $ (GND))) # (!\mylcd|delay [14] & (!\mylcd|delay[13]~46  & VCC))
// \mylcd|delay[14]~48  = CARRY((\mylcd|delay [14] & !\mylcd|delay[13]~46 ))

	.dataa(\mylcd|delay [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[13]~46 ),
	.combout(\mylcd|delay[14]~47_combout ),
	.cout(\mylcd|delay[14]~48 ));
// synopsys translate_off
defparam \mylcd|delay[14]~47 .lut_mask = 16'hA50A;
defparam \mylcd|delay[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N11
dffeas \mylcd|delay[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[14]~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[14] .is_wysiwyg = "true";
defparam \mylcd|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N12
cycloneive_lcell_comb \mylcd|delay[15]~49 (
// Equation(s):
// \mylcd|delay[15]~49_combout  = (\mylcd|delay [15] & (!\mylcd|delay[14]~48 )) # (!\mylcd|delay [15] & ((\mylcd|delay[14]~48 ) # (GND)))
// \mylcd|delay[15]~50  = CARRY((!\mylcd|delay[14]~48 ) # (!\mylcd|delay [15]))

	.dataa(\mylcd|delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[14]~48 ),
	.combout(\mylcd|delay[15]~49_combout ),
	.cout(\mylcd|delay[15]~50 ));
// synopsys translate_off
defparam \mylcd|delay[15]~49 .lut_mask = 16'h5A5F;
defparam \mylcd|delay[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N13
dffeas \mylcd|delay[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[15]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[15] .is_wysiwyg = "true";
defparam \mylcd|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N14
cycloneive_lcell_comb \mylcd|delay[16]~51 (
// Equation(s):
// \mylcd|delay[16]~51_combout  = (\mylcd|delay [16] & (\mylcd|delay[15]~50  $ (GND))) # (!\mylcd|delay [16] & (!\mylcd|delay[15]~50  & VCC))
// \mylcd|delay[16]~52  = CARRY((\mylcd|delay [16] & !\mylcd|delay[15]~50 ))

	.dataa(gnd),
	.datab(\mylcd|delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[15]~50 ),
	.combout(\mylcd|delay[16]~51_combout ),
	.cout(\mylcd|delay[16]~52 ));
// synopsys translate_off
defparam \mylcd|delay[16]~51 .lut_mask = 16'hC30C;
defparam \mylcd|delay[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N15
dffeas \mylcd|delay[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[16]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[16] .is_wysiwyg = "true";
defparam \mylcd|delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N16
cycloneive_lcell_comb \mylcd|delay[17]~53 (
// Equation(s):
// \mylcd|delay[17]~53_combout  = \mylcd|delay[16]~52  $ (\mylcd|delay [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|delay [17]),
	.cin(\mylcd|delay[16]~52 ),
	.combout(\mylcd|delay[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~53 .lut_mask = 16'h0FF0;
defparam \mylcd|delay[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y38_N17
dffeas \mylcd|delay[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[17]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[17] .is_wysiwyg = "true";
defparam \mylcd|delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N26
cycloneive_lcell_comb \mylcd|LessThan4~2 (
// Equation(s):
// \mylcd|LessThan4~2_combout  = (((!\mylcd|delay [9]) # (!\mylcd|delay [11])) # (!\mylcd|delay [10])) # (!\mylcd|delay [12])

	.dataa(\mylcd|delay [12]),
	.datab(\mylcd|delay [10]),
	.datac(\mylcd|delay [11]),
	.datad(\mylcd|delay [9]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~2 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N28
cycloneive_lcell_comb \mylcd|LessThan4~3 (
// Equation(s):
// \mylcd|LessThan4~3_combout  = (!\mylcd|delay [15]) # (!\mylcd|delay [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|delay [16]),
	.datad(\mylcd|delay [15]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~3 .lut_mask = 16'h0FFF;
defparam \mylcd|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N22
cycloneive_lcell_comb \mylcd|LessThan4~4 (
// Equation(s):
// \mylcd|LessThan4~4_combout  = (\mylcd|LessThan4~2_combout ) # ((\mylcd|LessThan4~3_combout ) # ((!\mylcd|delay [14]) # (!\mylcd|delay [13])))

	.dataa(\mylcd|LessThan4~2_combout ),
	.datab(\mylcd|LessThan4~3_combout ),
	.datac(\mylcd|delay [13]),
	.datad(\mylcd|delay [14]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~4 .lut_mask = 16'hEFFF;
defparam \mylcd|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N10
cycloneive_lcell_comb \mylcd|LessThan4~0 (
// Equation(s):
// \mylcd|LessThan4~0_combout  = (((!\mylcd|delay [3]) # (!\mylcd|delay [4])) # (!\mylcd|delay [2])) # (!\mylcd|delay [1])

	.dataa(\mylcd|delay [1]),
	.datab(\mylcd|delay [2]),
	.datac(\mylcd|delay [4]),
	.datad(\mylcd|delay [3]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~0 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N24
cycloneive_lcell_comb \mylcd|LessThan4~5 (
// Equation(s):
// \mylcd|LessThan4~5_combout  = (!\mylcd|LessThan4~1_combout  & (\mylcd|delay [17] & (!\mylcd|LessThan4~4_combout  & !\mylcd|LessThan4~0_combout )))

	.dataa(\mylcd|LessThan4~1_combout ),
	.datab(\mylcd|delay [17]),
	.datac(\mylcd|LessThan4~4_combout ),
	.datad(\mylcd|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\mylcd|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~5 .lut_mask = 16'h0004;
defparam \mylcd|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N10
cycloneive_lcell_comb \mylcd|Selector32~0 (
// Equation(s):
// \mylcd|Selector32~0_combout  = (\mylcd|state1 [1] & (((!\mylcd|state1 [0] & \mylcd|LessThan4~5_combout )))) # (!\mylcd|state1 [1] & (((!\mylcd|state1 [0])) # (!\mylcd|cdone~q )))

	.dataa(\mylcd|cdone~q ),
	.datab(\mylcd|state1 [1]),
	.datac(\mylcd|state1 [0]),
	.datad(\mylcd|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector32~0 .lut_mask = 16'h1F13;
defparam \mylcd|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N11
dffeas \mylcd|state1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[0] .is_wysiwyg = "true";
defparam \mylcd|state1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N20
cycloneive_lcell_comb \mylcd|buf_changed_ack~0 (
// Equation(s):
// \mylcd|buf_changed_ack~0_combout  = (\mylcd|index [5] & (\mylcd|LessThan3~0_combout  & ((\mylcd|buf_changed_ack~q ) # (\mylcd|buf_changed~q ))))

	.dataa(\mylcd|index [5]),
	.datab(\mylcd|LessThan3~0_combout ),
	.datac(\mylcd|buf_changed_ack~q ),
	.datad(\mylcd|buf_changed~q ),
	.cin(gnd),
	.combout(\mylcd|buf_changed_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed_ack~0 .lut_mask = 16'h8880;
defparam \mylcd|buf_changed_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N21
dffeas \mylcd|buf_changed_ack (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|buf_changed_ack~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed_ack .is_wysiwyg = "true";
defparam \mylcd|buf_changed_ack .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \ps2_clock~input (
	.i(ps2_clock),
	.ibar(gnd),
	.o(\ps2_clock~input_o ));
// synopsys translate_off
defparam \ps2_clock~input .bus_hold = "false";
defparam \ps2_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N2
cycloneive_lcell_comb \myps2|PS2|ps2_clk_reg~0 (
// Equation(s):
// \myps2|PS2|ps2_clk_reg~0_combout  = (\ps2_clock~input_o ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ps2_clock~input_o ),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_reg~0 .lut_mask = 16'hF0FF;
defparam \myps2|PS2|ps2_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N3
dffeas \myps2|PS2|ps2_clk_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|ps2_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|ps2_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_reg .is_wysiwyg = "true";
defparam \myps2|PS2|ps2_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N12
cycloneive_lcell_comb \myps2|PS2|last_ps2_clk~0 (
// Equation(s):
// \myps2|PS2|last_ps2_clk~0_combout  = (\myps2|PS2|ps2_clk_reg~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|last_ps2_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|last_ps2_clk~0 .lut_mask = 16'hCCFF;
defparam \myps2|PS2|last_ps2_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N13
dffeas \myps2|PS2|last_ps2_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|last_ps2_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|last_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|last_ps2_clk .is_wysiwyg = "true";
defparam \myps2|PS2|last_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N6
cycloneive_lcell_comb \myps2|PS2|ps2_data_reg~0 (
// Equation(s):
// \myps2|PS2|ps2_data_reg~0_combout  = (\ps2_data~input_o ) # (!\resetn~input_o )

	.dataa(\ps2_data~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_data_reg~0 .lut_mask = 16'hAAFF;
defparam \myps2|PS2|ps2_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N7
dffeas \myps2|PS2|ps2_data_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|ps2_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|ps2_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|ps2_data_reg .is_wysiwyg = "true";
defparam \myps2|PS2|ps2_data_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N10
cycloneive_lcell_comb \myps2|PS2|Selector1~2 (
// Equation(s):
// \myps2|PS2|Selector1~2_combout  = (!\myps2|PS2|ps2_data_reg~q  & (\myps2|PS2|ps2_clk_reg~q  & !\myps2|PS2|last_ps2_clk~q ))

	.dataa(\myps2|PS2|ps2_data_reg~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(gnd),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|Selector1~2 .lut_mask = 16'h0044;
defparam \myps2|PS2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N28
cycloneive_lcell_comb \myps2|PS2|s_ps2_transceiver~9 (
// Equation(s):
// \myps2|PS2|s_ps2_transceiver~9_combout  = (\resetn~input_o  & ((\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ((!\myps2|PS2|PS2_Data_In|received_data_en~q ))) # (!\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & 
// (\myps2|PS2|Selector1~2_combout ))))

	.dataa(\myps2|PS2|Selector1~2_combout ),
	.datab(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|s_ps2_transceiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver~9 .lut_mask = 16'h2E00;
defparam \myps2|PS2|s_ps2_transceiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N29
dffeas \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|s_ps2_transceiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N24
cycloneive_lcell_comb \myps2|PS2|Selector1~3 (
// Equation(s):
// \myps2|PS2|Selector1~3_combout  = (\myps2|PS2|Selector1~2_combout  & (((!\myps2|PS2|PS2_Data_In|received_data_en~q  & \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q )) # (!\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ))) # 
// (!\myps2|PS2|Selector1~2_combout  & (!\myps2|PS2|PS2_Data_In|received_data_en~q  & (\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q )))

	.dataa(\myps2|PS2|Selector1~2_combout ),
	.datab(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datac(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datad(\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.cin(gnd),
	.combout(\myps2|PS2|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|Selector1~3 .lut_mask = 16'h30BA;
defparam \myps2|PS2|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N25
dffeas \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .is_wysiwyg = "true";
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N8
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector2~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector2~0_combout  = (\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|received_data_en~q )

	.dataa(gnd),
	.datab(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector2~0 .lut_mask = 16'h0C0C;
defparam \myps2|PS2|PS2_Data_In|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N8
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout  = (\resetn~input_o  & (!\myps2|PS2|PS2_Data_In|always5~0_combout  & ((\myps2|PS2|PS2_Data_In|Selector2~0_combout ) # (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ))))

	.dataa(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datad(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 .lut_mask = 16'h00C8;
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N9
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N4
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~0_combout  = (!\myps2|PS2|last_ps2_clk~q  & (\myps2|PS2|ps2_clk_reg~q  & (\resetn~input_o  & \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )))

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~0 .lut_mask = 16'h4000;
defparam \myps2|PS2|PS2_Data_In|data_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N14
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~3 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~3_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & !\myps2|PS2|PS2_Data_In|data_count [0])

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~3 .lut_mask = 16'h0C0C;
defparam \myps2|PS2|PS2_Data_In|data_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N22
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count[3]~2 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count[3]~2_combout  = (((!\myps2|PS2|last_ps2_clk~q  & \myps2|PS2|ps2_clk_reg~q )) # (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )) # (!\resetn~input_o )

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[3]~2 .lut_mask = 16'h4FFF;
defparam \myps2|PS2|PS2_Data_In|data_count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N15
dffeas \myps2|PS2|PS2_Data_In|data_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N24
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~4 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~4_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|data_count [0] $ (\myps2|PS2|PS2_Data_In|data_count [1])))

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datac(\myps2|PS2|PS2_Data_In|data_count [1]),
	.datad(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~4 .lut_mask = 16'h3C00;
defparam \myps2|PS2|PS2_Data_In|data_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N25
dffeas \myps2|PS2|PS2_Data_In|data_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N28
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~1_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|data_count [2] $ (((\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count [1])))))

	.dataa(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datab(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datac(\myps2|PS2|PS2_Data_In|data_count [2]),
	.datad(\myps2|PS2|PS2_Data_In|data_count [1]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~1 .lut_mask = 16'h28A0;
defparam \myps2|PS2|PS2_Data_In|data_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N29
dffeas \myps2|PS2|PS2_Data_In|data_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N26
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always1~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always1~0_combout  = (\myps2|PS2|PS2_Data_In|data_count [2] & (\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count [1]))

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|data_count [2]),
	.datac(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datad(\myps2|PS2|PS2_Data_In|data_count [1]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always1~0 .lut_mask = 16'hC000;
defparam \myps2|PS2|PS2_Data_In|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N20
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~5 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~5_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|always1~0_combout  $ (\myps2|PS2|PS2_Data_In|data_count [3])))

	.dataa(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~5 .lut_mask = 16'h4848;
defparam \myps2|PS2|PS2_Data_In|data_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N21
dffeas \myps2|PS2|PS2_Data_In|data_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N6
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always1~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always1~1_combout  = (!\myps2|PS2|last_ps2_clk~q  & (!\myps2|PS2|PS2_Data_In|data_count [3] & (\myps2|PS2|PS2_Data_In|always1~0_combout  & \myps2|PS2|ps2_clk_reg~q )))

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|PS2_Data_In|data_count [3]),
	.datac(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.datad(\myps2|PS2|ps2_clk_reg~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always1~1 .lut_mask = 16'h1000;
defparam \myps2|PS2|PS2_Data_In|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N12
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector2~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector2~1_combout  = (\myps2|PS2|PS2_Data_In|Selector2~0_combout  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|always1~1_combout )) # 
// (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ))) # (!\myps2|PS2|PS2_Data_In|Selector2~0_combout  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|always1~1_combout ))))

	.dataa(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.datab(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector2~1 .lut_mask = 16'h22F2;
defparam \myps2|PS2|PS2_Data_In|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N13
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N2
cycloneive_lcell_comb \myps2|PS2|ps2_clk_posedge (
// Equation(s):
// \myps2|PS2|ps2_clk_posedge~combout  = (\myps2|PS2|ps2_clk_reg~q  & !\myps2|PS2|last_ps2_clk~q )

	.dataa(\myps2|PS2|ps2_clk_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_clk_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_posedge .lut_mask = 16'h00AA;
defparam \myps2|PS2|ps2_clk_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N30
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector3~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector3~0_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ((\myps2|PS2|PS2_Data_In|always1~1_combout ) # ((!\myps2|PS2|ps2_clk_posedge~combout  & 
// \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q )))) # (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (!\myps2|PS2|ps2_clk_posedge~combout  & (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q )))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(\myps2|PS2|ps2_clk_posedge~combout ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector3~0 .lut_mask = 16'hBA30;
defparam \myps2|PS2|PS2_Data_In|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N31
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N10
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector4~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector4~0_combout  = (\myps2|PS2|ps2_clk_reg~q  & ((\myps2|PS2|last_ps2_clk~q  & ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))) # (!\myps2|PS2|last_ps2_clk~q  & 
// (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q )))) # (!\myps2|PS2|ps2_clk_reg~q  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector4~0 .lut_mask = 16'hF0B8;
defparam \myps2|PS2|PS2_Data_In|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N11
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N0
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always5~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always5~0_combout  = (!\myps2|PS2|last_ps2_clk~q  & (\myps2|PS2|ps2_clk_reg~q  & \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(gnd),
	.datac(\myps2|PS2|ps2_clk_reg~q ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always5~0 .lut_mask = 16'h5000;
defparam \myps2|PS2|PS2_Data_In|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N1
dffeas \myps2|PS2|PS2_Data_In|received_data_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data_en .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N0
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_shift_reg~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_shift_reg~1_combout  = (\resetn~input_o  & \myps2|PS2|ps2_data_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|ps2_data_reg~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg~1 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|data_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N18
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_shift_reg[0]~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout  = ((!\myps2|PS2|last_ps2_clk~q  & (\myps2|PS2|ps2_clk_reg~q  & \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ))) # (!\resetn~input_o )

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0]~0 .lut_mask = 16'h4F0F;
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N1
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[7] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N26
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~5 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~5_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [7]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~5 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N27
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N20
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~6 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~6_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [6] & \resetn~input_o )

	.dataa(\myps2|PS2|PS2_Data_In|data_shift_reg [6]),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~6 .lut_mask = 16'hA0A0;
defparam \myps2|PS2|PS2_Data_In|received_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N21
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[5] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N22
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~7 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~7_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~7 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N23
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[4] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~8 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~8_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~8 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N14
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[4]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[4]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[4]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[7]~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[7]~1_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[7]~1 .lut_mask = 16'hFF0F;
defparam \myps2|PS2|PS2_Data_In|received_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N15
dffeas \myps2|PS2|PS2_Data_In|received_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[4] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N20
cycloneive_lcell_comb \myps2|last_data_received~8 (
// Equation(s):
// \myps2|last_data_received~8_combout  = (\myps2|PS2|PS2_Data_In|received_data [4] & \resetn~input_o )

	.dataa(\myps2|PS2|PS2_Data_In|received_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|last_data_received~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~8 .lut_mask = 16'hAA00;
defparam \myps2|last_data_received~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N0
cycloneive_lcell_comb \myps2|last_data_received[0]~1 (
// Equation(s):
// \myps2|last_data_received[0]~1_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myps2|last_data_received[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received[0]~1 .lut_mask = 16'hFF0F;
defparam \myps2|last_data_received[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N21
dffeas \myps2|last_data_received[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[4] .is_wysiwyg = "true";
defparam \myps2|last_data_received[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N17
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N10
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~0_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~0 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N11
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N4
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~2 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~2_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [2]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~2 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N2
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[2]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[2]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[2]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N3
dffeas \myps2|PS2|PS2_Data_In|received_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N18
cycloneive_lcell_comb \myps2|last_data_received~2 (
// Equation(s):
// \myps2|last_data_received~2_combout  = (\myps2|PS2|PS2_Data_In|received_data [2] & \resetn~input_o )

	.dataa(\myps2|PS2|PS2_Data_In|received_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|last_data_received~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~2 .lut_mask = 16'hAA00;
defparam \myps2|last_data_received~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N19
dffeas \myps2|last_data_received[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[2] .is_wysiwyg = "true";
defparam \myps2|last_data_received[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N5
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N6
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~3 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~3_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [1] & \resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|data_shift_reg [1]),
	.datac(\resetn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~3 .lut_mask = 16'hC0C0;
defparam \myps2|PS2|PS2_Data_In|received_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N7
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N30
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~4 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~4_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~4 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N31
dffeas \myps2|PS2|PS2_Data_In|received_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N22
cycloneive_lcell_comb \myps2|last_data_received~4 (
// Equation(s):
// \myps2|last_data_received~4_combout  = (\myps2|PS2|PS2_Data_In|received_data [0] & \resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|received_data [0]),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|last_data_received~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~4 .lut_mask = 16'hCC00;
defparam \myps2|last_data_received~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N23
dffeas \myps2|last_data_received[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[0] .is_wysiwyg = "true";
defparam \myps2|last_data_received[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N19
dffeas \myps2|PS2|PS2_Data_In|received_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[6] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N10
cycloneive_lcell_comb \myps2|last_data_received~6 (
// Equation(s):
// \myps2|last_data_received~6_combout  = (\myps2|PS2|PS2_Data_In|received_data [6] & \resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|received_data [6]),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|last_data_received~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~6 .lut_mask = 16'hCC00;
defparam \myps2|last_data_received~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N11
dffeas \myps2|last_data_received[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[6] .is_wysiwyg = "true";
defparam \myps2|last_data_received[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N24
cycloneive_lcell_comb \mylcd|Equal0~0 (
// Equation(s):
// \mylcd|Equal0~0_combout  = (!\myps2|last_data_received [4] & (\myps2|last_data_received [2] & (\myps2|last_data_received [0] & !\myps2|last_data_received [6])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~0 .lut_mask = 16'h0040;
defparam \mylcd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N24
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[7]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[7]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[7]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N25
dffeas \myps2|PS2|PS2_Data_In|received_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[7] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N16
cycloneive_lcell_comb \myps2|last_data_received~5 (
// Equation(s):
// \myps2|last_data_received~5_combout  = (\myps2|PS2|PS2_Data_In|received_data [7] & \resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|received_data [7]),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|last_data_received~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~5 .lut_mask = 16'hCC00;
defparam \myps2|last_data_received~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N17
dffeas \myps2|last_data_received[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[7] .is_wysiwyg = "true";
defparam \myps2|last_data_received[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N8
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[3]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[3]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N9
dffeas \myps2|PS2|PS2_Data_In|received_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N8
cycloneive_lcell_comb \myps2|last_data_received~0 (
// Equation(s):
// \myps2|last_data_received~0_combout  = (\myps2|PS2|PS2_Data_In|received_data [3] & \resetn~input_o )

	.dataa(\myps2|PS2|PS2_Data_In|received_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|last_data_received~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~0 .lut_mask = 16'hAA00;
defparam \myps2|last_data_received~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N9
dffeas \myps2|last_data_received[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[3] .is_wysiwyg = "true";
defparam \myps2|last_data_received[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N13
dffeas \myps2|PS2|PS2_Data_In|received_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N4
cycloneive_lcell_comb \myps2|last_data_received~3 (
// Equation(s):
// \myps2|last_data_received~3_combout  = (\myps2|PS2|PS2_Data_In|received_data [1] & \resetn~input_o )

	.dataa(\myps2|PS2|PS2_Data_In|received_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|last_data_received~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~3 .lut_mask = 16'hAA00;
defparam \myps2|last_data_received~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N5
dffeas \myps2|last_data_received[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[1] .is_wysiwyg = "true";
defparam \myps2|last_data_received[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N29
dffeas \myps2|PS2|PS2_Data_In|received_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[5] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N8
cycloneive_lcell_comb \myps2|last_data_received~7 (
// Equation(s):
// \myps2|last_data_received~7_combout  = (\myps2|PS2|PS2_Data_In|received_data [5] & \resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|received_data [5]),
	.datac(\resetn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|last_data_received~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~7 .lut_mask = 16'hC0C0;
defparam \myps2|last_data_received~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N9
dffeas \myps2|last_data_received[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[5] .is_wysiwyg = "true";
defparam \myps2|last_data_received[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N18
cycloneive_lcell_comb \mylcd|Equal0~1 (
// Equation(s):
// \mylcd|Equal0~1_combout  = (!\myps2|last_data_received [7] & (\myps2|last_data_received [3] & (!\myps2|last_data_received [1] & !\myps2|last_data_received [5])))

	.dataa(\myps2|last_data_received [7]),
	.datab(\myps2|last_data_received [3]),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~1 .lut_mask = 16'h0004;
defparam \mylcd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N0
cycloneive_lcell_comb \mylcd|always0~0 (
// Equation(s):
// \mylcd|always0~0_combout  = (\myps2|last_data_received [7]) # ((!\myps2|last_data_received [6] & !\myps2|last_data_received [5]))

	.dataa(\myps2|last_data_received [6]),
	.datab(gnd),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\mylcd|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always0~0 .lut_mask = 16'hFF05;
defparam \mylcd|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N14
cycloneive_lcell_comb \mylcd|ptr[3]~1 (
// Equation(s):
// \mylcd|ptr[3]~1_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & (((\mylcd|Equal0~0_combout  & \mylcd|Equal0~1_combout )) # (!\mylcd|always0~0_combout )))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(\mylcd|Equal0~0_combout ),
	.datac(\mylcd|Equal0~1_combout ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~1 .lut_mask = 16'h80AA;
defparam \mylcd|ptr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N16
cycloneive_lcell_comb \mylcd|buf_changed~0 (
// Equation(s):
// \mylcd|buf_changed~0_combout  = (\mylcd|ptr[3]~1_combout ) # ((!\mylcd|buf_changed_ack~q  & \mylcd|buf_changed~q ))

	.dataa(gnd),
	.datab(\mylcd|buf_changed_ack~q ),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|ptr[3]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|buf_changed~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed~0 .lut_mask = 16'hFF30;
defparam \mylcd|buf_changed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N17
dffeas \mylcd|buf_changed (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|buf_changed~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed .is_wysiwyg = "true";
defparam \mylcd|buf_changed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N4
cycloneive_lcell_comb \mylcd|index~2 (
// Equation(s):
// \mylcd|index~2_combout  = (\mylcd|LessThan3~1_combout  & (\mylcd|state1 [0] & (\mylcd|state1 [1]))) # (!\mylcd|LessThan3~1_combout  & (((\mylcd|buf_changed~q ))))

	.dataa(\mylcd|state1 [0]),
	.datab(\mylcd|state1 [1]),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\mylcd|index~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index~2 .lut_mask = 16'h88F0;
defparam \mylcd|index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N10
cycloneive_lcell_comb \mylcd|Add4~0 (
// Equation(s):
// \mylcd|Add4~0_combout  = \mylcd|index [0] $ (VCC)
// \mylcd|Add4~1  = CARRY(\mylcd|index [0])

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add4~0_combout ),
	.cout(\mylcd|Add4~1 ));
// synopsys translate_off
defparam \mylcd|Add4~0 .lut_mask = 16'h33CC;
defparam \mylcd|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N2
cycloneive_lcell_comb \mylcd|index[0]~4 (
// Equation(s):
// \mylcd|index[0]~4_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & ((\mylcd|Add4~0_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [0]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Add4~0_combout ),
	.cin(gnd),
	.combout(\mylcd|index[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[0]~4 .lut_mask = 16'hB830;
defparam \mylcd|index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N3
dffeas \mylcd|index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[0] .is_wysiwyg = "true";
defparam \mylcd|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N12
cycloneive_lcell_comb \mylcd|Add4~2 (
// Equation(s):
// \mylcd|Add4~2_combout  = (\mylcd|index [1] & (!\mylcd|Add4~1 )) # (!\mylcd|index [1] & ((\mylcd|Add4~1 ) # (GND)))
// \mylcd|Add4~3  = CARRY((!\mylcd|Add4~1 ) # (!\mylcd|index [1]))

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~1 ),
	.combout(\mylcd|Add4~2_combout ),
	.cout(\mylcd|Add4~3 ));
// synopsys translate_off
defparam \mylcd|Add4~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N14
cycloneive_lcell_comb \mylcd|Add4~4 (
// Equation(s):
// \mylcd|Add4~4_combout  = (\mylcd|index [2] & (\mylcd|Add4~3  $ (GND))) # (!\mylcd|index [2] & (!\mylcd|Add4~3  & VCC))
// \mylcd|Add4~5  = CARRY((\mylcd|index [2] & !\mylcd|Add4~3 ))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~3 ),
	.combout(\mylcd|Add4~4_combout ),
	.cout(\mylcd|Add4~5 ));
// synopsys translate_off
defparam \mylcd|Add4~4 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N28
cycloneive_lcell_comb \mylcd|index[2]~5 (
// Equation(s):
// \mylcd|index[2]~5_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~4_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [2]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~4_combout ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[2]~5 .lut_mask = 16'h88F0;
defparam \mylcd|index[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N29
dffeas \mylcd|index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[2]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[2] .is_wysiwyg = "true";
defparam \mylcd|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N16
cycloneive_lcell_comb \mylcd|Add4~6 (
// Equation(s):
// \mylcd|Add4~6_combout  = (\mylcd|index [3] & (!\mylcd|Add4~5 )) # (!\mylcd|index [3] & ((\mylcd|Add4~5 ) # (GND)))
// \mylcd|Add4~7  = CARRY((!\mylcd|Add4~5 ) # (!\mylcd|index [3]))

	.dataa(\mylcd|index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~5 ),
	.combout(\mylcd|Add4~6_combout ),
	.cout(\mylcd|Add4~7 ));
// synopsys translate_off
defparam \mylcd|Add4~6 .lut_mask = 16'h5A5F;
defparam \mylcd|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N6
cycloneive_lcell_comb \mylcd|index[3]~6 (
// Equation(s):
// \mylcd|index[3]~6_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & ((\mylcd|Add4~6_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [3]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|Add4~6_combout ),
	.cin(gnd),
	.combout(\mylcd|index[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[3]~6 .lut_mask = 16'hB830;
defparam \mylcd|index[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N7
dffeas \mylcd|index[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[3]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[3] .is_wysiwyg = "true";
defparam \mylcd|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N18
cycloneive_lcell_comb \mylcd|Add4~8 (
// Equation(s):
// \mylcd|Add4~8_combout  = (\mylcd|index [4] & (\mylcd|Add4~7  $ (GND))) # (!\mylcd|index [4] & (!\mylcd|Add4~7  & VCC))
// \mylcd|Add4~9  = CARRY((\mylcd|index [4] & !\mylcd|Add4~7 ))

	.dataa(gnd),
	.datab(\mylcd|index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~7 ),
	.combout(\mylcd|Add4~8_combout ),
	.cout(\mylcd|Add4~9 ));
// synopsys translate_off
defparam \mylcd|Add4~8 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N8
cycloneive_lcell_comb \mylcd|index[4]~7 (
// Equation(s):
// \mylcd|index[4]~7_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & ((\mylcd|Add4~8_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [4]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|Add4~8_combout ),
	.cin(gnd),
	.combout(\mylcd|index[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[4]~7 .lut_mask = 16'hB830;
defparam \mylcd|index[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N9
dffeas \mylcd|index[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[4]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[4] .is_wysiwyg = "true";
defparam \mylcd|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N22
cycloneive_lcell_comb \mylcd|LessThan3~0 (
// Equation(s):
// \mylcd|LessThan3~0_combout  = (\mylcd|index [3]) # ((\mylcd|index [4]) # ((\mylcd|index [1] & \mylcd|index [2])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~0 .lut_mask = 16'hFFF8;
defparam \mylcd|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N20
cycloneive_lcell_comb \mylcd|Add4~10 (
// Equation(s):
// \mylcd|Add4~10_combout  = \mylcd|index [5] $ (\mylcd|Add4~9 )

	.dataa(\mylcd|index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mylcd|Add4~9 ),
	.combout(\mylcd|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add4~10 .lut_mask = 16'h5A5A;
defparam \mylcd|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N22
cycloneive_lcell_comb \mylcd|index[5]~8 (
// Equation(s):
// \mylcd|index[5]~8_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~10_combout  & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [5]))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|Add4~10_combout ),
	.cin(gnd),
	.combout(\mylcd|index[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[5]~8 .lut_mask = 16'h7C30;
defparam \mylcd|index[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N23
dffeas \mylcd|index[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[5]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[5] .is_wysiwyg = "true";
defparam \mylcd|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N2
cycloneive_lcell_comb \mylcd|LessThan3~1 (
// Equation(s):
// \mylcd|LessThan3~1_combout  = (!\mylcd|LessThan3~0_combout ) # (!\mylcd|index [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\mylcd|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~1 .lut_mask = 16'h0FFF;
defparam \mylcd|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N0
cycloneive_lcell_comb \mylcd|index[1]~3 (
// Equation(s):
// \mylcd|index[1]~3_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & ((\mylcd|Add4~2_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [1]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Add4~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[1]~3 .lut_mask = 16'hB830;
defparam \mylcd|index[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y40_N1
dffeas \mylcd|index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[1] .is_wysiwyg = "true";
defparam \mylcd|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N8
cycloneive_lcell_comb \mylcd|Add2~0 (
// Equation(s):
// \mylcd|Add2~0_combout  = \mylcd|index [2] $ (\mylcd|index [1])

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~0 .lut_mask = 16'h3C3C;
defparam \mylcd|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N28
cycloneive_lcell_comb \mylcd|ptr[1]~0 (
// Equation(s):
// \mylcd|ptr[1]~0_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & (!\mylcd|always0~0_combout  & ((!\mylcd|Equal0~1_combout ) # (!\mylcd|Equal0~0_combout ))))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(\mylcd|Equal0~0_combout ),
	.datac(\mylcd|Equal0~1_combout ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[1]~0 .lut_mask = 16'h002A;
defparam \mylcd|ptr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N12
cycloneive_lcell_comb \mylcd|Equal0~2 (
// Equation(s):
// \mylcd|Equal0~2_combout  = (\mylcd|Equal0~1_combout  & \mylcd|Equal0~0_combout )

	.dataa(gnd),
	.datab(\mylcd|Equal0~1_combout ),
	.datac(gnd),
	.datad(\mylcd|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~2 .lut_mask = 16'hCC00;
defparam \mylcd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N22
cycloneive_lcell_comb \mylcd|ptr[0]~5 (
// Equation(s):
// \mylcd|ptr[0]~5_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & (!\mylcd|Equal0~2_combout  & (\mylcd|always0~0_combout  $ (!\mylcd|ptr [0])))) # (!\myps2|PS2|PS2_Data_In|received_data_en~q  & (((\mylcd|ptr [0]))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [0]),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\mylcd|ptr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[0]~5 .lut_mask = 16'h41F0;
defparam \mylcd|ptr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y40_N23
dffeas \mylcd|ptr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[0]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[0] .is_wysiwyg = "true";
defparam \mylcd|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N2
cycloneive_lcell_comb \mylcd|ptr[1]~3 (
// Equation(s):
// \mylcd|ptr[1]~3_combout  = (\mylcd|ptr [1] & (((\mylcd|ptr[1]~0_combout  & !\mylcd|ptr [0])) # (!\mylcd|ptr[3]~1_combout ))) # (!\mylcd|ptr [1] & (((\mylcd|ptr[1]~0_combout  & \mylcd|ptr [0]))))

	.dataa(\mylcd|ptr[3]~1_combout ),
	.datab(\mylcd|ptr[1]~0_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|ptr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[1]~3 .lut_mask = 16'h5CD0;
defparam \mylcd|ptr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y40_N3
dffeas \mylcd|ptr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[1]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[1] .is_wysiwyg = "true";
defparam \mylcd|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N20
cycloneive_lcell_comb \mylcd|Add0~0 (
// Equation(s):
// \mylcd|Add0~0_combout  = \mylcd|ptr [2] $ (((\mylcd|ptr [0] & \mylcd|ptr [1])))

	.dataa(gnd),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~0 .lut_mask = 16'h3CF0;
defparam \mylcd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N24
cycloneive_lcell_comb \mylcd|ptr[2]~2 (
// Equation(s):
// \mylcd|ptr[2]~2_combout  = (\mylcd|ptr[3]~1_combout  & (\mylcd|ptr[1]~0_combout  & ((\mylcd|Add0~0_combout )))) # (!\mylcd|ptr[3]~1_combout  & ((\mylcd|ptr [2]) # ((\mylcd|ptr[1]~0_combout  & \mylcd|Add0~0_combout ))))

	.dataa(\mylcd|ptr[3]~1_combout ),
	.datab(\mylcd|ptr[1]~0_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Add0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[2]~2 .lut_mask = 16'hDC50;
defparam \mylcd|ptr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y40_N25
dffeas \mylcd|ptr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[2] .is_wysiwyg = "true";
defparam \mylcd|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N6
cycloneive_lcell_comb \mylcd|Add0~1 (
// Equation(s):
// \mylcd|Add0~1_combout  = \mylcd|ptr [3] $ (((\mylcd|ptr [0] & (\mylcd|ptr [2] & \mylcd|ptr [1]))))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~1 .lut_mask = 16'h6AAA;
defparam \mylcd|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N12
cycloneive_lcell_comb \mylcd|ptr[3]~4 (
// Equation(s):
// \mylcd|ptr[3]~4_combout  = (\mylcd|ptr[3]~1_combout  & (\mylcd|ptr[1]~0_combout  & ((\mylcd|Add0~1_combout )))) # (!\mylcd|ptr[3]~1_combout  & ((\mylcd|ptr [3]) # ((\mylcd|ptr[1]~0_combout  & \mylcd|Add0~1_combout ))))

	.dataa(\mylcd|ptr[3]~1_combout ),
	.datab(\mylcd|ptr[1]~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Add0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~4 .lut_mask = 16'hDC50;
defparam \mylcd|ptr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y40_N13
dffeas \mylcd|ptr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[3]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[3] .is_wysiwyg = "true";
defparam \mylcd|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N8
cycloneive_lcell_comb \mylcd|Decoder0~0 (
// Equation(s):
// \mylcd|Decoder0~0_combout  = (!\myps2|last_data_received [7] & (!\mylcd|ptr [0] & ((\myps2|last_data_received [6]) # (\myps2|last_data_received [5]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [7]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~0 .lut_mask = 16'h000E;
defparam \mylcd|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N4
cycloneive_lcell_comb \mylcd|Decoder0~2 (
// Equation(s):
// \mylcd|Decoder0~2_combout  = (!\mylcd|ptr [3] & (!\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~2 .lut_mask = 16'h0010;
defparam \mylcd|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N8
cycloneive_lcell_comb \mylcd|line2~2 (
// Equation(s):
// \mylcd|line2~2_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~2 .lut_mask = 16'hCC00;
defparam \mylcd|line2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N10
cycloneive_lcell_comb \mylcd|printed_crlf~0 (
// Equation(s):
// \mylcd|printed_crlf~0_combout  = (\mylcd|Equal0~1_combout  & ((\mylcd|Equal0~0_combout ) # ((\mylcd|printed_crlf~q  & \mylcd|always0~0_combout )))) # (!\mylcd|Equal0~1_combout  & (((\mylcd|printed_crlf~q  & \mylcd|always0~0_combout ))))

	.dataa(\mylcd|Equal0~1_combout ),
	.datab(\mylcd|Equal0~0_combout ),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|printed_crlf~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|printed_crlf~0 .lut_mask = 16'hF888;
defparam \mylcd|printed_crlf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y40_N11
dffeas \mylcd|printed_crlf (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|printed_crlf~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|printed_crlf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|printed_crlf .is_wysiwyg = "true";
defparam \mylcd|printed_crlf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N22
cycloneive_lcell_comb \mylcd|always1~0 (
// Equation(s):
// \mylcd|always1~0_combout  = (!\mylcd|ptr [3] & (!\mylcd|ptr [0] & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always1~0 .lut_mask = 16'h0001;
defparam \mylcd|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N4
cycloneive_lcell_comb \mylcd|always1~1 (
// Equation(s):
// \mylcd|always1~1_combout  = (\mylcd|Equal0~2_combout ) # ((!\mylcd|always0~0_combout  & (!\mylcd|printed_crlf~q  & \mylcd|always1~0_combout )))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|always1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always1~1 .lut_mask = 16'hABAA;
defparam \mylcd|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N22
cycloneive_lcell_comb \mylcd|line2[0][0]~3 (
// Equation(s):
// \mylcd|line2[0][0]~3_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~2_combout )))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[0][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[0][0]~3 .lut_mask = 16'hCC88;
defparam \mylcd|line2[0][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N9
dffeas \mylcd|line2[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][0] .is_wysiwyg = "true";
defparam \mylcd|line2[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N2
cycloneive_lcell_comb \mylcd|Add2~1 (
// Equation(s):
// \mylcd|Add2~1_combout  = \mylcd|index [3] $ (((\mylcd|index [1] & \mylcd|index [2])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~1 .lut_mask = 16'h7878;
defparam \mylcd|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N24
cycloneive_lcell_comb \mylcd|Decoder0~3 (
// Equation(s):
// \mylcd|Decoder0~3_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [3] & (\mylcd|Decoder0~0_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~3 .lut_mask = 16'h0040;
defparam \mylcd|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N30
cycloneive_lcell_comb \mylcd|line2~4 (
// Equation(s):
// \mylcd|line2~4_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~4 .lut_mask = 16'hCC00;
defparam \mylcd|line2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N10
cycloneive_lcell_comb \mylcd|line2[8][0]~5 (
// Equation(s):
// \mylcd|line2[8][0]~5_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~3_combout )))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(\mylcd|always1~1_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[8][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[8][0]~5 .lut_mask = 16'hAA88;
defparam \mylcd|line2[8][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N31
dffeas \mylcd|line2[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][0] .is_wysiwyg = "true";
defparam \mylcd|line2[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~12 (
// Equation(s):
// \mylcd|curbuf[0]~12_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][0]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][0]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[0][0]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[8][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~12 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N14
cycloneive_lcell_comb \mylcd|Decoder0~4 (
// Equation(s):
// \mylcd|Decoder0~4_combout  = (!\mylcd|ptr [3] & (\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~4 .lut_mask = 16'h0040;
defparam \mylcd|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N6
cycloneive_lcell_comb \mylcd|line2~6 (
// Equation(s):
// \mylcd|line2~6_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~6 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N26
cycloneive_lcell_comb \mylcd|line2[4][0]~7 (
// Equation(s):
// \mylcd|line2[4][0]~7_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~4_combout )))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~4_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[4][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[4][0]~7 .lut_mask = 16'hE0E0;
defparam \mylcd|line2[4][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N7
dffeas \mylcd|line2[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][0] .is_wysiwyg = "true";
defparam \mylcd|line2[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N18
cycloneive_lcell_comb \mylcd|Decoder0~1 (
// Equation(s):
// \mylcd|Decoder0~1_combout  = (\mylcd|ptr [3] & (\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~1 .lut_mask = 16'h0080;
defparam \mylcd|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N2
cycloneive_lcell_comb \mylcd|line2~0 (
// Equation(s):
// \mylcd|line2~0_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~0 .lut_mask = 16'hF000;
defparam \mylcd|line2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N22
cycloneive_lcell_comb \mylcd|line2[12][0]~1 (
// Equation(s):
// \mylcd|line2[12][0]~1_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~1_combout )))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[12][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[12][0]~1 .lut_mask = 16'hAAA0;
defparam \mylcd|line2[12][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N3
dffeas \mylcd|line2[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][0] .is_wysiwyg = "true";
defparam \mylcd|line2[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N2
cycloneive_lcell_comb \mylcd|curbuf[0]~13 (
// Equation(s):
// \mylcd|curbuf[0]~13_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~12_combout  & (\mylcd|line2[4][0]~q )) # (!\mylcd|curbuf[0]~12_combout  & ((\mylcd|line2[12][0]~q ))))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[0]~12_combout ))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|curbuf[0]~12_combout ),
	.datac(\mylcd|line2[4][0]~q ),
	.datad(\mylcd|line2[12][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~13 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N30
cycloneive_lcell_comb \mylcd|Decoder0~17 (
// Equation(s):
// \mylcd|Decoder0~17_combout  = (!\mylcd|ptr [3] & (\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~17 .lut_mask = 16'h4000;
defparam \mylcd|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N8
cycloneive_lcell_comb \mylcd|line2~22 (
// Equation(s):
// \mylcd|line2~22_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~17_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~22 .lut_mask = 16'hCC00;
defparam \mylcd|line2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N10
cycloneive_lcell_comb \mylcd|line2[6][0]~23 (
// Equation(s):
// \mylcd|line2[6][0]~23_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~17_combout )))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[6][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[6][0]~23 .lut_mask = 16'hAAA0;
defparam \mylcd|line2[6][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N9
dffeas \mylcd|line2[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][0] .is_wysiwyg = "true";
defparam \mylcd|line2[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N28
cycloneive_lcell_comb \mylcd|Decoder0~16 (
// Equation(s):
// \mylcd|Decoder0~16_combout  = (\mylcd|ptr [3] & (!\mylcd|ptr [2] & (\mylcd|Decoder0~0_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~16 .lut_mask = 16'h2000;
defparam \mylcd|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N2
cycloneive_lcell_comb \mylcd|line2~20 (
// Equation(s):
// \mylcd|line2~20_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~16_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|Decoder0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~20 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N14
cycloneive_lcell_comb \mylcd|line2[10][0]~21 (
// Equation(s):
// \mylcd|line2[10][0]~21_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|Decoder0~16_combout ) # (\mylcd|always1~1_combout )))

	.dataa(\mylcd|Decoder0~16_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[10][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[10][0]~21 .lut_mask = 16'hE0E0;
defparam \mylcd|line2[10][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N3
dffeas \mylcd|line2[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][0] .is_wysiwyg = "true";
defparam \mylcd|line2[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N28
cycloneive_lcell_comb \mylcd|Decoder0~15 (
// Equation(s):
// \mylcd|Decoder0~15_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [3] & (\mylcd|Decoder0~0_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~15 .lut_mask = 16'h8000;
defparam \mylcd|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N8
cycloneive_lcell_comb \mylcd|line2~18 (
// Equation(s):
// \mylcd|line2~18_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~18 .lut_mask = 16'hCC00;
defparam \mylcd|line2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N4
cycloneive_lcell_comb \mylcd|line2[14][0]~19 (
// Equation(s):
// \mylcd|line2[14][0]~19_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~15_combout )))

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[14][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[14][0]~19 .lut_mask = 16'hF0C0;
defparam \mylcd|line2[14][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N9
dffeas \mylcd|line2[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][0] .is_wysiwyg = "true";
defparam \mylcd|line2[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N22
cycloneive_lcell_comb \mylcd|curbuf[0]~16 (
// Equation(s):
// \mylcd|curbuf[0]~16_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[14][0]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & (\mylcd|line2[10][0]~q )))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[10][0]~q ),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~16 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N2
cycloneive_lcell_comb \mylcd|Decoder0~14 (
// Equation(s):
// \mylcd|Decoder0~14_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [3] & (\mylcd|Decoder0~0_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~14 .lut_mask = 16'h1000;
defparam \mylcd|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N24
cycloneive_lcell_comb \mylcd|line2~16 (
// Equation(s):
// \mylcd|line2~16_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~16 .lut_mask = 16'hCC00;
defparam \mylcd|line2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N6
cycloneive_lcell_comb \mylcd|line2[2][0]~17 (
// Equation(s):
// \mylcd|line2[2][0]~17_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~14_combout )))

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[2][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[2][0]~17 .lut_mask = 16'hF0C0;
defparam \mylcd|line2[2][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y39_N25
dffeas \mylcd|line2[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~16_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][0] .is_wysiwyg = "true";
defparam \mylcd|line2[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~17 (
// Equation(s):
// \mylcd|curbuf[0]~17_combout  = (\mylcd|curbuf[0]~16_combout  & ((\mylcd|line2[6][0]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[0]~16_combout  & (((\mylcd|line2[2][0]~q  & \mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[6][0]~q ),
	.datab(\mylcd|curbuf[0]~16_combout ),
	.datac(\mylcd|line2[2][0]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~17 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N30
cycloneive_lcell_comb \mylcd|Decoder0~5 (
// Equation(s):
// \mylcd|Decoder0~5_combout  = (\mylcd|ptr [0] & (!\mylcd|always0~0_combout  & (!\mylcd|ptr [3] & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~5 .lut_mask = 16'h0002;
defparam \mylcd|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N12
cycloneive_lcell_comb \mylcd|line2~8 (
// Equation(s):
// \mylcd|line2~8_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \myps2|last_data_received [0])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~8 .lut_mask = 16'h0800;
defparam \mylcd|line2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N0
cycloneive_lcell_comb \mylcd|Decoder0~6 (
// Equation(s):
// \mylcd|Decoder0~6_combout  = (!\mylcd|ptr [3] & (\mylcd|ptr [0] & \mylcd|ptr [1]))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [0]),
	.datac(gnd),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~6 .lut_mask = 16'h4400;
defparam \mylcd|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N26
cycloneive_lcell_comb \mylcd|Decoder0~7 (
// Equation(s):
// \mylcd|Decoder0~7_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|Decoder0~6_combout  & (!\mylcd|always0~0_combout  & !\mylcd|ptr [2])))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~7 .lut_mask = 16'h0004;
defparam \mylcd|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N28
cycloneive_lcell_comb \mylcd|line2[3][0]~9 (
// Equation(s):
// \mylcd|line2[3][0]~9_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~7_combout )))

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[3][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[3][0]~9 .lut_mask = 16'hF0C0;
defparam \mylcd|line2[3][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N13
dffeas \mylcd|line2[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][0] .is_wysiwyg = "true";
defparam \mylcd|line2[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N8
cycloneive_lcell_comb \mylcd|Decoder0~8 (
// Equation(s):
// \mylcd|Decoder0~8_combout  = (\mylcd|ptr [3] & \mylcd|ptr [0])

	.dataa(gnd),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~8 .lut_mask = 16'hC0C0;
defparam \mylcd|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N2
cycloneive_lcell_comb \mylcd|Decoder0~9 (
// Equation(s):
// \mylcd|Decoder0~9_combout  = (\mylcd|Decoder0~8_combout  & (!\mylcd|always0~0_combout  & ((!\mylcd|Equal0~0_combout ) # (!\mylcd|Equal0~1_combout ))))

	.dataa(\mylcd|Equal0~1_combout ),
	.datab(\mylcd|Equal0~0_combout ),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~9 .lut_mask = 16'h0070;
defparam \mylcd|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N18
cycloneive_lcell_comb \mylcd|line2~12 (
// Equation(s):
// \mylcd|line2~12_combout  = (\mylcd|Decoder0~9_combout  & (\myps2|last_data_received [0] & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~12 .lut_mask = 16'h0800;
defparam \mylcd|line2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N28
cycloneive_lcell_comb \mylcd|Decoder0~11 (
// Equation(s):
// \mylcd|Decoder0~11_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & \mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~11 .lut_mask = 16'h3000;
defparam \mylcd|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N14
cycloneive_lcell_comb \mylcd|line2[11][0]~13 (
// Equation(s):
// \mylcd|line2[11][0]~13_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~11_combout )))

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[11][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[11][0]~13 .lut_mask = 16'hCCC0;
defparam \mylcd|line2[11][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N19
dffeas \mylcd|line2[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][0] .is_wysiwyg = "true";
defparam \mylcd|line2[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N8
cycloneive_lcell_comb \mylcd|line2~10 (
// Equation(s):
// \mylcd|line2~10_combout  = (\mylcd|Decoder0~9_combout  & (\myps2|last_data_received [0] & (\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~10 .lut_mask = 16'h8000;
defparam \mylcd|line2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N24
cycloneive_lcell_comb \mylcd|Decoder0~10 (
// Equation(s):
// \mylcd|Decoder0~10_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & \mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~10 .lut_mask = 16'hC000;
defparam \mylcd|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N26
cycloneive_lcell_comb \mylcd|line2[15][0]~11 (
// Equation(s):
// \mylcd|line2[15][0]~11_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~10_combout )))

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[15][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[15][0]~11 .lut_mask = 16'hCCC0;
defparam \mylcd|line2[15][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N9
dffeas \mylcd|line2[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][0] .is_wysiwyg = "true";
defparam \mylcd|line2[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~14 (
// Equation(s):
// \mylcd|curbuf[0]~14_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[15][0]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & (\mylcd|line2[11][0]~q )))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[11][0]~q ),
	.datad(\mylcd|line2[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~14 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N22
cycloneive_lcell_comb \mylcd|line2~14 (
// Equation(s):
// \mylcd|line2~14_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [2] & \myps2|last_data_received [0])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~14 .lut_mask = 16'h8000;
defparam \mylcd|line2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N20
cycloneive_lcell_comb \mylcd|Decoder0~12 (
// Equation(s):
// \mylcd|Decoder0~12_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [0] & \mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~12 .lut_mask = 16'hC000;
defparam \mylcd|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N6
cycloneive_lcell_comb \mylcd|Decoder0~13 (
// Equation(s):
// \mylcd|Decoder0~13_combout  = (!\mylcd|Equal0~2_combout  & (!\mylcd|always0~0_combout  & (!\mylcd|ptr [3] & \mylcd|Decoder0~12_combout )))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~13 .lut_mask = 16'h0100;
defparam \mylcd|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N30
cycloneive_lcell_comb \mylcd|line2[7][0]~15 (
// Equation(s):
// \mylcd|line2[7][0]~15_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|Decoder0~13_combout ) # (\mylcd|always1~1_combout )))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(gnd),
	.datac(\mylcd|Decoder0~13_combout ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[7][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[7][0]~15 .lut_mask = 16'hAAA0;
defparam \mylcd|line2[7][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N23
dffeas \mylcd|line2[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][0] .is_wysiwyg = "true";
defparam \mylcd|line2[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~15 (
// Equation(s):
// \mylcd|curbuf[0]~15_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[0]~14_combout  & ((\mylcd|line2[7][0]~q ))) # (!\mylcd|curbuf[0]~14_combout  & (\mylcd|line2[3][0]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[0]~14_combout ))))

	.dataa(\mylcd|line2[3][0]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|curbuf[0]~14_combout ),
	.datad(\mylcd|line2[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~15 .lut_mask = 16'hF838;
defparam \mylcd|curbuf[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~18 (
// Equation(s):
// \mylcd|curbuf[0]~18_combout  = (\mylcd|index [0] & (((\mylcd|index [1]) # (\mylcd|curbuf[0]~15_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[0]~17_combout  & (!\mylcd|index [1])))

	.dataa(\mylcd|curbuf[0]~17_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[0]~15_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~18 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N24
cycloneive_lcell_comb \mylcd|line2~24 (
// Equation(s):
// \mylcd|line2~24_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [0])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~24 .lut_mask = 16'h0800;
defparam \mylcd|line2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N8
cycloneive_lcell_comb \mylcd|Decoder0~18 (
// Equation(s):
// \mylcd|Decoder0~18_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & !\mylcd|ptr [1]))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~18 .lut_mask = 16'h0808;
defparam \mylcd|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N2
cycloneive_lcell_comb \mylcd|line2[13][0]~25 (
// Equation(s):
// \mylcd|line2[13][0]~25_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|Decoder0~18_combout ) # (\mylcd|always1~1_combout )))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(gnd),
	.datac(\mylcd|Decoder0~18_combout ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[13][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[13][0]~25 .lut_mask = 16'hAAA0;
defparam \mylcd|line2[13][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N25
dffeas \mylcd|line2[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][0] .is_wysiwyg = "true";
defparam \mylcd|line2[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N28
cycloneive_lcell_comb \mylcd|line2~30 (
// Equation(s):
// \mylcd|line2~30_combout  = (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [2] & (\myps2|last_data_received [0] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~30 .lut_mask = 16'h0080;
defparam \mylcd|line2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N16
cycloneive_lcell_comb \mylcd|Decoder0~22 (
// Equation(s):
// \mylcd|Decoder0~22_combout  = (!\mylcd|ptr [3] & (\mylcd|ptr [0] & !\mylcd|ptr [1]))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [0]),
	.datac(gnd),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~22 .lut_mask = 16'h0044;
defparam \mylcd|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y40_N10
cycloneive_lcell_comb \mylcd|Decoder0~23 (
// Equation(s):
// \mylcd|Decoder0~23_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|Decoder0~22_combout  & (!\mylcd|always0~0_combout  & \mylcd|ptr [2])))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|Decoder0~22_combout ),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~23 .lut_mask = 16'h0400;
defparam \mylcd|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N4
cycloneive_lcell_comb \mylcd|line2[5][0]~31 (
// Equation(s):
// \mylcd|line2[5][0]~31_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|always1~1_combout ) # (\mylcd|Decoder0~23_combout )))

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|Decoder0~23_combout ),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\mylcd|line2[5][0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[5][0]~31 .lut_mask = 16'hFC00;
defparam \mylcd|line2[5][0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N29
dffeas \mylcd|line2[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][0] .is_wysiwyg = "true";
defparam \mylcd|line2[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N18
cycloneive_lcell_comb \mylcd|line2~26 (
// Equation(s):
// \mylcd|line2~26_combout  = (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & (\myps2|last_data_received [0] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~26 .lut_mask = 16'h0020;
defparam \mylcd|line2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N16
cycloneive_lcell_comb \mylcd|Decoder0~19 (
// Equation(s):
// \mylcd|Decoder0~19_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [0] & !\mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~19 .lut_mask = 16'h0030;
defparam \mylcd|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y40_N26
cycloneive_lcell_comb \mylcd|Decoder0~20 (
// Equation(s):
// \mylcd|Decoder0~20_combout  = (!\mylcd|Equal0~2_combout  & (!\mylcd|always0~0_combout  & (!\mylcd|ptr [3] & \mylcd|Decoder0~19_combout )))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~20 .lut_mask = 16'h0100;
defparam \mylcd|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N2
cycloneive_lcell_comb \mylcd|line2[1][0]~27 (
// Equation(s):
// \mylcd|line2[1][0]~27_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|Decoder0~20_combout ) # (\mylcd|always1~1_combout )))

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datac(\mylcd|Decoder0~20_combout ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[1][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[1][0]~27 .lut_mask = 16'hCCC0;
defparam \mylcd|line2[1][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N19
dffeas \mylcd|line2[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][0] .is_wysiwyg = "true";
defparam \mylcd|line2[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N10
cycloneive_lcell_comb \mylcd|line2~28 (
// Equation(s):
// \mylcd|line2~28_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [0])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~28 .lut_mask = 16'h0200;
defparam \mylcd|line2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N12
cycloneive_lcell_comb \mylcd|Decoder0~21 (
// Equation(s):
// \mylcd|Decoder0~21_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & !\mylcd|ptr [1]))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~21 .lut_mask = 16'h0202;
defparam \mylcd|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N14
cycloneive_lcell_comb \mylcd|line2[9][0]~29 (
// Equation(s):
// \mylcd|line2[9][0]~29_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\mylcd|Decoder0~21_combout ) # (\mylcd|always1~1_combout )))

	.dataa(\mylcd|Decoder0~21_combout ),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[9][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[9][0]~29 .lut_mask = 16'hF0A0;
defparam \mylcd|line2[9][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N11
dffeas \mylcd|line2[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~28_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][0] .is_wysiwyg = "true";
defparam \mylcd|line2[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~19 (
// Equation(s):
// \mylcd|curbuf[0]~19_combout  = (\mylcd|Add2~0_combout  & (\mylcd|Add2~1_combout )) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[1][0]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[9][0]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[1][0]~q ),
	.datad(\mylcd|line2[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~19 .lut_mask = 16'hD9C8;
defparam \mylcd|curbuf[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~20 (
// Equation(s):
// \mylcd|curbuf[0]~20_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~19_combout  & ((\mylcd|line2[5][0]~q ))) # (!\mylcd|curbuf[0]~19_combout  & (\mylcd|line2[13][0]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[0]~19_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[13][0]~q ),
	.datac(\mylcd|line2[5][0]~q ),
	.datad(\mylcd|curbuf[0]~19_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~20 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~21 (
// Equation(s):
// \mylcd|curbuf[0]~21_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[0]~18_combout  & ((\mylcd|curbuf[0]~20_combout ))) # (!\mylcd|curbuf[0]~18_combout  & (\mylcd|curbuf[0]~13_combout )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[0]~18_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[0]~13_combout ),
	.datac(\mylcd|curbuf[0]~18_combout ),
	.datad(\mylcd|curbuf[0]~20_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~21 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N28
cycloneive_lcell_comb \mylcd|LessThan2~0 (
// Equation(s):
// \mylcd|LessThan2~0_combout  = (!\mylcd|index [3] & (((!\mylcd|index [1] & !\mylcd|index [0])) # (!\mylcd|index [2])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [3]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~0 .lut_mask = 16'h0133;
defparam \mylcd|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N30
cycloneive_lcell_comb \mylcd|LessThan2~1 (
// Equation(s):
// \mylcd|LessThan2~1_combout  = (!\mylcd|index [5] & ((\mylcd|LessThan2~0_combout ) # (!\mylcd|index [4])))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|LessThan2~0_combout ),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~1 .lut_mask = 16'h00DD;
defparam \mylcd|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N16
cycloneive_lcell_comb \mylcd|line1[1][0]~0 (
// Equation(s):
// \mylcd|line1[1][0]~0_combout  = (\mylcd|always1~1_combout  & \myps2|PS2|PS2_Data_In|received_data_en~q )

	.dataa(\mylcd|always1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\mylcd|line1[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][0]~0 .lut_mask = 16'hAA00;
defparam \mylcd|line1[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N11
dffeas \mylcd|line1[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][0] .is_wysiwyg = "true";
defparam \mylcd|line1[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N8
cycloneive_lcell_comb \mylcd|Add1~0 (
// Equation(s):
// \mylcd|Add1~0_combout  = \mylcd|index [0] $ (\mylcd|index [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~0 .lut_mask = 16'h0FF0;
defparam \mylcd|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N13
dffeas \mylcd|line1[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][0] .is_wysiwyg = "true";
defparam \mylcd|line1[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N22
cycloneive_lcell_comb \mylcd|line1[7][0]~feeder (
// Equation(s):
// \mylcd|line1[7][0]~feeder_combout  = \mylcd|line2[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N23
dffeas \mylcd|line1[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][0] .is_wysiwyg = "true";
defparam \mylcd|line1[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y41_N25
dffeas \mylcd|line1[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][0] .is_wysiwyg = "true";
defparam \mylcd|line1[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N24
cycloneive_lcell_comb \mylcd|Add1~1 (
// Equation(s):
// \mylcd|Add1~1_combout  = \mylcd|index [2] $ (((\mylcd|index [0]) # (\mylcd|index [1])))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~1 .lut_mask = 16'h333C;
defparam \mylcd|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N24
cycloneive_lcell_comb \mylcd|curbuf[0]~2 (
// Equation(s):
// \mylcd|curbuf[0]~2_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[7][0]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[3][0]~q )))))

	.dataa(\mylcd|line1[7][0]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[3][0]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~2 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N12
cycloneive_lcell_comb \mylcd|curbuf[0]~3 (
// Equation(s):
// \mylcd|curbuf[0]~3_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[0]~2_combout  & (\mylcd|line1[5][0]~q )) # (!\mylcd|curbuf[0]~2_combout  & ((\mylcd|line1[1][0]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[0]~2_combout ))))

	.dataa(\mylcd|line1[5][0]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[1][0]~q ),
	.datad(\mylcd|curbuf[0]~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~3 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N10
cycloneive_lcell_comb \mylcd|line1[0][0]~feeder (
// Equation(s):
// \mylcd|line1[0][0]~feeder_combout  = \mylcd|line2[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N11
dffeas \mylcd|line1[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][0] .is_wysiwyg = "true";
defparam \mylcd|line1[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N28
cycloneive_lcell_comb \mylcd|line1[6][0]~feeder (
// Equation(s):
// \mylcd|line1[6][0]~feeder_combout  = \mylcd|line2[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N29
dffeas \mylcd|line1[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][0] .is_wysiwyg = "true";
defparam \mylcd|line1[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y39_N15
dffeas \mylcd|line1[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][0] .is_wysiwyg = "true";
defparam \mylcd|line1[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~9 (
// Equation(s):
// \mylcd|curbuf[0]~9_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[6][0]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[2][0]~q )))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[6][0]~q ),
	.datac(\mylcd|line1[2][0]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~9 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N25
dffeas \mylcd|line1[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][0] .is_wysiwyg = "true";
defparam \mylcd|line1[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N24
cycloneive_lcell_comb \mylcd|curbuf[0]~10 (
// Equation(s):
// \mylcd|curbuf[0]~10_combout  = (\mylcd|curbuf[0]~9_combout  & (((\mylcd|line1[4][0]~q ) # (!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[0]~9_combout  & (\mylcd|line1[0][0]~q  & ((\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[0][0]~q ),
	.datab(\mylcd|curbuf[0]~9_combout ),
	.datac(\mylcd|line1[4][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~10 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N6
cycloneive_lcell_comb \mylcd|Add1~2 (
// Equation(s):
// \mylcd|Add1~2_combout  = \mylcd|index [3] $ (((\mylcd|index [2] & ((\mylcd|index [1]) # (\mylcd|index [0])))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [3]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~2 .lut_mask = 16'h36CC;
defparam \mylcd|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N30
cycloneive_lcell_comb \mylcd|line1[9][0]~feeder (
// Equation(s):
// \mylcd|line1[9][0]~feeder_combout  = \mylcd|line2[9][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N31
dffeas \mylcd|line1[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][0] .is_wysiwyg = "true";
defparam \mylcd|line1[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y41_N17
dffeas \mylcd|line1[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][0] .is_wysiwyg = "true";
defparam \mylcd|line1[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N16
cycloneive_lcell_comb \mylcd|curbuf[0]~6 (
// Equation(s):
// \mylcd|curbuf[0]~6_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[9][0]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[11][0]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|line1[9][0]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][0]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~6 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N4
cycloneive_lcell_comb \mylcd|line1[15][0]~feeder (
// Equation(s):
// \mylcd|line1[15][0]~feeder_combout  = \mylcd|line2[15][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y41_N5
dffeas \mylcd|line1[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][0] .is_wysiwyg = "true";
defparam \mylcd|line1[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y41_N27
dffeas \mylcd|line1[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][0] .is_wysiwyg = "true";
defparam \mylcd|line1[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~7 (
// Equation(s):
// \mylcd|curbuf[0]~7_combout  = (\mylcd|curbuf[0]~6_combout  & (((\mylcd|line1[13][0]~q ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[0]~6_combout  & (\mylcd|line1[15][0]~q  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|curbuf[0]~6_combout ),
	.datab(\mylcd|line1[15][0]~q ),
	.datac(\mylcd|line1[13][0]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~7 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N19
dffeas \mylcd|line1[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][0] .is_wysiwyg = "true";
defparam \mylcd|line1[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N0
cycloneive_lcell_comb \mylcd|line1[8][0]~feeder (
// Equation(s):
// \mylcd|line1[8][0]~feeder_combout  = \mylcd|line2[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N1
dffeas \mylcd|line1[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][0] .is_wysiwyg = "true";
defparam \mylcd|line1[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~4 (
// Equation(s):
// \mylcd|curbuf[0]~4_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[8][0]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[10][0]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][0]~q ),
	.datad(\mylcd|line1[8][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~4 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N5
dffeas \mylcd|line1[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][0] .is_wysiwyg = "true";
defparam \mylcd|line1[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N0
cycloneive_lcell_comb \mylcd|line1[14][0]~feeder (
// Equation(s):
// \mylcd|line1[14][0]~feeder_combout  = \mylcd|line2[14][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N1
dffeas \mylcd|line1[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][0] .is_wysiwyg = "true";
defparam \mylcd|line1[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~5 (
// Equation(s):
// \mylcd|curbuf[0]~5_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[0]~4_combout  & (\mylcd|line1[12][0]~q )) # (!\mylcd|curbuf[0]~4_combout  & ((\mylcd|line1[14][0]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[0]~4_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[0]~4_combout ),
	.datac(\mylcd|line1[12][0]~q ),
	.datad(\mylcd|line1[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~5 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N20
cycloneive_lcell_comb \mylcd|curbuf[0]~8 (
// Equation(s):
// \mylcd|curbuf[0]~8_combout  = (\mylcd|index [0] & (((\mylcd|Add1~2_combout ) # (\mylcd|curbuf[0]~5_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[0]~7_combout  & (!\mylcd|Add1~2_combout )))

	.dataa(\mylcd|curbuf[0]~7_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[0]~5_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~8 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~11 (
// Equation(s):
// \mylcd|curbuf[0]~11_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[0]~8_combout  & ((\mylcd|curbuf[0]~10_combout ))) # (!\mylcd|curbuf[0]~8_combout  & (\mylcd|curbuf[0]~3_combout )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[0]~8_combout ))))

	.dataa(\mylcd|curbuf[0]~3_combout ),
	.datab(\mylcd|curbuf[0]~10_combout ),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[0]~8_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~11 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N0
cycloneive_lcell_comb \mylcd|Equal2~0 (
// Equation(s):
// \mylcd|Equal2~0_combout  = (!\mylcd|index [4] & (!\mylcd|index [2] & (!\mylcd|index [3] & !\mylcd|index [5])))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~0 .lut_mask = 16'h0001;
defparam \mylcd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N10
cycloneive_lcell_comb \mylcd|Equal6~0 (
// Equation(s):
// \mylcd|Equal6~0_combout  = (!\mylcd|index [1] & (\mylcd|index [2] & (!\mylcd|index [3] & !\mylcd|index [5])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~0 .lut_mask = 16'h0004;
defparam \mylcd|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N20
cycloneive_lcell_comb \mylcd|lcd_data[7]~5 (
// Equation(s):
// \mylcd|lcd_data[7]~5_combout  = (!\mylcd|Equal2~0_combout  & ((\mylcd|index [4] $ (\mylcd|index [0])) # (!\mylcd|Equal6~0_combout )))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal6~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[7]~5 .lut_mask = 16'h1233;
defparam \mylcd|lcd_data[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~22 (
// Equation(s):
// \mylcd|curbuf[0]~22_combout  = (\mylcd|lcd_data[7]~5_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[0]~11_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[0]~21_combout ))))

	.dataa(\mylcd|curbuf[0]~21_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|curbuf[0]~11_combout ),
	.datad(\mylcd|lcd_data[7]~5_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~22 .lut_mask = 16'hE200;
defparam \mylcd|curbuf[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N16
cycloneive_lcell_comb \mylcd|curbuf[0]~23 (
// Equation(s):
// \mylcd|curbuf[0]~23_combout  = (\mylcd|curbuf[0]~22_combout ) # ((\mylcd|index [1] & (\mylcd|Equal2~0_combout  & !\mylcd|index [0])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[0]~22_combout ),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~23 .lut_mask = 16'hCCEC;
defparam \mylcd|curbuf[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N28
cycloneive_lcell_comb \mylcd|lcd_data[0]~3 (
// Equation(s):
// \mylcd|lcd_data[0]~3_combout  = (!\mylcd|state1 [0] & (!\mylcd|state1 [1] & ((!\mylcd|LessThan3~0_combout ) # (!\mylcd|index [5]))))

	.dataa(\mylcd|state1 [0]),
	.datab(\mylcd|state1 [1]),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[0]~3 .lut_mask = 16'h0111;
defparam \mylcd|lcd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N17
dffeas \mylcd|lcd_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[0]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[0] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N0
cycloneive_lcell_comb \mylcd|line2~34 (
// Equation(s):
// \mylcd|line2~34_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~3_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~34 .lut_mask = 16'hAA00;
defparam \mylcd|line2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N1
dffeas \mylcd|line2[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][1] .is_wysiwyg = "true";
defparam \mylcd|line2[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N10
cycloneive_lcell_comb \mylcd|line2~33 (
// Equation(s):
// \mylcd|line2~33_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~2_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~33 .lut_mask = 16'hAA00;
defparam \mylcd|line2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N11
dffeas \mylcd|line2[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][1] .is_wysiwyg = "true";
defparam \mylcd|line2[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~34 (
// Equation(s):
// \mylcd|curbuf[1]~34_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][1]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][1]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[8][1]~q ),
	.datac(\mylcd|line2[0][1]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~34 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N24
cycloneive_lcell_comb \mylcd|line2~35 (
// Equation(s):
// \mylcd|line2~35_combout  = (\mylcd|Decoder0~4_combout  & \myps2|last_data_received [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~35 .lut_mask = 16'hF000;
defparam \mylcd|line2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N25
dffeas \mylcd|line2[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][1] .is_wysiwyg = "true";
defparam \mylcd|line2[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N20
cycloneive_lcell_comb \mylcd|line2~32 (
// Equation(s):
// \mylcd|line2~32_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~32 .lut_mask = 16'hF000;
defparam \mylcd|line2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N21
dffeas \mylcd|line2[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][1] .is_wysiwyg = "true";
defparam \mylcd|line2[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N14
cycloneive_lcell_comb \mylcd|curbuf[1]~35 (
// Equation(s):
// \mylcd|curbuf[1]~35_combout  = (\mylcd|curbuf[1]~34_combout  & ((\mylcd|line2[4][1]~q ) # ((!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[1]~34_combout  & (((\mylcd|Add2~0_combout  & \mylcd|line2[12][1]~q ))))

	.dataa(\mylcd|curbuf[1]~34_combout ),
	.datab(\mylcd|line2[4][1]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[12][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~35 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N28
cycloneive_lcell_comb \mylcd|line2~44 (
// Equation(s):
// \mylcd|line2~44_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~44 .lut_mask = 16'h0800;
defparam \mylcd|line2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N29
dffeas \mylcd|line2[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][1] .is_wysiwyg = "true";
defparam \mylcd|line2[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N22
cycloneive_lcell_comb \mylcd|line2~46 (
// Equation(s):
// \mylcd|line2~46_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~46 .lut_mask = 16'h0200;
defparam \mylcd|line2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N23
dffeas \mylcd|line2[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][1] .is_wysiwyg = "true";
defparam \mylcd|line2[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N22
cycloneive_lcell_comb \mylcd|line2~45 (
// Equation(s):
// \mylcd|line2~45_combout  = (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & (\myps2|last_data_received [1] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~45 .lut_mask = 16'h0020;
defparam \mylcd|line2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N23
dffeas \mylcd|line2[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][1] .is_wysiwyg = "true";
defparam \mylcd|line2[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N22
cycloneive_lcell_comb \mylcd|curbuf[1]~41 (
// Equation(s):
// \mylcd|curbuf[1]~41_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|line2[1][1]~q ) # (\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][1]~q  & ((!\mylcd|Add2~0_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[9][1]~q ),
	.datac(\mylcd|line2[1][1]~q ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~41 .lut_mask = 16'hAAE4;
defparam \mylcd|curbuf[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N8
cycloneive_lcell_comb \mylcd|line2~47 (
// Equation(s):
// \mylcd|line2~47_combout  = (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [2] & (\myps2|last_data_received [1] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~47 .lut_mask = 16'h0080;
defparam \mylcd|line2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N9
dffeas \mylcd|line2[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][1] .is_wysiwyg = "true";
defparam \mylcd|line2[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~42 (
// Equation(s):
// \mylcd|curbuf[1]~42_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[1]~41_combout  & ((\mylcd|line2[5][1]~q ))) # (!\mylcd|curbuf[1]~41_combout  & (\mylcd|line2[13][1]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[1]~41_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[13][1]~q ),
	.datac(\mylcd|curbuf[1]~41_combout ),
	.datad(\mylcd|line2[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~42 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N18
cycloneive_lcell_comb \mylcd|line2~39 (
// Equation(s):
// \mylcd|line2~39_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [1] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~39 .lut_mask = 16'h8000;
defparam \mylcd|line2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N19
dffeas \mylcd|line2[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][1] .is_wysiwyg = "true";
defparam \mylcd|line2[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N8
cycloneive_lcell_comb \mylcd|line2~36 (
// Equation(s):
// \mylcd|line2~36_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [1] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~36 .lut_mask = 16'h4000;
defparam \mylcd|line2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N9
dffeas \mylcd|line2[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][1] .is_wysiwyg = "true";
defparam \mylcd|line2[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N20
cycloneive_lcell_comb \mylcd|line2~37 (
// Equation(s):
// \mylcd|line2~37_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (\myps2|last_data_received [1] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~37 .lut_mask = 16'h8000;
defparam \mylcd|line2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N21
dffeas \mylcd|line2[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][1] .is_wysiwyg = "true";
defparam \mylcd|line2[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N6
cycloneive_lcell_comb \mylcd|line2~38 (
// Equation(s):
// \mylcd|line2~38_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myps2|last_data_received [1] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~38 .lut_mask = 16'h2000;
defparam \mylcd|line2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N7
dffeas \mylcd|line2[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][1] .is_wysiwyg = "true";
defparam \mylcd|line2[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~36 (
// Equation(s):
// \mylcd|curbuf[1]~36_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[15][1]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & ((\mylcd|line2[11][1]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[15][1]~q ),
	.datad(\mylcd|line2[11][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~36 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[1]~37 (
// Equation(s):
// \mylcd|curbuf[1]~37_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[1]~36_combout  & (\mylcd|line2[7][1]~q )) # (!\mylcd|curbuf[1]~36_combout  & ((\mylcd|line2[3][1]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[1]~36_combout ))))

	.dataa(\mylcd|line2[7][1]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[3][1]~q ),
	.datad(\mylcd|curbuf[1]~36_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~37 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N2
cycloneive_lcell_comb \mylcd|line2~43 (
// Equation(s):
// \mylcd|line2~43_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~43 .lut_mask = 16'hF000;
defparam \mylcd|line2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N3
dffeas \mylcd|line2[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][1] .is_wysiwyg = "true";
defparam \mylcd|line2[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N14
cycloneive_lcell_comb \mylcd|line2~40 (
// Equation(s):
// \mylcd|line2~40_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~40 .lut_mask = 16'hF000;
defparam \mylcd|line2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y39_N15
dffeas \mylcd|line2[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][1] .is_wysiwyg = "true";
defparam \mylcd|line2[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N12
cycloneive_lcell_comb \mylcd|line2~41 (
// Equation(s):
// \mylcd|line2~41_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~41 .lut_mask = 16'hF000;
defparam \mylcd|line2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N13
dffeas \mylcd|line2[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][1] .is_wysiwyg = "true";
defparam \mylcd|line2[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N22
cycloneive_lcell_comb \mylcd|line2~42 (
// Equation(s):
// \mylcd|line2~42_combout  = (\mylcd|Decoder0~16_combout  & \myps2|last_data_received [1])

	.dataa(\mylcd|Decoder0~16_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~42 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N23
dffeas \mylcd|line2[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][1] .is_wysiwyg = "true";
defparam \mylcd|line2[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~38 (
// Equation(s):
// \mylcd|curbuf[1]~38_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[14][1]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & ((\mylcd|line2[10][1]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[14][1]~q ),
	.datad(\mylcd|line2[10][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~38 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~39 (
// Equation(s):
// \mylcd|curbuf[1]~39_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[1]~38_combout  & (\mylcd|line2[6][1]~q )) # (!\mylcd|curbuf[1]~38_combout  & ((\mylcd|line2[2][1]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[1]~38_combout ))))

	.dataa(\mylcd|line2[6][1]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[2][1]~q ),
	.datad(\mylcd|curbuf[1]~38_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~39 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~40 (
// Equation(s):
// \mylcd|curbuf[1]~40_combout  = (\mylcd|index [1] & (((\mylcd|index [0])))) # (!\mylcd|index [1] & ((\mylcd|index [0] & (\mylcd|curbuf[1]~37_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[1]~39_combout )))))

	.dataa(\mylcd|curbuf[1]~37_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[1]~39_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~40 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~43 (
// Equation(s):
// \mylcd|curbuf[1]~43_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[1]~40_combout  & ((\mylcd|curbuf[1]~42_combout ))) # (!\mylcd|curbuf[1]~40_combout  & (\mylcd|curbuf[1]~35_combout )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[1]~40_combout ))))

	.dataa(\mylcd|curbuf[1]~35_combout ),
	.datab(\mylcd|curbuf[1]~42_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[1]~40_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~43 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y39_N23
dffeas \mylcd|line1[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][1] .is_wysiwyg = "true";
defparam \mylcd|line1[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y39_N13
dffeas \mylcd|line1[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][1] .is_wysiwyg = "true";
defparam \mylcd|line1[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N22
cycloneive_lcell_comb \mylcd|curbuf[1]~26 (
// Equation(s):
// \mylcd|curbuf[1]~26_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[15][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[11][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[11][1]~q ),
	.datad(\mylcd|line1[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~26 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y39_N9
dffeas \mylcd|line1[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][1] .is_wysiwyg = "true";
defparam \mylcd|line1[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y39_N11
dffeas \mylcd|line1[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][1] .is_wysiwyg = "true";
defparam \mylcd|line1[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N8
cycloneive_lcell_comb \mylcd|curbuf[1]~27 (
// Equation(s):
// \mylcd|curbuf[1]~27_combout  = (\mylcd|curbuf[1]~26_combout  & (((\mylcd|line1[7][1]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[1]~26_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[3][1]~q ))))

	.dataa(\mylcd|curbuf[1]~26_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[7][1]~q ),
	.datad(\mylcd|line1[3][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~27 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y39_N27
dffeas \mylcd|line1[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][1] .is_wysiwyg = "true";
defparam \mylcd|line1[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y39_N17
dffeas \mylcd|line1[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][1] .is_wysiwyg = "true";
defparam \mylcd|line1[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y39_N31
dffeas \mylcd|line1[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][1] .is_wysiwyg = "true";
defparam \mylcd|line1[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y39_N21
dffeas \mylcd|line1[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][1] .is_wysiwyg = "true";
defparam \mylcd|line1[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~28 (
// Equation(s):
// \mylcd|curbuf[1]~28_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[14][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[10][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][1]~q ),
	.datad(\mylcd|line1[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~28 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~29 (
// Equation(s):
// \mylcd|curbuf[1]~29_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~28_combout  & ((\mylcd|line1[6][1]~q ))) # (!\mylcd|curbuf[1]~28_combout  & (\mylcd|line1[2][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~28_combout ))))

	.dataa(\mylcd|line1[2][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[6][1]~q ),
	.datad(\mylcd|curbuf[1]~28_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~29 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~30 (
// Equation(s):
// \mylcd|curbuf[1]~30_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[1]~29_combout ) # (!\mylcd|index [1])))) # (!\mylcd|index [0] & (\mylcd|curbuf[1]~27_combout  & ((!\mylcd|index [1]))))

	.dataa(\mylcd|curbuf[1]~27_combout ),
	.datab(\mylcd|curbuf[1]~29_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~30 .lut_mask = 16'hC0FA;
defparam \mylcd|curbuf[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N13
dffeas \mylcd|line1[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][1] .is_wysiwyg = "true";
defparam \mylcd|line1[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y39_N27
dffeas \mylcd|line1[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][1] .is_wysiwyg = "true";
defparam \mylcd|line1[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N6
cycloneive_lcell_comb \mylcd|line1[12][1]~feeder (
// Equation(s):
// \mylcd|line1[12][1]~feeder_combout  = \mylcd|line2[12][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N7
dffeas \mylcd|line1[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][1] .is_wysiwyg = "true";
defparam \mylcd|line1[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y39_N1
dffeas \mylcd|line1[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][1] .is_wysiwyg = "true";
defparam \mylcd|line1[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~31 (
// Equation(s):
// \mylcd|curbuf[1]~31_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[12][1]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[8][1]~q )))))

	.dataa(\mylcd|line1[12][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[8][1]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~31 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~32 (
// Equation(s):
// \mylcd|curbuf[1]~32_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~31_combout  & ((\mylcd|line1[4][1]~q ))) # (!\mylcd|curbuf[1]~31_combout  & (\mylcd|line1[0][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~31_combout ))))

	.dataa(\mylcd|line1[0][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][1]~q ),
	.datad(\mylcd|curbuf[1]~31_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~32 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y40_N25
dffeas \mylcd|line1[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][1] .is_wysiwyg = "true";
defparam \mylcd|line1[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y39_N31
dffeas \mylcd|line1[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][1] .is_wysiwyg = "true";
defparam \mylcd|line1[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~24 (
// Equation(s):
// \mylcd|curbuf[1]~24_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[13][1]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[9][1]~q )))))

	.dataa(\mylcd|line1[13][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[9][1]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~24 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N21
dffeas \mylcd|line1[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][1] .is_wysiwyg = "true";
defparam \mylcd|line1[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N16
cycloneive_lcell_comb \mylcd|line1[5][1]~feeder (
// Equation(s):
// \mylcd|line1[5][1]~feeder_combout  = \mylcd|line2[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y39_N17
dffeas \mylcd|line1[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][1] .is_wysiwyg = "true";
defparam \mylcd|line1[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~25 (
// Equation(s):
// \mylcd|curbuf[1]~25_combout  = (\mylcd|curbuf[1]~24_combout  & (((\mylcd|line1[5][1]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[1]~24_combout  & (\mylcd|Add1~2_combout  & (\mylcd|line1[1][1]~q )))

	.dataa(\mylcd|curbuf[1]~24_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][1]~q ),
	.datad(\mylcd|line1[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~25 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[1]~33 (
// Equation(s):
// \mylcd|curbuf[1]~33_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[1]~30_combout  & (\mylcd|curbuf[1]~32_combout )) # (!\mylcd|curbuf[1]~30_combout  & ((\mylcd|curbuf[1]~25_combout ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[1]~30_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[1]~30_combout ),
	.datac(\mylcd|curbuf[1]~32_combout ),
	.datad(\mylcd|curbuf[1]~25_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~33 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~44 (
// Equation(s):
// \mylcd|curbuf[1]~44_combout  = (\mylcd|lcd_data[7]~5_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[1]~33_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[1]~43_combout ))))

	.dataa(\mylcd|curbuf[1]~43_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|lcd_data[7]~5_combout ),
	.datad(\mylcd|curbuf[1]~33_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~44 .lut_mask = 16'hE020;
defparam \mylcd|curbuf[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~45 (
// Equation(s):
// \mylcd|curbuf[1]~45_combout  = (\mylcd|curbuf[1]~44_combout ) # ((\mylcd|index [0] & (\mylcd|Equal2~0_combout  & \mylcd|index [1])))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[1]~44_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~45 .lut_mask = 16'hFF80;
defparam \mylcd|curbuf[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N27
dffeas \mylcd|lcd_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[1]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[1] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N6
cycloneive_lcell_comb \mylcd|line2~55 (
// Equation(s):
// \mylcd|line2~55_combout  = (\myps2|last_data_received [2] & (\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~5_combout )))

	.dataa(\myps2|last_data_received [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~55 .lut_mask = 16'h8000;
defparam \mylcd|line2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N7
dffeas \mylcd|line2[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][2] .is_wysiwyg = "true";
defparam \mylcd|line2[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N10
cycloneive_lcell_comb \mylcd|line2~54 (
// Equation(s):
// \mylcd|line2~54_combout  = (\mylcd|Decoder0~9_combout  & (\myps2|last_data_received [2] & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~54 .lut_mask = 16'h0800;
defparam \mylcd|line2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N11
dffeas \mylcd|line2[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~54_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][2] .is_wysiwyg = "true";
defparam \mylcd|line2[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N0
cycloneive_lcell_comb \mylcd|line2~53 (
// Equation(s):
// \mylcd|line2~53_combout  = (\mylcd|Decoder0~9_combout  & (\myps2|last_data_received [2] & (\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~53 .lut_mask = 16'h8000;
defparam \mylcd|line2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N1
dffeas \mylcd|line2[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][2] .is_wysiwyg = "true";
defparam \mylcd|line2[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~58 (
// Equation(s):
// \mylcd|curbuf[2]~58_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[15][2]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][2]~q ))))

	.dataa(\mylcd|line2[11][2]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[15][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~58 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N4
cycloneive_lcell_comb \mylcd|line2~52 (
// Equation(s):
// \mylcd|line2~52_combout  = (\myps2|last_data_received [2] & (\mylcd|ptr [1] & (!\mylcd|ptr [2] & \mylcd|Decoder0~5_combout )))

	.dataa(\myps2|last_data_received [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~52 .lut_mask = 16'h0800;
defparam \mylcd|line2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N5
dffeas \mylcd|line2[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~52_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][2] .is_wysiwyg = "true";
defparam \mylcd|line2[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N18
cycloneive_lcell_comb \mylcd|curbuf[2]~59 (
// Equation(s):
// \mylcd|curbuf[2]~59_combout  = (\mylcd|curbuf[2]~58_combout  & ((\mylcd|line2[7][2]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[2]~58_combout  & (((\mylcd|line2[3][2]~q  & \mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[7][2]~q ),
	.datab(\mylcd|curbuf[2]~58_combout ),
	.datac(\mylcd|line2[3][2]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~59 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N26
cycloneive_lcell_comb \mylcd|line2~59 (
// Equation(s):
// \mylcd|line2~59_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~17_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~59 .lut_mask = 16'hCC00;
defparam \mylcd|line2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N27
dffeas \mylcd|line2[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][2] .is_wysiwyg = "true";
defparam \mylcd|line2[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N26
cycloneive_lcell_comb \mylcd|line2~58 (
// Equation(s):
// \mylcd|line2~58_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~16_combout )

	.dataa(\myps2|last_data_received [2]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~58 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N27
dffeas \mylcd|line2[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~58_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][2] .is_wysiwyg = "true";
defparam \mylcd|line2[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N16
cycloneive_lcell_comb \mylcd|line2~57 (
// Equation(s):
// \mylcd|line2~57_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~57 .lut_mask = 16'hF000;
defparam \mylcd|line2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N17
dffeas \mylcd|line2[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~57_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][2] .is_wysiwyg = "true";
defparam \mylcd|line2[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~60 (
// Equation(s):
// \mylcd|curbuf[2]~60_combout  = (\mylcd|Add2~1_combout  & (\mylcd|Add2~0_combout )) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][2]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][2]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[10][2]~q ),
	.datad(\mylcd|line2[14][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~60 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y39_N28
cycloneive_lcell_comb \mylcd|line2~56 (
// Equation(s):
// \mylcd|line2~56_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~56 .lut_mask = 16'hCC00;
defparam \mylcd|line2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y39_N29
dffeas \mylcd|line2[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~56_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][2] .is_wysiwyg = "true";
defparam \mylcd|line2[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N6
cycloneive_lcell_comb \mylcd|curbuf[2]~61 (
// Equation(s):
// \mylcd|curbuf[2]~61_combout  = (\mylcd|curbuf[2]~60_combout  & ((\mylcd|line2[6][2]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[2]~60_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[2][2]~q ))))

	.dataa(\mylcd|line2[6][2]~q ),
	.datab(\mylcd|curbuf[2]~60_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~61 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~62 (
// Equation(s):
// \mylcd|curbuf[2]~62_combout  = (\mylcd|index [1] & (((\mylcd|index [0])))) # (!\mylcd|index [1] & ((\mylcd|index [0] & (\mylcd|curbuf[2]~59_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[2]~61_combout )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[2]~59_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[2]~61_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~62 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N26
cycloneive_lcell_comb \mylcd|line2~61 (
// Equation(s):
// \mylcd|line2~61_combout  = (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & (\myps2|last_data_received [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~61 .lut_mask = 16'h0020;
defparam \mylcd|line2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N27
dffeas \mylcd|line2[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~61_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][2] .is_wysiwyg = "true";
defparam \mylcd|line2[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N26
cycloneive_lcell_comb \mylcd|line2~62 (
// Equation(s):
// \mylcd|line2~62_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [2])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~62 .lut_mask = 16'h0200;
defparam \mylcd|line2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N27
dffeas \mylcd|line2[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~62_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][2] .is_wysiwyg = "true";
defparam \mylcd|line2[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~63 (
// Equation(s):
// \mylcd|curbuf[2]~63_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[1][2]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[9][2]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[1][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~63 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N20
cycloneive_lcell_comb \mylcd|line2~63 (
// Equation(s):
// \mylcd|line2~63_combout  = (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [2] & (\myps2|last_data_received [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~63 .lut_mask = 16'h0080;
defparam \mylcd|line2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N21
dffeas \mylcd|line2[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~63_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][2] .is_wysiwyg = "true";
defparam \mylcd|line2[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N0
cycloneive_lcell_comb \mylcd|line2~60 (
// Equation(s):
// \mylcd|line2~60_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [2])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~60 .lut_mask = 16'h0800;
defparam \mylcd|line2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N1
dffeas \mylcd|line2[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~60_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][2] .is_wysiwyg = "true";
defparam \mylcd|line2[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N0
cycloneive_lcell_comb \mylcd|curbuf[2]~64 (
// Equation(s):
// \mylcd|curbuf[2]~64_combout  = (\mylcd|curbuf[2]~63_combout  & ((\mylcd|line2[5][2]~q ) # ((!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[2]~63_combout  & (((\mylcd|line2[13][2]~q  & \mylcd|Add2~0_combout ))))

	.dataa(\mylcd|curbuf[2]~63_combout ),
	.datab(\mylcd|line2[5][2]~q ),
	.datac(\mylcd|line2[13][2]~q ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~64 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N10
cycloneive_lcell_comb \mylcd|line2~48 (
// Equation(s):
// \mylcd|line2~48_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~1_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~48 .lut_mask = 16'hCC00;
defparam \mylcd|line2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N11
dffeas \mylcd|line2[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][2] .is_wysiwyg = "true";
defparam \mylcd|line2[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N4
cycloneive_lcell_comb \mylcd|line2~49 (
// Equation(s):
// \mylcd|line2~49_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~49 .lut_mask = 16'hCC00;
defparam \mylcd|line2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N5
dffeas \mylcd|line2[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][2] .is_wysiwyg = "true";
defparam \mylcd|line2[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N18
cycloneive_lcell_comb \mylcd|line2~50 (
// Equation(s):
// \mylcd|line2~50_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~50 .lut_mask = 16'hF000;
defparam \mylcd|line2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N19
dffeas \mylcd|line2[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][2] .is_wysiwyg = "true";
defparam \mylcd|line2[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~56 (
// Equation(s):
// \mylcd|curbuf[2]~56_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[0][2]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[8][2]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[0][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~56 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N2
cycloneive_lcell_comb \mylcd|line2~51 (
// Equation(s):
// \mylcd|line2~51_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~51 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N3
dffeas \mylcd|line2[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][2] .is_wysiwyg = "true";
defparam \mylcd|line2[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~57 (
// Equation(s):
// \mylcd|curbuf[2]~57_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[2]~56_combout  & ((\mylcd|line2[4][2]~q ))) # (!\mylcd|curbuf[2]~56_combout  & (\mylcd|line2[12][2]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[2]~56_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[12][2]~q ),
	.datac(\mylcd|curbuf[2]~56_combout ),
	.datad(\mylcd|line2[4][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~57 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N18
cycloneive_lcell_comb \mylcd|curbuf[2]~65 (
// Equation(s):
// \mylcd|curbuf[2]~65_combout  = (\mylcd|curbuf[2]~62_combout  & ((\mylcd|curbuf[2]~64_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[2]~62_combout  & (((\mylcd|index [1] & \mylcd|curbuf[2]~57_combout ))))

	.dataa(\mylcd|curbuf[2]~62_combout ),
	.datab(\mylcd|curbuf[2]~64_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[2]~57_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~65 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N25
dffeas \mylcd|line1[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][2] .is_wysiwyg = "true";
defparam \mylcd|line1[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N17
dffeas \mylcd|line1[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][2] .is_wysiwyg = "true";
defparam \mylcd|line1[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N16
cycloneive_lcell_comb \mylcd|curbuf[2]~53 (
// Equation(s):
// \mylcd|curbuf[2]~53_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|line1[6][2]~q ) # ((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|line1[14][2]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[6][2]~q ),
	.datac(\mylcd|line1[14][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~53 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N27
dffeas \mylcd|line1[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][2] .is_wysiwyg = "true";
defparam \mylcd|line1[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N16
cycloneive_lcell_comb \mylcd|line1[12][2]~feeder (
// Equation(s):
// \mylcd|line1[12][2]~feeder_combout  = \mylcd|line2[12][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N17
dffeas \mylcd|line1[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][2] .is_wysiwyg = "true";
defparam \mylcd|line1[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N26
cycloneive_lcell_comb \mylcd|curbuf[2]~54 (
// Equation(s):
// \mylcd|curbuf[2]~54_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[2]~53_combout  & (\mylcd|line1[4][2]~q )) # (!\mylcd|curbuf[2]~53_combout  & ((\mylcd|line1[12][2]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[2]~53_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[2]~53_combout ),
	.datac(\mylcd|line1[4][2]~q ),
	.datad(\mylcd|line1[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~54 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N1
dffeas \mylcd|line1[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][2] .is_wysiwyg = "true";
defparam \mylcd|line1[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N19
dffeas \mylcd|line1[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][2] .is_wysiwyg = "true";
defparam \mylcd|line1[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N18
cycloneive_lcell_comb \mylcd|curbuf[2]~50 (
// Equation(s):
// \mylcd|curbuf[2]~50_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[9][2]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[11][2]~q )))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[9][2]~q ),
	.datac(\mylcd|line1[11][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~50 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N29
dffeas \mylcd|line1[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][2] .is_wysiwyg = "true";
defparam \mylcd|line1[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N22
cycloneive_lcell_comb \mylcd|line1[3][2]~feeder (
// Equation(s):
// \mylcd|line1[3][2]~feeder_combout  = \mylcd|line2[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N23
dffeas \mylcd|line1[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][2] .is_wysiwyg = "true";
defparam \mylcd|line1[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~51 (
// Equation(s):
// \mylcd|curbuf[2]~51_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[2]~50_combout  & (\mylcd|line1[1][2]~q )) # (!\mylcd|curbuf[2]~50_combout  & ((\mylcd|line1[3][2]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[2]~50_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[2]~50_combout ),
	.datac(\mylcd|line1[1][2]~q ),
	.datad(\mylcd|line1[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~51 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N8
cycloneive_lcell_comb \mylcd|line1[8][2]~feeder (
// Equation(s):
// \mylcd|line1[8][2]~feeder_combout  = \mylcd|line2[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N9
dffeas \mylcd|line1[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][2] .is_wysiwyg = "true";
defparam \mylcd|line1[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N3
dffeas \mylcd|line1[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][2] .is_wysiwyg = "true";
defparam \mylcd|line1[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~48 (
// Equation(s):
// \mylcd|curbuf[2]~48_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[8][2]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[10][2]~q )))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[8][2]~q ),
	.datac(\mylcd|line1[10][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~48 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N5
dffeas \mylcd|line1[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][2] .is_wysiwyg = "true";
defparam \mylcd|line1[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N6
cycloneive_lcell_comb \mylcd|line1[2][2]~feeder (
// Equation(s):
// \mylcd|line1[2][2]~feeder_combout  = \mylcd|line2[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N7
dffeas \mylcd|line1[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][2] .is_wysiwyg = "true";
defparam \mylcd|line1[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~49 (
// Equation(s):
// \mylcd|curbuf[2]~49_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[2]~48_combout  & (\mylcd|line1[0][2]~q )) # (!\mylcd|curbuf[2]~48_combout  & ((\mylcd|line1[2][2]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[2]~48_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[2]~48_combout ),
	.datac(\mylcd|line1[0][2]~q ),
	.datad(\mylcd|line1[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~49 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N14
cycloneive_lcell_comb \mylcd|curbuf[2]~52 (
// Equation(s):
// \mylcd|curbuf[2]~52_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|index [0])))) # (!\mylcd|Add1~1_combout  & ((\mylcd|index [0] & ((\mylcd|curbuf[2]~49_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[2]~51_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[2]~51_combout ),
	.datac(\mylcd|curbuf[2]~49_combout ),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~52 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N23
dffeas \mylcd|line1[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][2] .is_wysiwyg = "true";
defparam \mylcd|line1[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N11
dffeas \mylcd|line1[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][2] .is_wysiwyg = "true";
defparam \mylcd|line1[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~46 (
// Equation(s):
// \mylcd|curbuf[2]~46_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|line1[7][2]~q ) # ((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|line1[15][2]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[7][2]~q ),
	.datac(\mylcd|line1[15][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~46 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N20
cycloneive_lcell_comb \mylcd|line1[5][2]~feeder (
// Equation(s):
// \mylcd|line1[5][2]~feeder_combout  = \mylcd|line2[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N21
dffeas \mylcd|line1[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][2] .is_wysiwyg = "true";
defparam \mylcd|line1[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y39_N25
dffeas \mylcd|line1[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][2] .is_wysiwyg = "true";
defparam \mylcd|line1[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~47 (
// Equation(s):
// \mylcd|curbuf[2]~47_combout  = (\mylcd|curbuf[2]~46_combout  & ((\mylcd|line1[5][2]~q ) # ((!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[2]~46_combout  & (((\mylcd|line1[13][2]~q  & \mylcd|Add1~0_combout ))))

	.dataa(\mylcd|curbuf[2]~46_combout ),
	.datab(\mylcd|line1[5][2]~q ),
	.datac(\mylcd|line1[13][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~47 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~55 (
// Equation(s):
// \mylcd|curbuf[2]~55_combout  = (\mylcd|curbuf[2]~52_combout  & ((\mylcd|curbuf[2]~54_combout ) # ((!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[2]~52_combout  & (((\mylcd|Add1~1_combout  & \mylcd|curbuf[2]~47_combout ))))

	.dataa(\mylcd|curbuf[2]~54_combout ),
	.datab(\mylcd|curbuf[2]~52_combout ),
	.datac(\mylcd|Add1~1_combout ),
	.datad(\mylcd|curbuf[2]~47_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~55 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N20
cycloneive_lcell_comb \mylcd|curbuf[2]~66 (
// Equation(s):
// \mylcd|curbuf[2]~66_combout  = (\mylcd|lcd_data[7]~5_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[2]~55_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[2]~65_combout ))))

	.dataa(\mylcd|lcd_data[7]~5_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|curbuf[2]~65_combout ),
	.datad(\mylcd|curbuf[2]~55_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~66 .lut_mask = 16'hA820;
defparam \mylcd|curbuf[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~67 (
// Equation(s):
// \mylcd|curbuf[2]~67_combout  = (\mylcd|curbuf[2]~66_combout ) # ((\mylcd|index [0] & \mylcd|Equal2~0_combout ))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[2]~66_combout ),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~67 .lut_mask = 16'hECEC;
defparam \mylcd|curbuf[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N5
dffeas \mylcd|lcd_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[2]~67_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[2] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N6
cycloneive_lcell_comb \mylcd|line2~65 (
// Equation(s):
// \mylcd|line2~65_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~2_combout )

	.dataa(\myps2|last_data_received [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~65 .lut_mask = 16'hAA00;
defparam \mylcd|line2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N7
dffeas \mylcd|line2[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][3] .is_wysiwyg = "true";
defparam \mylcd|line2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N12
cycloneive_lcell_comb \mylcd|line2~66 (
// Equation(s):
// \mylcd|line2~66_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~66 .lut_mask = 16'hCC00;
defparam \mylcd|line2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N13
dffeas \mylcd|line2[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~66_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][3] .is_wysiwyg = "true";
defparam \mylcd|line2[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~78 (
// Equation(s):
// \mylcd|curbuf[3]~78_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][3]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][3]~q )))))

	.dataa(\mylcd|line2[0][3]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[8][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~78 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N28
cycloneive_lcell_comb \mylcd|line2~67 (
// Equation(s):
// \mylcd|line2~67_combout  = (\mylcd|Decoder0~4_combout  & \myps2|last_data_received [3])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~4_combout ),
	.datac(\myps2|last_data_received [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~67 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N29
dffeas \mylcd|line2[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~67_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][3] .is_wysiwyg = "true";
defparam \mylcd|line2[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N28
cycloneive_lcell_comb \mylcd|line2~64 (
// Equation(s):
// \mylcd|line2~64_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~64 .lut_mask = 16'hF000;
defparam \mylcd|line2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N29
dffeas \mylcd|line2[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~64_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][3] .is_wysiwyg = "true";
defparam \mylcd|line2[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N22
cycloneive_lcell_comb \mylcd|curbuf[3]~79 (
// Equation(s):
// \mylcd|curbuf[3]~79_combout  = (\mylcd|curbuf[3]~78_combout  & (((\mylcd|line2[4][3]~q )) # (!\mylcd|Add2~0_combout ))) # (!\mylcd|curbuf[3]~78_combout  & (\mylcd|Add2~0_combout  & ((\mylcd|line2[12][3]~q ))))

	.dataa(\mylcd|curbuf[3]~78_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[4][3]~q ),
	.datad(\mylcd|line2[12][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~79 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N12
cycloneive_lcell_comb \mylcd|line2~68 (
// Equation(s):
// \mylcd|line2~68_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (\myps2|last_data_received [3] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~68 .lut_mask = 16'h8000;
defparam \mylcd|line2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N13
dffeas \mylcd|line2[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~68_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][3] .is_wysiwyg = "true";
defparam \mylcd|line2[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N10
cycloneive_lcell_comb \mylcd|line2~71 (
// Equation(s):
// \mylcd|line2~71_combout  = (\myps2|last_data_received [3] & (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~71 .lut_mask = 16'h8000;
defparam \mylcd|line2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N11
dffeas \mylcd|line2[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~71_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][3] .is_wysiwyg = "true";
defparam \mylcd|line2[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N0
cycloneive_lcell_comb \mylcd|line2~70 (
// Equation(s):
// \mylcd|line2~70_combout  = (\myps2|last_data_received [3] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [2] & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~70 .lut_mask = 16'h0800;
defparam \mylcd|line2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N1
dffeas \mylcd|line2[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~70_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][3] .is_wysiwyg = "true";
defparam \mylcd|line2[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~80 (
// Equation(s):
// \mylcd|curbuf[3]~80_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[7][3]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[3][3]~q  & \mylcd|Add2~1_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[7][3]~q ),
	.datac(\mylcd|line2[3][3]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~80 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N30
cycloneive_lcell_comb \mylcd|line2~69 (
// Equation(s):
// \mylcd|line2~69_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myps2|last_data_received [3] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~69 .lut_mask = 16'h2000;
defparam \mylcd|line2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N31
dffeas \mylcd|line2[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~69_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][3] .is_wysiwyg = "true";
defparam \mylcd|line2[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~81 (
// Equation(s):
// \mylcd|curbuf[3]~81_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|curbuf[3]~80_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|curbuf[3]~80_combout  & (\mylcd|line2[15][3]~q )) # (!\mylcd|curbuf[3]~80_combout  & ((\mylcd|line2[11][3]~q )))))

	.dataa(\mylcd|line2[15][3]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|curbuf[3]~80_combout ),
	.datad(\mylcd|line2[11][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~81 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N14
cycloneive_lcell_comb \mylcd|line2~72 (
// Equation(s):
// \mylcd|line2~72_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~72 .lut_mask = 16'hCC00;
defparam \mylcd|line2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N15
dffeas \mylcd|line2[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~72_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][3] .is_wysiwyg = "true";
defparam \mylcd|line2[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N6
cycloneive_lcell_comb \mylcd|line2~75 (
// Equation(s):
// \mylcd|line2~75_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~75 .lut_mask = 16'hF000;
defparam \mylcd|line2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N7
dffeas \mylcd|line2[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~75_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][3] .is_wysiwyg = "true";
defparam \mylcd|line2[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N10
cycloneive_lcell_comb \mylcd|line2~74 (
// Equation(s):
// \mylcd|line2~74_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~16_combout )

	.dataa(\myps2|last_data_received [3]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~74 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N11
dffeas \mylcd|line2[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~74_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][3] .is_wysiwyg = "true";
defparam \mylcd|line2[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N24
cycloneive_lcell_comb \mylcd|line2~73 (
// Equation(s):
// \mylcd|line2~73_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~15_combout )

	.dataa(\myps2|last_data_received [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~73 .lut_mask = 16'hAA00;
defparam \mylcd|line2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N25
dffeas \mylcd|line2[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~73_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][3] .is_wysiwyg = "true";
defparam \mylcd|line2[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N16
cycloneive_lcell_comb \mylcd|curbuf[3]~82 (
// Equation(s):
// \mylcd|curbuf[3]~82_combout  = (\mylcd|Add2~1_combout  & (\mylcd|Add2~0_combout )) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][3]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][3]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[10][3]~q ),
	.datad(\mylcd|line2[14][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~82 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N18
cycloneive_lcell_comb \mylcd|curbuf[3]~83 (
// Equation(s):
// \mylcd|curbuf[3]~83_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[3]~82_combout  & ((\mylcd|line2[6][3]~q ))) # (!\mylcd|curbuf[3]~82_combout  & (\mylcd|line2[2][3]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[3]~82_combout ))))

	.dataa(\mylcd|line2[2][3]~q ),
	.datab(\mylcd|line2[6][3]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|curbuf[3]~82_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~83 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N4
cycloneive_lcell_comb \mylcd|curbuf[3]~84 (
// Equation(s):
// \mylcd|curbuf[3]~84_combout  = (\mylcd|index [0] & ((\mylcd|index [1]) # ((\mylcd|curbuf[3]~81_combout )))) # (!\mylcd|index [0] & (!\mylcd|index [1] & ((\mylcd|curbuf[3]~83_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[3]~81_combout ),
	.datad(\mylcd|curbuf[3]~83_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~84 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N16
cycloneive_lcell_comb \mylcd|line2~79 (
// Equation(s):
// \mylcd|line2~79_combout  = (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [3] & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\myps2|last_data_received [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~79 .lut_mask = 16'h0080;
defparam \mylcd|line2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N17
dffeas \mylcd|line2[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~79_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][3] .is_wysiwyg = "true";
defparam \mylcd|line2[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N20
cycloneive_lcell_comb \mylcd|line2~76 (
// Equation(s):
// \mylcd|line2~76_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [3])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~76 .lut_mask = 16'h0800;
defparam \mylcd|line2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N21
dffeas \mylcd|line2[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~76_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][3] .is_wysiwyg = "true";
defparam \mylcd|line2[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N30
cycloneive_lcell_comb \mylcd|line2~78 (
// Equation(s):
// \mylcd|line2~78_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [3])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~78 .lut_mask = 16'h0200;
defparam \mylcd|line2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N31
dffeas \mylcd|line2[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~78_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][3] .is_wysiwyg = "true";
defparam \mylcd|line2[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N30
cycloneive_lcell_comb \mylcd|line2~77 (
// Equation(s):
// \mylcd|line2~77_combout  = (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [3] & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\myps2|last_data_received [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~77 .lut_mask = 16'h0008;
defparam \mylcd|line2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N31
dffeas \mylcd|line2[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~77_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][3] .is_wysiwyg = "true";
defparam \mylcd|line2[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~85 (
// Equation(s):
// \mylcd|curbuf[3]~85_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][3]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][3]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[9][3]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[1][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~85 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~86 (
// Equation(s):
// \mylcd|curbuf[3]~86_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~85_combout  & (\mylcd|line2[5][3]~q )) # (!\mylcd|curbuf[3]~85_combout  & ((\mylcd|line2[13][3]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~85_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[5][3]~q ),
	.datac(\mylcd|line2[13][3]~q ),
	.datad(\mylcd|curbuf[3]~85_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~86 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~87 (
// Equation(s):
// \mylcd|curbuf[3]~87_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[3]~84_combout  & ((\mylcd|curbuf[3]~86_combout ))) # (!\mylcd|curbuf[3]~84_combout  & (\mylcd|curbuf[3]~79_combout )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[3]~84_combout ))))

	.dataa(\mylcd|curbuf[3]~79_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[3]~84_combout ),
	.datad(\mylcd|curbuf[3]~86_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~87 .lut_mask = 16'hF838;
defparam \mylcd|curbuf[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N2
cycloneive_lcell_comb \mylcd|line1[14][3]~feeder (
// Equation(s):
// \mylcd|line1[14][3]~feeder_combout  = \mylcd|line2[14][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N3
dffeas \mylcd|line1[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][3] .is_wysiwyg = "true";
defparam \mylcd|line1[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N28
cycloneive_lcell_comb \mylcd|line1[8][3]~feeder (
// Equation(s):
// \mylcd|line1[8][3]~feeder_combout  = \mylcd|line2[8][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N29
dffeas \mylcd|line1[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][3] .is_wysiwyg = "true";
defparam \mylcd|line1[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y39_N15
dffeas \mylcd|line1[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][3] .is_wysiwyg = "true";
defparam \mylcd|line1[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~70 (
// Equation(s):
// \mylcd|curbuf[3]~70_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[8][3]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[10][3]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[8][3]~q ),
	.datac(\mylcd|line1[10][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~70 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N9
dffeas \mylcd|line1[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][3] .is_wysiwyg = "true";
defparam \mylcd|line1[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~71 (
// Equation(s):
// \mylcd|curbuf[3]~71_combout  = (\mylcd|curbuf[3]~70_combout  & (((\mylcd|line1[12][3]~q ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[3]~70_combout  & (\mylcd|line1[14][3]~q  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|line1[14][3]~q ),
	.datab(\mylcd|curbuf[3]~70_combout ),
	.datac(\mylcd|line1[12][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~71 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N21
dffeas \mylcd|line1[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][3] .is_wysiwyg = "true";
defparam \mylcd|line1[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N2
cycloneive_lcell_comb \mylcd|line1[9][3]~feeder (
// Equation(s):
// \mylcd|line1[9][3]~feeder_combout  = \mylcd|line2[9][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N3
dffeas \mylcd|line1[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][3] .is_wysiwyg = "true";
defparam \mylcd|line1[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N20
cycloneive_lcell_comb \mylcd|curbuf[3]~72 (
// Equation(s):
// \mylcd|curbuf[3]~72_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][3]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][3]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][3]~q ),
	.datad(\mylcd|line1[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~72 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N7
dffeas \mylcd|line1[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][3] .is_wysiwyg = "true";
defparam \mylcd|line1[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N24
cycloneive_lcell_comb \mylcd|line1[15][3]~feeder (
// Equation(s):
// \mylcd|line1[15][3]~feeder_combout  = \mylcd|line2[15][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N25
dffeas \mylcd|line1[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][3] .is_wysiwyg = "true";
defparam \mylcd|line1[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~73 (
// Equation(s):
// \mylcd|curbuf[3]~73_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~72_combout  & (\mylcd|line1[13][3]~q )) # (!\mylcd|curbuf[3]~72_combout  & ((\mylcd|line1[15][3]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[3]~72_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[3]~72_combout ),
	.datac(\mylcd|line1[13][3]~q ),
	.datad(\mylcd|line1[15][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~73 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N10
cycloneive_lcell_comb \mylcd|curbuf[3]~74 (
// Equation(s):
// \mylcd|curbuf[3]~74_combout  = (\mylcd|index [0] & ((\mylcd|Add1~2_combout ) # ((\mylcd|curbuf[3]~71_combout )))) # (!\mylcd|index [0] & (!\mylcd|Add1~2_combout  & ((\mylcd|curbuf[3]~73_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|curbuf[3]~71_combout ),
	.datad(\mylcd|curbuf[3]~73_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~74 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N20
cycloneive_lcell_comb \mylcd|line1[0][3]~feeder (
// Equation(s):
// \mylcd|line1[0][3]~feeder_combout  = \mylcd|line2[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y39_N21
dffeas \mylcd|line1[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][3] .is_wysiwyg = "true";
defparam \mylcd|line1[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y39_N1
dffeas \mylcd|line1[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][3] .is_wysiwyg = "true";
defparam \mylcd|line1[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N20
cycloneive_lcell_comb \mylcd|line1[6][3]~feeder (
// Equation(s):
// \mylcd|line1[6][3]~feeder_combout  = \mylcd|line2[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N21
dffeas \mylcd|line1[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][3] .is_wysiwyg = "true";
defparam \mylcd|line1[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y39_N7
dffeas \mylcd|line1[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][3] .is_wysiwyg = "true";
defparam \mylcd|line1[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~75 (
// Equation(s):
// \mylcd|curbuf[3]~75_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[6][3]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[2][3]~q )))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[6][3]~q ),
	.datac(\mylcd|line1[2][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~75 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N0
cycloneive_lcell_comb \mylcd|curbuf[3]~76 (
// Equation(s):
// \mylcd|curbuf[3]~76_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[3]~75_combout  & ((\mylcd|line1[4][3]~q ))) # (!\mylcd|curbuf[3]~75_combout  & (\mylcd|line1[0][3]~q )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[3]~75_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[0][3]~q ),
	.datac(\mylcd|line1[4][3]~q ),
	.datad(\mylcd|curbuf[3]~75_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~76 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N15
dffeas \mylcd|line1[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][3] .is_wysiwyg = "true";
defparam \mylcd|line1[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y41_N17
dffeas \mylcd|line1[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][3] .is_wysiwyg = "true";
defparam \mylcd|line1[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y41_N13
dffeas \mylcd|line1[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][3] .is_wysiwyg = "true";
defparam \mylcd|line1[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N10
cycloneive_lcell_comb \mylcd|line1[1][3]~feeder (
// Equation(s):
// \mylcd|line1[1][3]~feeder_combout  = \mylcd|line2[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[1][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y41_N11
dffeas \mylcd|line1[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][3] .is_wysiwyg = "true";
defparam \mylcd|line1[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~68 (
// Equation(s):
// \mylcd|curbuf[3]~68_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[1][3]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[3][3]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[3][3]~q ),
	.datad(\mylcd|line1[1][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~68 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y41_N16
cycloneive_lcell_comb \mylcd|curbuf[3]~69 (
// Equation(s):
// \mylcd|curbuf[3]~69_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~68_combout  & (\mylcd|line1[5][3]~q )) # (!\mylcd|curbuf[3]~68_combout  & ((\mylcd|line1[7][3]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~68_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[5][3]~q ),
	.datac(\mylcd|line1[7][3]~q ),
	.datad(\mylcd|curbuf[3]~68_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~69 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y39_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~77 (
// Equation(s):
// \mylcd|curbuf[3]~77_combout  = (\mylcd|curbuf[3]~74_combout  & ((\mylcd|curbuf[3]~76_combout ) # ((!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[3]~74_combout  & (((\mylcd|Add1~2_combout  & \mylcd|curbuf[3]~69_combout ))))

	.dataa(\mylcd|curbuf[3]~74_combout ),
	.datab(\mylcd|curbuf[3]~76_combout ),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[3]~69_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~77 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y38_N24
cycloneive_lcell_comb \mylcd|curbuf[3]~88 (
// Equation(s):
// \mylcd|curbuf[3]~88_combout  = ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[3]~77_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[3]~87_combout ))) # (!\mylcd|lcd_data[7]~5_combout )

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|lcd_data[7]~5_combout ),
	.datac(\mylcd|curbuf[3]~87_combout ),
	.datad(\mylcd|curbuf[3]~77_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~88 .lut_mask = 16'hFB73;
defparam \mylcd|curbuf[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N12
cycloneive_lcell_comb \mylcd|lcd_data[7]~2 (
// Equation(s):
// \mylcd|lcd_data[7]~2_combout  = (\mylcd|Equal6~0_combout  & (\mylcd|index [4] $ (!\mylcd|index [0])))

	.dataa(\mylcd|index [4]),
	.datab(gnd),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal6~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[7]~2 .lut_mask = 16'hA500;
defparam \mylcd|lcd_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~89 (
// Equation(s):
// \mylcd|curbuf[3]~89_combout  = (\mylcd|curbuf[3]~88_combout  & ((\mylcd|Equal2~0_combout  & (!\mylcd|index [1])) # (!\mylcd|Equal2~0_combout  & ((!\mylcd|lcd_data[7]~2_combout )))))

	.dataa(\mylcd|curbuf[3]~88_combout ),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|lcd_data[7]~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~89 .lut_mask = 16'h082A;
defparam \mylcd|curbuf[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N31
dffeas \mylcd|lcd_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[3]~89_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[3] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N14
cycloneive_lcell_comb \mylcd|line2~83 (
// Equation(s):
// \mylcd|line2~83_combout  = (\mylcd|Decoder0~4_combout  & \myps2|last_data_received [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~83 .lut_mask = 16'hF000;
defparam \mylcd|line2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N15
dffeas \mylcd|line2[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~83_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][4] .is_wysiwyg = "true";
defparam \mylcd|line2[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N14
cycloneive_lcell_comb \mylcd|line2~81 (
// Equation(s):
// \mylcd|line2~81_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~81 .lut_mask = 16'hCC00;
defparam \mylcd|line2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N15
dffeas \mylcd|line2[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~81_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][4] .is_wysiwyg = "true";
defparam \mylcd|line2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N8
cycloneive_lcell_comb \mylcd|line2~82 (
// Equation(s):
// \mylcd|line2~82_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~82 .lut_mask = 16'hCC00;
defparam \mylcd|line2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N9
dffeas \mylcd|line2[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~82_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][4] .is_wysiwyg = "true";
defparam \mylcd|line2[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~100 (
// Equation(s):
// \mylcd|curbuf[4]~100_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][4]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][4]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[0][4]~q ),
	.datac(\mylcd|line2[8][4]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~100 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N30
cycloneive_lcell_comb \mylcd|line2~80 (
// Equation(s):
// \mylcd|line2~80_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~80 .lut_mask = 16'hF000;
defparam \mylcd|line2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N31
dffeas \mylcd|line2[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~80_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][4] .is_wysiwyg = "true";
defparam \mylcd|line2[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N6
cycloneive_lcell_comb \mylcd|curbuf[4]~101 (
// Equation(s):
// \mylcd|curbuf[4]~101_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~100_combout  & (\mylcd|line2[4][4]~q )) # (!\mylcd|curbuf[4]~100_combout  & ((\mylcd|line2[12][4]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[4]~100_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[4][4]~q ),
	.datac(\mylcd|curbuf[4]~100_combout ),
	.datad(\mylcd|line2[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~101 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N18
cycloneive_lcell_comb \mylcd|line2~91 (
// Equation(s):
// \mylcd|line2~91_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~17_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~91 .lut_mask = 16'hCC00;
defparam \mylcd|line2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N19
dffeas \mylcd|line2[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~91_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][4] .is_wysiwyg = "true";
defparam \mylcd|line2[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N30
cycloneive_lcell_comb \mylcd|line2~90 (
// Equation(s):
// \mylcd|line2~90_combout  = (\mylcd|Decoder0~16_combout  & \myps2|last_data_received [4])

	.dataa(\mylcd|Decoder0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~90 .lut_mask = 16'hAA00;
defparam \mylcd|line2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N31
dffeas \mylcd|line2[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~90_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][4] .is_wysiwyg = "true";
defparam \mylcd|line2[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N20
cycloneive_lcell_comb \mylcd|line2~89 (
// Equation(s):
// \mylcd|line2~89_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~89 .lut_mask = 16'hCC00;
defparam \mylcd|line2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N21
dffeas \mylcd|line2[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~89_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][4] .is_wysiwyg = "true";
defparam \mylcd|line2[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~104 (
// Equation(s):
// \mylcd|curbuf[4]~104_combout  = (\mylcd|Add2~1_combout  & (\mylcd|Add2~0_combout )) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][4]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][4]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[10][4]~q ),
	.datad(\mylcd|line2[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~104 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N26
cycloneive_lcell_comb \mylcd|line2~88 (
// Equation(s):
// \mylcd|line2~88_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~88 .lut_mask = 16'hCC00;
defparam \mylcd|line2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N27
dffeas \mylcd|line2[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~88_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][4] .is_wysiwyg = "true";
defparam \mylcd|line2[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~105 (
// Equation(s):
// \mylcd|curbuf[4]~105_combout  = (\mylcd|curbuf[4]~104_combout  & ((\mylcd|line2[6][4]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[4]~104_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[2][4]~q ))))

	.dataa(\mylcd|line2[6][4]~q ),
	.datab(\mylcd|curbuf[4]~104_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[2][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~105 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N14
cycloneive_lcell_comb \mylcd|line2~87 (
// Equation(s):
// \mylcd|line2~87_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [4] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~87 .lut_mask = 16'h8000;
defparam \mylcd|line2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N15
dffeas \mylcd|line2[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][4] .is_wysiwyg = "true";
defparam \mylcd|line2[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N2
cycloneive_lcell_comb \mylcd|line2~86 (
// Equation(s):
// \mylcd|line2~86_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myps2|last_data_received [4] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~86 .lut_mask = 16'h2000;
defparam \mylcd|line2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N3
dffeas \mylcd|line2[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~86_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][4] .is_wysiwyg = "true";
defparam \mylcd|line2[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N16
cycloneive_lcell_comb \mylcd|line2~85 (
// Equation(s):
// \mylcd|line2~85_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (\myps2|last_data_received [4] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~85 .lut_mask = 16'h8000;
defparam \mylcd|line2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N17
dffeas \mylcd|line2[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][4] .is_wysiwyg = "true";
defparam \mylcd|line2[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~102 (
// Equation(s):
// \mylcd|curbuf[4]~102_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[15][4]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][4]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[11][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~102 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N20
cycloneive_lcell_comb \mylcd|line2~84 (
// Equation(s):
// \mylcd|line2~84_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [4] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~84 .lut_mask = 16'h4000;
defparam \mylcd|line2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N21
dffeas \mylcd|line2[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~84_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][4] .is_wysiwyg = "true";
defparam \mylcd|line2[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N2
cycloneive_lcell_comb \mylcd|curbuf[4]~103 (
// Equation(s):
// \mylcd|curbuf[4]~103_combout  = (\mylcd|curbuf[4]~102_combout  & ((\mylcd|line2[7][4]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[4]~102_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[3][4]~q ))))

	.dataa(\mylcd|line2[7][4]~q ),
	.datab(\mylcd|curbuf[4]~102_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~103 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~106 (
// Equation(s):
// \mylcd|curbuf[4]~106_combout  = (\mylcd|index [1] & (((\mylcd|index [0])))) # (!\mylcd|index [1] & ((\mylcd|index [0] & ((\mylcd|curbuf[4]~103_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[4]~105_combout ))))

	.dataa(\mylcd|curbuf[4]~105_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[4]~103_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~106 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N12
cycloneive_lcell_comb \mylcd|line2~95 (
// Equation(s):
// \mylcd|line2~95_combout  = (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [4] & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~95 .lut_mask = 16'h0080;
defparam \mylcd|line2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N13
dffeas \mylcd|line2[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~95_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][4] .is_wysiwyg = "true";
defparam \mylcd|line2[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N16
cycloneive_lcell_comb \mylcd|line2~92 (
// Equation(s):
// \mylcd|line2~92_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [4])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~92 .lut_mask = 16'h0800;
defparam \mylcd|line2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N17
dffeas \mylcd|line2[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~92_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][4] .is_wysiwyg = "true";
defparam \mylcd|line2[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N18
cycloneive_lcell_comb \mylcd|line2~94 (
// Equation(s):
// \mylcd|line2~94_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [4])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~94 .lut_mask = 16'h0200;
defparam \mylcd|line2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N19
dffeas \mylcd|line2[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~94_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][4] .is_wysiwyg = "true";
defparam \mylcd|line2[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N10
cycloneive_lcell_comb \mylcd|line2~93 (
// Equation(s):
// \mylcd|line2~93_combout  = (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [4] & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~93 .lut_mask = 16'h0008;
defparam \mylcd|line2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N11
dffeas \mylcd|line2[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~93_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][4] .is_wysiwyg = "true";
defparam \mylcd|line2[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~107 (
// Equation(s):
// \mylcd|curbuf[4]~107_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][4]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][4]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[9][4]~q ),
	.datac(\mylcd|line2[1][4]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~107 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~108 (
// Equation(s):
// \mylcd|curbuf[4]~108_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~107_combout  & (\mylcd|line2[5][4]~q )) # (!\mylcd|curbuf[4]~107_combout  & ((\mylcd|line2[13][4]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[4]~107_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[5][4]~q ),
	.datac(\mylcd|line2[13][4]~q ),
	.datad(\mylcd|curbuf[4]~107_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~108 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y40_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~109 (
// Equation(s):
// \mylcd|curbuf[4]~109_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[4]~106_combout  & ((\mylcd|curbuf[4]~108_combout ))) # (!\mylcd|curbuf[4]~106_combout  & (\mylcd|curbuf[4]~101_combout )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[4]~106_combout ))))

	.dataa(\mylcd|curbuf[4]~101_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[4]~106_combout ),
	.datad(\mylcd|curbuf[4]~108_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~109 .lut_mask = 16'hF838;
defparam \mylcd|curbuf[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N31
dffeas \mylcd|line1[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][4] .is_wysiwyg = "true";
defparam \mylcd|line1[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N9
dffeas \mylcd|line1[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][4] .is_wysiwyg = "true";
defparam \mylcd|line1[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N11
dffeas \mylcd|line1[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][4] .is_wysiwyg = "true";
defparam \mylcd|line1[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N13
dffeas \mylcd|line1[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][4] .is_wysiwyg = "true";
defparam \mylcd|line1[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N12
cycloneive_lcell_comb \mylcd|curbuf[4]~90 (
// Equation(s):
// \mylcd|curbuf[4]~90_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[13][4]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[9][4]~q )))))

	.dataa(\mylcd|line1[13][4]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[9][4]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~90 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~91 (
// Equation(s):
// \mylcd|curbuf[4]~91_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~90_combout  & (\mylcd|line1[5][4]~q )) # (!\mylcd|curbuf[4]~90_combout  & ((\mylcd|line1[1][4]~q ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[4]~90_combout ))))

	.dataa(\mylcd|line1[5][4]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][4]~q ),
	.datad(\mylcd|curbuf[4]~90_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~91 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N26
cycloneive_lcell_comb \mylcd|line1[14][4]~feeder (
// Equation(s):
// \mylcd|line1[14][4]~feeder_combout  = \mylcd|line2[14][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N27
dffeas \mylcd|line1[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][4] .is_wysiwyg = "true";
defparam \mylcd|line1[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N21
dffeas \mylcd|line1[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][4] .is_wysiwyg = "true";
defparam \mylcd|line1[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N20
cycloneive_lcell_comb \mylcd|curbuf[4]~94 (
// Equation(s):
// \mylcd|curbuf[4]~94_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[14][4]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[10][4]~q )))))

	.dataa(\mylcd|line1[14][4]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][4]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~94 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N15
dffeas \mylcd|line1[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][4] .is_wysiwyg = "true";
defparam \mylcd|line1[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N16
cycloneive_lcell_comb \mylcd|line1[2][4]~feeder (
// Equation(s):
// \mylcd|line1[2][4]~feeder_combout  = \mylcd|line2[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N17
dffeas \mylcd|line1[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][4] .is_wysiwyg = "true";
defparam \mylcd|line1[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~95 (
// Equation(s):
// \mylcd|curbuf[4]~95_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~94_combout  & (\mylcd|line1[6][4]~q )) # (!\mylcd|curbuf[4]~94_combout  & ((\mylcd|line1[2][4]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[4]~94_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[4]~94_combout ),
	.datac(\mylcd|line1[6][4]~q ),
	.datad(\mylcd|line1[2][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~95 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N18
cycloneive_lcell_comb \mylcd|line1[15][4]~feeder (
// Equation(s):
// \mylcd|line1[15][4]~feeder_combout  = \mylcd|line2[15][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N19
dffeas \mylcd|line1[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][4] .is_wysiwyg = "true";
defparam \mylcd|line1[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y38_N5
dffeas \mylcd|line1[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][4] .is_wysiwyg = "true";
defparam \mylcd|line1[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~92 (
// Equation(s):
// \mylcd|curbuf[4]~92_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[15][4]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[11][4]~q )))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[15][4]~q ),
	.datac(\mylcd|line1[11][4]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~92 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N7
dffeas \mylcd|line1[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][4] .is_wysiwyg = "true";
defparam \mylcd|line1[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N24
cycloneive_lcell_comb \mylcd|line1[3][4]~feeder (
// Equation(s):
// \mylcd|line1[3][4]~feeder_combout  = \mylcd|line2[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y38_N25
dffeas \mylcd|line1[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][4] .is_wysiwyg = "true";
defparam \mylcd|line1[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y38_N6
cycloneive_lcell_comb \mylcd|curbuf[4]~93 (
// Equation(s):
// \mylcd|curbuf[4]~93_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~92_combout  & (\mylcd|line1[7][4]~q )) # (!\mylcd|curbuf[4]~92_combout  & ((\mylcd|line1[3][4]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[4]~92_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[4]~92_combout ),
	.datac(\mylcd|line1[7][4]~q ),
	.datad(\mylcd|line1[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~93 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~96 (
// Equation(s):
// \mylcd|curbuf[4]~96_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[4]~95_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[4]~93_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[4]~95_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[4]~93_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~96 .lut_mask = 16'h8F8A;
defparam \mylcd|curbuf[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N16
cycloneive_lcell_comb \mylcd|line1[12][4]~feeder (
// Equation(s):
// \mylcd|line1[12][4]~feeder_combout  = \mylcd|line2[12][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N17
dffeas \mylcd|line1[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][4] .is_wysiwyg = "true";
defparam \mylcd|line1[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y40_N3
dffeas \mylcd|line1[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][4] .is_wysiwyg = "true";
defparam \mylcd|line1[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N2
cycloneive_lcell_comb \mylcd|curbuf[4]~97 (
// Equation(s):
// \mylcd|curbuf[4]~97_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[12][4]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[8][4]~q )))))

	.dataa(\mylcd|line1[12][4]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[8][4]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~97 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N21
dffeas \mylcd|line1[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][4] .is_wysiwyg = "true";
defparam \mylcd|line1[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y40_N25
dffeas \mylcd|line1[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][4] .is_wysiwyg = "true";
defparam \mylcd|line1[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N20
cycloneive_lcell_comb \mylcd|curbuf[4]~98 (
// Equation(s):
// \mylcd|curbuf[4]~98_combout  = (\mylcd|curbuf[4]~97_combout  & (((\mylcd|line1[4][4]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[4]~97_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[0][4]~q ))))

	.dataa(\mylcd|curbuf[4]~97_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][4]~q ),
	.datad(\mylcd|line1[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~98 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N24
cycloneive_lcell_comb \mylcd|curbuf[4]~99 (
// Equation(s):
// \mylcd|curbuf[4]~99_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[4]~96_combout  & ((\mylcd|curbuf[4]~98_combout ))) # (!\mylcd|curbuf[4]~96_combout  & (\mylcd|curbuf[4]~91_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[4]~96_combout 
// ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[4]~91_combout ),
	.datac(\mylcd|curbuf[4]~96_combout ),
	.datad(\mylcd|curbuf[4]~98_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~99 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N2
cycloneive_lcell_comb \mylcd|lcd_data[7]~4 (
// Equation(s):
// \mylcd|lcd_data[7]~4_combout  = (\mylcd|lcd_data[7]~2_combout ) # ((\mylcd|Equal2~0_combout  & ((\mylcd|index [0]) # (\mylcd|index [1]))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|lcd_data[7]~2_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[7]~4 .lut_mask = 16'hFFC8;
defparam \mylcd|lcd_data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~110 (
// Equation(s):
// \mylcd|curbuf[4]~110_combout  = (!\mylcd|lcd_data[7]~4_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[4]~99_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[4]~109_combout ))))

	.dataa(\mylcd|curbuf[4]~109_combout ),
	.datab(\mylcd|curbuf[4]~99_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|lcd_data[7]~4_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~110 .lut_mask = 16'h00CA;
defparam \mylcd|curbuf[4]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~111 (
// Equation(s):
// \mylcd|curbuf[4]~111_combout  = (\mylcd|curbuf[4]~110_combout ) # ((!\mylcd|index [1] & (\mylcd|Equal2~0_combout  & !\mylcd|index [0])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[4]~110_combout ),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~111 .lut_mask = 16'hCCDC;
defparam \mylcd|curbuf[4]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N1
dffeas \mylcd|lcd_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[4]~111_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[4] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N24
cycloneive_lcell_comb \mylcd|line2~101 (
// Equation(s):
// \mylcd|line2~101_combout  = (\mylcd|Decoder0~14_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~14_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[2][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[2][5]~q ),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~101 .lut_mask = 16'h3350;
defparam \mylcd|line2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N25
dffeas \mylcd|line2[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~101_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][5] .is_wysiwyg = "true";
defparam \mylcd|line2[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N8
cycloneive_lcell_comb \mylcd|line1[2][5]~feeder (
// Equation(s):
// \mylcd|line1[2][5]~feeder_combout  = \mylcd|line2[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N9
dffeas \mylcd|line1[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][5] .is_wysiwyg = "true";
defparam \mylcd|line1[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N30
cycloneive_lcell_comb \mylcd|line2~105 (
// Equation(s):
// \mylcd|line2~105_combout  = (\mylcd|Decoder0~16_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~16_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[10][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[10][5]~q ),
	.datad(\mylcd|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~105 .lut_mask = 16'h3350;
defparam \mylcd|line2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N31
dffeas \mylcd|line2[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~105_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][5] .is_wysiwyg = "true";
defparam \mylcd|line2[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y38_N3
dffeas \mylcd|line1[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][5] .is_wysiwyg = "true";
defparam \mylcd|line1[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N2
cycloneive_lcell_comb \mylcd|curbuf[5]~114 (
// Equation(s):
// \mylcd|curbuf[5]~114_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & (!\mylcd|line1[2][5]~q )) # (!\mylcd|Add1~2_combout  & ((!\mylcd|line1[10][5]~q )))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[2][5]~q ),
	.datac(\mylcd|line1[10][5]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~114 .lut_mask = 16'hBB05;
defparam \mylcd|curbuf[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N22
cycloneive_lcell_comb \mylcd|line2~100 (
// Equation(s):
// \mylcd|line2~100_combout  = (\mylcd|Decoder0~2_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~2_combout  & (((\mylcd|line2[0][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~2_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[0][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~100 .lut_mask = 16'h2272;
defparam \mylcd|line2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N23
dffeas \mylcd|line2[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~100_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][5] .is_wysiwyg = "true";
defparam \mylcd|line2[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y38_N5
dffeas \mylcd|line1[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][5] .is_wysiwyg = "true";
defparam \mylcd|line1[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N0
cycloneive_lcell_comb \mylcd|line2~104 (
// Equation(s):
// \mylcd|line2~104_combout  = (\mylcd|Decoder0~3_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~3_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[8][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[8][5]~q ),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~104 .lut_mask = 16'h3350;
defparam \mylcd|line2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N1
dffeas \mylcd|line2[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~104_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][5] .is_wysiwyg = "true";
defparam \mylcd|line2[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N6
cycloneive_lcell_comb \mylcd|line1[8][5]~feeder (
// Equation(s):
// \mylcd|line1[8][5]~feeder_combout  = \mylcd|line2[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N7
dffeas \mylcd|line1[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][5] .is_wysiwyg = "true";
defparam \mylcd|line1[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~115 (
// Equation(s):
// \mylcd|curbuf[5]~115_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~114_combout  & (!\mylcd|line1[0][5]~q )) # (!\mylcd|curbuf[5]~114_combout  & ((!\mylcd|line1[8][5]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[5]~114_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[5]~114_combout ),
	.datac(\mylcd|line1[0][5]~q ),
	.datad(\mylcd|line1[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~115 .lut_mask = 16'h4C6E;
defparam \mylcd|curbuf[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N14
cycloneive_lcell_comb \mylcd|line2~96 (
// Equation(s):
// \mylcd|line2~96_combout  = (\mylcd|Decoder0~21_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~21_combout  & (((\mylcd|line2[9][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~21_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[9][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~96 .lut_mask = 16'h2272;
defparam \mylcd|line2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N15
dffeas \mylcd|line2[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~96_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][5] .is_wysiwyg = "true";
defparam \mylcd|line2[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N0
cycloneive_lcell_comb \mylcd|line1[9][5]~feeder (
// Equation(s):
// \mylcd|line1[9][5]~feeder_combout  = \mylcd|line2[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N1
dffeas \mylcd|line1[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][5] .is_wysiwyg = "true";
defparam \mylcd|line1[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N4
cycloneive_lcell_comb \mylcd|line2~108 (
// Equation(s):
// \mylcd|line2~108_combout  = (\mylcd|Decoder0~20_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~20_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[1][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[1][5]~q ),
	.datad(\mylcd|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~108 .lut_mask = 16'h3350;
defparam \mylcd|line2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N5
dffeas \mylcd|line2[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~108_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][5] .is_wysiwyg = "true";
defparam \mylcd|line2[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N23
dffeas \mylcd|line1[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][5] .is_wysiwyg = "true";
defparam \mylcd|line1[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N0
cycloneive_lcell_comb \mylcd|line2~97 (
// Equation(s):
// \mylcd|line2~97_combout  = (\mylcd|Decoder0~11_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~11_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[11][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~97 .lut_mask = 16'h3350;
defparam \mylcd|line2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N1
dffeas \mylcd|line2[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~97_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][5] .is_wysiwyg = "true";
defparam \mylcd|line2[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N21
dffeas \mylcd|line1[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][5] .is_wysiwyg = "true";
defparam \mylcd|line1[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N6
cycloneive_lcell_comb \mylcd|line2~109 (
// Equation(s):
// \mylcd|line2~109_combout  = (\mylcd|Decoder0~7_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~7_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[3][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[3][5]~q ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~109 .lut_mask = 16'h3350;
defparam \mylcd|line2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N7
dffeas \mylcd|line2[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][5] .is_wysiwyg = "true";
defparam \mylcd|line2[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N2
cycloneive_lcell_comb \mylcd|line1[3][5]~feeder (
// Equation(s):
// \mylcd|line1[3][5]~feeder_combout  = \mylcd|line2[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N3
dffeas \mylcd|line1[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][5] .is_wysiwyg = "true";
defparam \mylcd|line1[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~116 (
// Equation(s):
// \mylcd|curbuf[5]~116_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((!\mylcd|line1[3][5]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (!\mylcd|line1[11][5]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][5]~q ),
	.datad(\mylcd|line1[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~116 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~117 (
// Equation(s):
// \mylcd|curbuf[5]~117_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~116_combout  & ((!\mylcd|line1[1][5]~q ))) # (!\mylcd|curbuf[5]~116_combout  & (!\mylcd|line1[9][5]~q )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[5]~116_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[9][5]~q ),
	.datac(\mylcd|line1[1][5]~q ),
	.datad(\mylcd|curbuf[5]~116_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~117 .lut_mask = 16'h5F22;
defparam \mylcd|curbuf[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N14
cycloneive_lcell_comb \mylcd|curbuf[5]~118 (
// Equation(s):
// \mylcd|curbuf[5]~118_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[5]~115_combout ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|index [0] & (((!\mylcd|Add1~1_combout  & \mylcd|curbuf[5]~117_combout ))))

	.dataa(\mylcd|curbuf[5]~115_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Add1~1_combout ),
	.datad(\mylcd|curbuf[5]~117_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~118 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N12
cycloneive_lcell_comb \mylcd|line2~102 (
// Equation(s):
// \mylcd|line2~102_combout  = (\mylcd|Decoder0~17_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~17_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[6][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[6][5]~q ),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~102 .lut_mask = 16'h3350;
defparam \mylcd|line2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y38_N13
dffeas \mylcd|line2[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~102_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][5] .is_wysiwyg = "true";
defparam \mylcd|line2[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N8
cycloneive_lcell_comb \mylcd|line1[6][5]~feeder (
// Equation(s):
// \mylcd|line1[6][5]~feeder_combout  = \mylcd|line2[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N9
dffeas \mylcd|line1[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][5] .is_wysiwyg = "true";
defparam \mylcd|line1[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N30
cycloneive_lcell_comb \mylcd|line2~103 (
// Equation(s):
// \mylcd|line2~103_combout  = (\mylcd|Decoder0~4_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~4_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[4][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[4][5]~q ),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~103 .lut_mask = 16'h3350;
defparam \mylcd|line2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N31
dffeas \mylcd|line2[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~103_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][5] .is_wysiwyg = "true";
defparam \mylcd|line2[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N31
dffeas \mylcd|line1[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][5] .is_wysiwyg = "true";
defparam \mylcd|line1[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N24
cycloneive_lcell_comb \mylcd|line2~106 (
// Equation(s):
// \mylcd|line2~106_combout  = (\mylcd|Decoder0~15_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~15_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[14][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[14][5]~q ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~106 .lut_mask = 16'h3350;
defparam \mylcd|line2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N25
dffeas \mylcd|line2[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~106_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][5] .is_wysiwyg = "true";
defparam \mylcd|line2[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N29
dffeas \mylcd|line1[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][5] .is_wysiwyg = "true";
defparam \mylcd|line1[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N26
cycloneive_lcell_comb \mylcd|line2~107 (
// Equation(s):
// \mylcd|line2~107_combout  = (\mylcd|Decoder0~1_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~1_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[12][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[12][5]~q ),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~107 .lut_mask = 16'h3350;
defparam \mylcd|line2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N27
dffeas \mylcd|line2[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~107_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][5] .is_wysiwyg = "true";
defparam \mylcd|line2[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N19
dffeas \mylcd|line1[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][5] .is_wysiwyg = "true";
defparam \mylcd|line1[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~119 (
// Equation(s):
// \mylcd|curbuf[5]~119_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & ((!\mylcd|line1[12][5]~q ))) # (!\mylcd|Add1~0_combout  & (!\mylcd|line1[14][5]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[14][5]~q ),
	.datad(\mylcd|line1[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~119 .lut_mask = 16'h89CD;
defparam \mylcd|curbuf[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~120 (
// Equation(s):
// \mylcd|curbuf[5]~120_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[5]~119_combout  & ((!\mylcd|line1[4][5]~q ))) # (!\mylcd|curbuf[5]~119_combout  & (!\mylcd|line1[6][5]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[5]~119_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[6][5]~q ),
	.datac(\mylcd|line1[4][5]~q ),
	.datad(\mylcd|curbuf[5]~119_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~120 .lut_mask = 16'h5F22;
defparam \mylcd|curbuf[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N18
cycloneive_lcell_comb \mylcd|line2~111 (
// Equation(s):
// \mylcd|line2~111_combout  = (\mylcd|Decoder0~23_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~23_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[5][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[5][5]~q ),
	.datad(\mylcd|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~111 .lut_mask = 16'h3350;
defparam \mylcd|line2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N19
dffeas \mylcd|line2[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~111_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][5] .is_wysiwyg = "true";
defparam \mylcd|line2[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N7
dffeas \mylcd|line1[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][5] .is_wysiwyg = "true";
defparam \mylcd|line1[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N28
cycloneive_lcell_comb \mylcd|line2~99 (
// Equation(s):
// \mylcd|line2~99_combout  = (\mylcd|Decoder0~18_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~18_combout  & (((\mylcd|line2[13][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~18_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[13][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~99 .lut_mask = 16'h2272;
defparam \mylcd|line2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N29
dffeas \mylcd|line2[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~99_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][5] .is_wysiwyg = "true";
defparam \mylcd|line2[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N17
dffeas \mylcd|line1[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][5] .is_wysiwyg = "true";
defparam \mylcd|line1[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N10
cycloneive_lcell_comb \mylcd|line2~98 (
// Equation(s):
// \mylcd|line2~98_combout  = (\mylcd|Decoder0~10_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~10_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[15][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[15][5]~q ),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~98 .lut_mask = 16'h3350;
defparam \mylcd|line2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N11
dffeas \mylcd|line2[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~98_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][5] .is_wysiwyg = "true";
defparam \mylcd|line2[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N13
dffeas \mylcd|line1[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][5] .is_wysiwyg = "true";
defparam \mylcd|line1[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N16
cycloneive_lcell_comb \mylcd|line2~110 (
// Equation(s):
// \mylcd|line2~110_combout  = (\mylcd|Decoder0~13_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~13_combout  & (((\mylcd|line2[7][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~13_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[7][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~110 .lut_mask = 16'h2272;
defparam \mylcd|line2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y40_N17
dffeas \mylcd|line2[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~110_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][5] .is_wysiwyg = "true";
defparam \mylcd|line2[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y38_N11
dffeas \mylcd|line1[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][5] .is_wysiwyg = "true";
defparam \mylcd|line1[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N12
cycloneive_lcell_comb \mylcd|curbuf[5]~112 (
// Equation(s):
// \mylcd|curbuf[5]~112_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((!\mylcd|line1[7][5]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (!\mylcd|line1[15][5]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[15][5]~q ),
	.datad(\mylcd|line1[7][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~112 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~113 (
// Equation(s):
// \mylcd|curbuf[5]~113_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~112_combout  & (!\mylcd|line1[5][5]~q )) # (!\mylcd|curbuf[5]~112_combout  & ((!\mylcd|line1[13][5]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[5]~112_combout ))))

	.dataa(\mylcd|line1[5][5]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[13][5]~q ),
	.datad(\mylcd|curbuf[5]~112_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~113 .lut_mask = 16'h770C;
defparam \mylcd|curbuf[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N24
cycloneive_lcell_comb \mylcd|curbuf[5]~121 (
// Equation(s):
// \mylcd|curbuf[5]~121_combout  = (\mylcd|curbuf[5]~118_combout  & (((\mylcd|curbuf[5]~120_combout )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[5]~118_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[5]~113_combout ))))

	.dataa(\mylcd|curbuf[5]~118_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|curbuf[5]~120_combout ),
	.datad(\mylcd|curbuf[5]~113_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~121 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N26
cycloneive_lcell_comb \mylcd|curbuf[5]~126 (
// Equation(s):
// \mylcd|curbuf[5]~126_combout  = (\mylcd|index [2] & (((!\mylcd|index [1] & !\mylcd|line2[14][5]~q )))) # (!\mylcd|index [2] & (((\mylcd|index [1])) # (!\mylcd|line2[10][5]~q )))

	.dataa(\mylcd|line2[10][5]~q ),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[14][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~126 .lut_mask = 16'h313D;
defparam \mylcd|curbuf[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~127 (
// Equation(s):
// \mylcd|curbuf[5]~127_combout  = (\mylcd|curbuf[5]~126_combout  & (((!\mylcd|line2[12][5]~q ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[5]~126_combout  & (!\mylcd|line2[8][5]~q  & (\mylcd|index [1])))

	.dataa(\mylcd|curbuf[5]~126_combout ),
	.datab(\mylcd|line2[8][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~127 .lut_mask = 16'h1ABA;
defparam \mylcd|curbuf[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N10
cycloneive_lcell_comb \mylcd|curbuf[5]~124 (
// Equation(s):
// \mylcd|curbuf[5]~124_combout  = (\mylcd|index [2] & (!\mylcd|line2[6][5]~q  & (!\mylcd|index [1]))) # (!\mylcd|index [2] & (((\mylcd|index [1]) # (!\mylcd|line2[2][5]~q ))))

	.dataa(\mylcd|line2[6][5]~q ),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~124 .lut_mask = 16'h3437;
defparam \mylcd|curbuf[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~125 (
// Equation(s):
// \mylcd|curbuf[5]~125_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~124_combout  & (!\mylcd|line2[4][5]~q )) # (!\mylcd|curbuf[5]~124_combout  & ((!\mylcd|line2[0][5]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~124_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[4][5]~q ),
	.datac(\mylcd|line2[0][5]~q ),
	.datad(\mylcd|curbuf[5]~124_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~125 .lut_mask = 16'h770A;
defparam \mylcd|curbuf[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y38_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~128 (
// Equation(s):
// \mylcd|curbuf[5]~128_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|index [0]) # (\mylcd|curbuf[5]~125_combout )))) # (!\mylcd|Add2~1_combout  & (\mylcd|curbuf[5]~127_combout  & (!\mylcd|index [0])))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|curbuf[5]~127_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[5]~125_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~128 .lut_mask = 16'hAEA4;
defparam \mylcd|curbuf[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N14
cycloneive_lcell_comb \mylcd|curbuf[5]~129 (
// Equation(s):
// \mylcd|curbuf[5]~129_combout  = (\mylcd|index [1] & (((!\mylcd|index [2])))) # (!\mylcd|index [1] & ((\mylcd|index [2] & (!\mylcd|line2[7][5]~q )) # (!\mylcd|index [2] & ((!\mylcd|line2[3][5]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[7][5]~q ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|line2[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~129 .lut_mask = 16'h1A1F;
defparam \mylcd|curbuf[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~130 (
// Equation(s):
// \mylcd|curbuf[5]~130_combout  = (\mylcd|curbuf[5]~129_combout  & (((!\mylcd|index [1])) # (!\mylcd|line2[5][5]~q ))) # (!\mylcd|curbuf[5]~129_combout  & (((\mylcd|index [1] & !\mylcd|line2[1][5]~q ))))

	.dataa(\mylcd|curbuf[5]~129_combout ),
	.datab(\mylcd|line2[5][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[1][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~130 .lut_mask = 16'h2A7A;
defparam \mylcd|curbuf[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N26
cycloneive_lcell_comb \mylcd|curbuf[5]~122 (
// Equation(s):
// \mylcd|curbuf[5]~122_combout  = (\mylcd|index [1] & (((!\mylcd|index [2])))) # (!\mylcd|index [1] & ((\mylcd|index [2] & (!\mylcd|line2[15][5]~q )) # (!\mylcd|index [2] & ((!\mylcd|line2[11][5]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[15][5]~q ),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~122 .lut_mask = 16'h11AF;
defparam \mylcd|curbuf[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~123 (
// Equation(s):
// \mylcd|curbuf[5]~123_combout  = (\mylcd|curbuf[5]~122_combout  & (((!\mylcd|index [1])) # (!\mylcd|line2[13][5]~q ))) # (!\mylcd|curbuf[5]~122_combout  & (((\mylcd|index [1] & !\mylcd|line2[9][5]~q ))))

	.dataa(\mylcd|curbuf[5]~122_combout ),
	.datab(\mylcd|line2[13][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~123 .lut_mask = 16'h2A7A;
defparam \mylcd|curbuf[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N8
cycloneive_lcell_comb \mylcd|curbuf[5]~131 (
// Equation(s):
// \mylcd|curbuf[5]~131_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[5]~128_combout  & (\mylcd|curbuf[5]~130_combout )) # (!\mylcd|curbuf[5]~128_combout  & ((\mylcd|curbuf[5]~123_combout ))))) # (!\mylcd|index [0] & (\mylcd|curbuf[5]~128_combout ))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[5]~128_combout ),
	.datac(\mylcd|curbuf[5]~130_combout ),
	.datad(\mylcd|curbuf[5]~123_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~131 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N10
cycloneive_lcell_comb \mylcd|curbuf[5]~132 (
// Equation(s):
// \mylcd|curbuf[5]~132_combout  = (!\mylcd|lcd_data[7]~4_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[5]~121_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[5]~131_combout )))))

	.dataa(\mylcd|curbuf[5]~121_combout ),
	.datab(\mylcd|curbuf[5]~131_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|lcd_data[7]~4_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~132 .lut_mask = 16'h00AC;
defparam \mylcd|curbuf[5]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~133 (
// Equation(s):
// \mylcd|curbuf[5]~133_combout  = (\mylcd|curbuf[5]~132_combout ) # ((!\mylcd|index [0] & (\mylcd|Equal2~0_combout  & !\mylcd|index [1])))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[5]~132_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~133 .lut_mask = 16'hFF04;
defparam \mylcd|curbuf[5]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y38_N19
dffeas \mylcd|lcd_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[5]~133_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[5] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N14
cycloneive_lcell_comb \mylcd|Equal6~1 (
// Equation(s):
// \mylcd|Equal6~1_combout  = (!\mylcd|index [0] & !\mylcd|index [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~1 .lut_mask = 16'h000F;
defparam \mylcd|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~156 (
// Equation(s):
// \mylcd|curbuf[0]~156_combout  = (!\mylcd|Equal2~0_combout  & (\mylcd|Equal6~0_combout  & (\mylcd|index [4] $ (!\mylcd|index [0]))))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal6~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~156_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~156 .lut_mask = 16'h2100;
defparam \mylcd|curbuf[0]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N4
cycloneive_lcell_comb \mylcd|line2~112 (
// Equation(s):
// \mylcd|line2~112_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [6])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~112 .lut_mask = 16'h0200;
defparam \mylcd|line2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N5
dffeas \mylcd|line2[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~112_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][6] .is_wysiwyg = "true";
defparam \mylcd|line2[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N24
cycloneive_lcell_comb \mylcd|line2~113 (
// Equation(s):
// \mylcd|line2~113_combout  = (\myps2|last_data_received [6] & (\mylcd|ptr [1] & (!\mylcd|ptr [2] & \mylcd|Decoder0~5_combout )))

	.dataa(\myps2|last_data_received [6]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~113 .lut_mask = 16'h0800;
defparam \mylcd|line2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N25
dffeas \mylcd|line2[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~113_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][6] .is_wysiwyg = "true";
defparam \mylcd|line2[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N4
cycloneive_lcell_comb \mylcd|line2~114 (
// Equation(s):
// \mylcd|line2~114_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myps2|last_data_received [6] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~114 .lut_mask = 16'h2000;
defparam \mylcd|line2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N5
dffeas \mylcd|line2[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~114_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][6] .is_wysiwyg = "true";
defparam \mylcd|line2[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N20
cycloneive_lcell_comb \mylcd|curbuf[6]~144 (
// Equation(s):
// \mylcd|curbuf[6]~144_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[3][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((\mylcd|line2[11][6]~q  & !\mylcd|index [1]))))

	.dataa(\mylcd|line2[3][6]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[11][6]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~144 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N6
cycloneive_lcell_comb \mylcd|line2~115 (
// Equation(s):
// \mylcd|line2~115_combout  = (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [6] & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\myps2|last_data_received [6]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~115 .lut_mask = 16'h0008;
defparam \mylcd|line2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N7
dffeas \mylcd|line2[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~115_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][6] .is_wysiwyg = "true";
defparam \mylcd|line2[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~145 (
// Equation(s):
// \mylcd|curbuf[6]~145_combout  = (\mylcd|curbuf[6]~144_combout  & (((\mylcd|line2[1][6]~q ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~144_combout  & (\mylcd|line2[9][6]~q  & ((\mylcd|index [1]))))

	.dataa(\mylcd|line2[9][6]~q ),
	.datab(\mylcd|curbuf[6]~144_combout ),
	.datac(\mylcd|line2[1][6]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~145 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y41_N6
cycloneive_lcell_comb \mylcd|line2~124 (
// Equation(s):
// \mylcd|line2~124_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \myps2|last_data_received [6])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~124 .lut_mask = 16'h0800;
defparam \mylcd|line2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y41_N7
dffeas \mylcd|line2[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~124_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][6] .is_wysiwyg = "true";
defparam \mylcd|line2[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N26
cycloneive_lcell_comb \mylcd|line2~125 (
// Equation(s):
// \mylcd|line2~125_combout  = (\myps2|last_data_received [6] & (\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~5_combout )))

	.dataa(\myps2|last_data_received [6]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~125 .lut_mask = 16'h8000;
defparam \mylcd|line2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y41_N27
dffeas \mylcd|line2[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~125_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][6] .is_wysiwyg = "true";
defparam \mylcd|line2[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y41_N22
cycloneive_lcell_comb \mylcd|line2~126 (
// Equation(s):
// \mylcd|line2~126_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (\myps2|last_data_received [6] & \mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~126 .lut_mask = 16'h8000;
defparam \mylcd|line2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y41_N23
dffeas \mylcd|line2[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~126_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][6] .is_wysiwyg = "true";
defparam \mylcd|line2[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N18
cycloneive_lcell_comb \mylcd|curbuf[6]~151 (
// Equation(s):
// \mylcd|curbuf[6]~151_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & (\mylcd|line2[7][6]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[15][6]~q )))))

	.dataa(\mylcd|line2[7][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~151 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N0
cycloneive_lcell_comb \mylcd|line2~127 (
// Equation(s):
// \mylcd|line2~127_combout  = (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [6] & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\myps2|last_data_received [6]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~127 .lut_mask = 16'h0080;
defparam \mylcd|line2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N1
dffeas \mylcd|line2[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~127_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][6] .is_wysiwyg = "true";
defparam \mylcd|line2[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~152 (
// Equation(s):
// \mylcd|curbuf[6]~152_combout  = (\mylcd|curbuf[6]~151_combout  & (((\mylcd|line2[5][6]~q ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~151_combout  & (\mylcd|line2[13][6]~q  & ((\mylcd|index [1]))))

	.dataa(\mylcd|line2[13][6]~q ),
	.datab(\mylcd|curbuf[6]~151_combout ),
	.datac(\mylcd|line2[5][6]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~152 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N26
cycloneive_lcell_comb \mylcd|line2~123 (
// Equation(s):
// \mylcd|line2~123_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~123 .lut_mask = 16'hF000;
defparam \mylcd|line2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N27
dffeas \mylcd|line2[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~123_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][6] .is_wysiwyg = "true";
defparam \mylcd|line2[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N20
cycloneive_lcell_comb \mylcd|line2~120 (
// Equation(s):
// \mylcd|line2~120_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~120 .lut_mask = 16'hF000;
defparam \mylcd|line2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N21
dffeas \mylcd|line2[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~120_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][6] .is_wysiwyg = "true";
defparam \mylcd|line2[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N6
cycloneive_lcell_comb \mylcd|line2~121 (
// Equation(s):
// \mylcd|line2~121_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~121 .lut_mask = 16'hF000;
defparam \mylcd|line2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y39_N7
dffeas \mylcd|line2[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~121_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][6] .is_wysiwyg = "true";
defparam \mylcd|line2[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N18
cycloneive_lcell_comb \mylcd|line2~122 (
// Equation(s):
// \mylcd|line2~122_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~16_combout )

	.dataa(\myps2|last_data_received [6]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~122 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N19
dffeas \mylcd|line2[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~122_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][6] .is_wysiwyg = "true";
defparam \mylcd|line2[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~148 (
// Equation(s):
// \mylcd|curbuf[6]~148_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[2][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|index [1] & \mylcd|line2[10][6]~q ))))

	.dataa(\mylcd|line2[2][6]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[10][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~148 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~149 (
// Equation(s):
// \mylcd|curbuf[6]~149_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~148_combout  & (\mylcd|line2[0][6]~q )) # (!\mylcd|curbuf[6]~148_combout  & ((\mylcd|line2[8][6]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~148_combout ))))

	.dataa(\mylcd|line2[0][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[8][6]~q ),
	.datad(\mylcd|curbuf[6]~148_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~149 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N12
cycloneive_lcell_comb \mylcd|line2~117 (
// Equation(s):
// \mylcd|line2~117_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~17_combout )

	.dataa(\myps2|last_data_received [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~117 .lut_mask = 16'hAA00;
defparam \mylcd|line2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y39_N13
dffeas \mylcd|line2[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~117_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][6] .is_wysiwyg = "true";
defparam \mylcd|line2[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y39_N0
cycloneive_lcell_comb \mylcd|line2~118 (
// Equation(s):
// \mylcd|line2~118_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~15_combout )

	.dataa(\myps2|last_data_received [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~118 .lut_mask = 16'hAA00;
defparam \mylcd|line2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y39_N1
dffeas \mylcd|line2[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~118_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][6] .is_wysiwyg = "true";
defparam \mylcd|line2[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N26
cycloneive_lcell_comb \mylcd|curbuf[6]~146 (
// Equation(s):
// \mylcd|curbuf[6]~146_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|index [1]) # ((\mylcd|line2[6][6]~q )))) # (!\mylcd|Add2~1_combout  & (!\mylcd|index [1] & ((\mylcd|line2[14][6]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[6][6]~q ),
	.datad(\mylcd|line2[14][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~146 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N0
cycloneive_lcell_comb \mylcd|line2~119 (
// Equation(s):
// \mylcd|line2~119_combout  = (\mylcd|Decoder0~4_combout  & \myps2|last_data_received [6])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~4_combout ),
	.datac(\myps2|last_data_received [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~119 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N1
dffeas \mylcd|line2[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~119_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][6] .is_wysiwyg = "true";
defparam \mylcd|line2[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N24
cycloneive_lcell_comb \mylcd|line2~116 (
// Equation(s):
// \mylcd|line2~116_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~1_combout )

	.dataa(\myps2|last_data_received [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~116 .lut_mask = 16'hAA00;
defparam \mylcd|line2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N25
dffeas \mylcd|line2[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~116_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][6] .is_wysiwyg = "true";
defparam \mylcd|line2[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~147 (
// Equation(s):
// \mylcd|curbuf[6]~147_combout  = (\mylcd|curbuf[6]~146_combout  & ((\mylcd|line2[4][6]~q ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~146_combout  & (((\mylcd|index [1] & \mylcd|line2[12][6]~q ))))

	.dataa(\mylcd|curbuf[6]~146_combout ),
	.datab(\mylcd|line2[4][6]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~147 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~150 (
// Equation(s):
// \mylcd|curbuf[6]~150_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|index [0]) # (\mylcd|curbuf[6]~147_combout )))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[6]~149_combout  & (!\mylcd|index [0])))

	.dataa(\mylcd|curbuf[6]~149_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~147_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~150 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N6
cycloneive_lcell_comb \mylcd|curbuf[6]~153 (
// Equation(s):
// \mylcd|curbuf[6]~153_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[6]~150_combout  & ((\mylcd|curbuf[6]~152_combout ))) # (!\mylcd|curbuf[6]~150_combout  & (\mylcd|curbuf[6]~145_combout )))) # (!\mylcd|index [0] & (((\mylcd|curbuf[6]~150_combout ))))

	.dataa(\mylcd|curbuf[6]~145_combout ),
	.datab(\mylcd|curbuf[6]~152_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~150_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~153_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~153 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[6]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N19
dffeas \mylcd|line1[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][6] .is_wysiwyg = "true";
defparam \mylcd|line1[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y40_N13
dffeas \mylcd|line1[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][6] .is_wysiwyg = "true";
defparam \mylcd|line1[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~141 (
// Equation(s):
// \mylcd|curbuf[6]~141_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[0][6]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[2][6]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[0][6]~q ),
	.datac(\mylcd|line1[2][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~141 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N0
cycloneive_lcell_comb \mylcd|line1[6][6]~feeder (
// Equation(s):
// \mylcd|line1[6][6]~feeder_combout  = \mylcd|line2[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y40_N1
dffeas \mylcd|line1[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][6] .is_wysiwyg = "true";
defparam \mylcd|line1[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y40_N31
dffeas \mylcd|line1[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][6] .is_wysiwyg = "true";
defparam \mylcd|line1[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y40_N30
cycloneive_lcell_comb \mylcd|curbuf[6]~142 (
// Equation(s):
// \mylcd|curbuf[6]~142_combout  = (\mylcd|curbuf[6]~141_combout  & (((\mylcd|line1[4][6]~q ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[6]~141_combout  & (\mylcd|line1[6][6]~q  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|curbuf[6]~141_combout ),
	.datab(\mylcd|line1[6][6]~q ),
	.datac(\mylcd|line1[4][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~142 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N2
cycloneive_lcell_comb \mylcd|line1[9][6]~feeder (
// Equation(s):
// \mylcd|line1[9][6]~feeder_combout  = \mylcd|line2[9][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N3
dffeas \mylcd|line1[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][6] .is_wysiwyg = "true";
defparam \mylcd|line1[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N5
dffeas \mylcd|line1[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][6] .is_wysiwyg = "true";
defparam \mylcd|line1[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~138 (
// Equation(s):
// \mylcd|curbuf[6]~138_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[9][6]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[11][6]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[9][6]~q ),
	.datac(\mylcd|line1[11][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~138 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N8
cycloneive_lcell_comb \mylcd|line1[15][6]~feeder (
// Equation(s):
// \mylcd|line1[15][6]~feeder_combout  = \mylcd|line2[15][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N9
dffeas \mylcd|line1[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][6] .is_wysiwyg = "true";
defparam \mylcd|line1[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N31
dffeas \mylcd|line1[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][6] .is_wysiwyg = "true";
defparam \mylcd|line1[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N30
cycloneive_lcell_comb \mylcd|curbuf[6]~139 (
// Equation(s):
// \mylcd|curbuf[6]~139_combout  = (\mylcd|curbuf[6]~138_combout  & (((\mylcd|line1[13][6]~q ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[6]~138_combout  & (\mylcd|line1[15][6]~q  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|curbuf[6]~138_combout ),
	.datab(\mylcd|line1[15][6]~q ),
	.datac(\mylcd|line1[13][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~139 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N11
dffeas \mylcd|line1[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][6] .is_wysiwyg = "true";
defparam \mylcd|line1[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N13
dffeas \mylcd|line1[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][6] .is_wysiwyg = "true";
defparam \mylcd|line1[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~136 (
// Equation(s):
// \mylcd|curbuf[6]~136_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[1][6]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[3][6]~q )))))

	.dataa(\mylcd|line1[1][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[3][6]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~136 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y41_N25
dffeas \mylcd|line1[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][6] .is_wysiwyg = "true";
defparam \mylcd|line1[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y41_N15
dffeas \mylcd|line1[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][6] .is_wysiwyg = "true";
defparam \mylcd|line1[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~137 (
// Equation(s):
// \mylcd|curbuf[6]~137_combout  = (\mylcd|curbuf[6]~136_combout  & (((\mylcd|line1[5][6]~q ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[6]~136_combout  & (\mylcd|line1[7][6]~q  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|curbuf[6]~136_combout ),
	.datab(\mylcd|line1[7][6]~q ),
	.datac(\mylcd|line1[5][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~137 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~140 (
// Equation(s):
// \mylcd|curbuf[6]~140_combout  = (\mylcd|index [0] & (((\mylcd|Add1~2_combout )))) # (!\mylcd|index [0] & ((\mylcd|Add1~2_combout  & ((\mylcd|curbuf[6]~137_combout ))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[6]~139_combout ))))

	.dataa(\mylcd|curbuf[6]~139_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[6]~137_combout ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~140 .lut_mask = 16'hFC22;
defparam \mylcd|curbuf[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N6
cycloneive_lcell_comb \mylcd|line1[12][6]~feeder (
// Equation(s):
// \mylcd|line1[12][6]~feeder_combout  = \mylcd|line2[12][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N7
dffeas \mylcd|line1[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][6] .is_wysiwyg = "true";
defparam \mylcd|line1[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y40_N9
dffeas \mylcd|line1[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][6] .is_wysiwyg = "true";
defparam \mylcd|line1[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y40_N13
dffeas \mylcd|line1[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][6] .is_wysiwyg = "true";
defparam \mylcd|line1[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N18
cycloneive_lcell_comb \mylcd|line1[8][6]~feeder (
// Equation(s):
// \mylcd|line1[8][6]~feeder_combout  = \mylcd|line2[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y40_N19
dffeas \mylcd|line1[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line1[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][6] .is_wysiwyg = "true";
defparam \mylcd|line1[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~134 (
// Equation(s):
// \mylcd|curbuf[6]~134_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[8][6]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[10][6]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][6]~q ),
	.datad(\mylcd|line1[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~134 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y40_N8
cycloneive_lcell_comb \mylcd|curbuf[6]~135 (
// Equation(s):
// \mylcd|curbuf[6]~135_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~134_combout  & (\mylcd|line1[12][6]~q )) # (!\mylcd|curbuf[6]~134_combout  & ((\mylcd|line1[14][6]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~134_combout ))))

	.dataa(\mylcd|line1[12][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[14][6]~q ),
	.datad(\mylcd|curbuf[6]~134_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~135 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N26
cycloneive_lcell_comb \mylcd|curbuf[6]~143 (
// Equation(s):
// \mylcd|curbuf[6]~143_combout  = (\mylcd|curbuf[6]~140_combout  & ((\mylcd|curbuf[6]~142_combout ) # ((!\mylcd|index [0])))) # (!\mylcd|curbuf[6]~140_combout  & (((\mylcd|index [0] & \mylcd|curbuf[6]~135_combout ))))

	.dataa(\mylcd|curbuf[6]~142_combout ),
	.datab(\mylcd|curbuf[6]~140_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~135_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~143 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y39_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~154 (
// Equation(s):
// \mylcd|curbuf[6]~154_combout  = (\mylcd|lcd_data[7]~5_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[6]~143_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[6]~153_combout ))))

	.dataa(\mylcd|lcd_data[7]~5_combout ),
	.datab(\mylcd|curbuf[6]~153_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[6]~143_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~154 .lut_mask = 16'hA808;
defparam \mylcd|curbuf[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~155 (
// Equation(s):
// \mylcd|curbuf[6]~155_combout  = (\mylcd|curbuf[6]~154_combout ) # ((\mylcd|curbuf[0]~156_combout  & ((!\mylcd|Equal6~1_combout ) # (!\mylcd|Equal6~0_combout ))))

	.dataa(\mylcd|Equal6~0_combout ),
	.datab(\mylcd|Equal6~1_combout ),
	.datac(\mylcd|curbuf[0]~156_combout ),
	.datad(\mylcd|curbuf[6]~154_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~155_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~155 .lut_mask = 16'hFF70;
defparam \mylcd|curbuf[6]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y40_N17
dffeas \mylcd|lcd_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[6]~155_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[6] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y40_N27
dffeas \mylcd|lcd_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[0]~156_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[7] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N0
cycloneive_lcell_comb \mylcd|lcd_en~0 (
// Equation(s):
// \mylcd|lcd_en~0_combout  = (\mylcd|mstart~q  & ((\mylcd|state2 [0] & (!\mylcd|state2 [1])) # (!\mylcd|state2 [0] & ((\mylcd|lcd_en~q ))))) # (!\mylcd|mstart~q  & (((\mylcd|lcd_en~q ))))

	.dataa(\mylcd|mstart~q ),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|lcd_en~q ),
	.datad(\mylcd|state2 [0]),
	.cin(gnd),
	.combout(\mylcd|lcd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_en~0 .lut_mask = 16'h72F0;
defparam \mylcd|lcd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N1
dffeas \mylcd|lcd_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_en~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_en .is_wysiwyg = "true";
defparam \mylcd|lcd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y40_N21
dffeas \mylcd|lcd_rs (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_data[7]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_rs .is_wysiwyg = "true";
defparam \mylcd|lcd_rs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N14
cycloneive_lcell_comb \hex1|seven_seg_display[0]~9 (
// Equation(s):
// \hex1|seven_seg_display[0]~9_combout  = (\myps2|last_data_received [2] & (!\myps2|last_data_received [1] & (\myps2|last_data_received [0] $ (!\myps2|last_data_received [3])))) # (!\myps2|last_data_received [2] & (\myps2|last_data_received [0] & 
// (\myps2|last_data_received [1] $ (!\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[0]~9 .lut_mask = 16'h6014;
defparam \hex1|seven_seg_display[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N0
cycloneive_lcell_comb \hex1|seven_seg_display[1]~4 (
// Equation(s):
// \hex1|seven_seg_display[1]~4_combout  = (\myps2|last_data_received [3] & ((\myps2|last_data_received [0] & (\myps2|last_data_received [1])) # (!\myps2|last_data_received [0] & ((\myps2|last_data_received [2]))))) # (!\myps2|last_data_received [3] & 
// (\myps2|last_data_received [2] & (\myps2|last_data_received [1] $ (\myps2|last_data_received [0]))))

	.dataa(\myps2|last_data_received [3]),
	.datab(\myps2|last_data_received [1]),
	.datac(\myps2|last_data_received [2]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[1]~4 .lut_mask = 16'h98E0;
defparam \hex1|seven_seg_display[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N16
cycloneive_lcell_comb \hex1|seven_seg_display[2]~5 (
// Equation(s):
// \hex1|seven_seg_display[2]~5_combout  = (\myps2|last_data_received [2] & (\myps2|last_data_received [3] & ((\myps2|last_data_received [1]) # (!\myps2|last_data_received [0])))) # (!\myps2|last_data_received [2] & (!\myps2|last_data_received [3] & 
// (\myps2|last_data_received [1] & !\myps2|last_data_received [0])))

	.dataa(\myps2|last_data_received [2]),
	.datab(\myps2|last_data_received [3]),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[2]~5 .lut_mask = 16'h8098;
defparam \hex1|seven_seg_display[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N12
cycloneive_lcell_comb \hex1|seven_seg_display[3]~10 (
// Equation(s):
// \hex1|seven_seg_display[3]~10_combout  = (\myps2|last_data_received [1] & ((\myps2|last_data_received [2] & ((\myps2|last_data_received [0]))) # (!\myps2|last_data_received [2] & (\myps2|last_data_received [3] & !\myps2|last_data_received [0])))) # 
// (!\myps2|last_data_received [1] & (!\myps2|last_data_received [3] & (\myps2|last_data_received [2] $ (\myps2|last_data_received [0]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[3]~10 .lut_mask = 16'h8924;
defparam \hex1|seven_seg_display[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N24
cycloneive_lcell_comb \hex1|seven_seg_display[4]~6 (
// Equation(s):
// \hex1|seven_seg_display[4]~6_combout  = (\myps2|last_data_received [1] & (((\myps2|last_data_received [0] & !\myps2|last_data_received [3])))) # (!\myps2|last_data_received [1] & ((\myps2|last_data_received [2] & ((!\myps2|last_data_received [3]))) # 
// (!\myps2|last_data_received [2] & (\myps2|last_data_received [0]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[4]~6 .lut_mask = 16'h10F4;
defparam \hex1|seven_seg_display[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y41_N2
cycloneive_lcell_comb \hex1|seven_seg_display[5]~7 (
// Equation(s):
// \hex1|seven_seg_display[5]~7_combout  = (\myps2|last_data_received [1] & (!\myps2|last_data_received [3] & ((\myps2|last_data_received [0]) # (!\myps2|last_data_received [2])))) # (!\myps2|last_data_received [1] & (\myps2|last_data_received [0] & 
// (\myps2|last_data_received [3] $ (!\myps2|last_data_received [2]))))

	.dataa(\myps2|last_data_received [3]),
	.datab(\myps2|last_data_received [1]),
	.datac(\myps2|last_data_received [2]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[5]~7 .lut_mask = 16'h6504;
defparam \hex1|seven_seg_display[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y41_N2
cycloneive_lcell_comb \hex1|seven_seg_display[6]~8 (
// Equation(s):
// \hex1|seven_seg_display[6]~8_combout  = (\myps2|last_data_received [0] & ((\myps2|last_data_received [3]) # (\myps2|last_data_received [2] $ (\myps2|last_data_received [1])))) # (!\myps2|last_data_received [0] & ((\myps2|last_data_received [1]) # 
// (\myps2|last_data_received [2] $ (\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [2]),
	.datab(\myps2|last_data_received [3]),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[6]~8 .lut_mask = 16'hDEF6;
defparam \hex1|seven_seg_display[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N12
cycloneive_lcell_comb \hex2|seven_seg_display[0]~9 (
// Equation(s):
// \hex2|seven_seg_display[0]~9_combout  = (\myps2|last_data_received [6] & (!\myps2|last_data_received [5] & (\myps2|last_data_received [7] $ (!\myps2|last_data_received [4])))) # (!\myps2|last_data_received [6] & (\myps2|last_data_received [4] & 
// (\myps2|last_data_received [5] $ (!\myps2|last_data_received [7]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[0]~9 .lut_mask = 16'h6102;
defparam \hex2|seven_seg_display[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N2
cycloneive_lcell_comb \hex2|seven_seg_display[1]~4 (
// Equation(s):
// \hex2|seven_seg_display[1]~4_combout  = (\myps2|last_data_received [5] & ((\myps2|last_data_received [4] & ((\myps2|last_data_received [7]))) # (!\myps2|last_data_received [4] & (\myps2|last_data_received [6])))) # (!\myps2|last_data_received [5] & 
// (\myps2|last_data_received [6] & (\myps2|last_data_received [7] $ (\myps2|last_data_received [4]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[1]~4 .lut_mask = 16'hC2A8;
defparam \hex2|seven_seg_display[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N16
cycloneive_lcell_comb \hex2|seven_seg_display[2]~5 (
// Equation(s):
// \hex2|seven_seg_display[2]~5_combout  = (\myps2|last_data_received [7] & (\myps2|last_data_received [6] & ((\myps2|last_data_received [5]) # (!\myps2|last_data_received [4])))) # (!\myps2|last_data_received [7] & (!\myps2|last_data_received [4] & 
// (!\myps2|last_data_received [6] & \myps2|last_data_received [5])))

	.dataa(\myps2|last_data_received [7]),
	.datab(\myps2|last_data_received [4]),
	.datac(\myps2|last_data_received [6]),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[2]~5 .lut_mask = 16'hA120;
defparam \hex2|seven_seg_display[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N22
cycloneive_lcell_comb \hex2|seven_seg_display[3]~10 (
// Equation(s):
// \hex2|seven_seg_display[3]~10_combout  = (\myps2|last_data_received [5] & ((\myps2|last_data_received [6] & ((\myps2|last_data_received [4]))) # (!\myps2|last_data_received [6] & (\myps2|last_data_received [7] & !\myps2|last_data_received [4])))) # 
// (!\myps2|last_data_received [5] & (!\myps2|last_data_received [7] & (\myps2|last_data_received [6] $ (\myps2|last_data_received [4]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[3]~10 .lut_mask = 16'h8942;
defparam \hex2|seven_seg_display[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N10
cycloneive_lcell_comb \hex2|seven_seg_display[4]~6 (
// Equation(s):
// \hex2|seven_seg_display[4]~6_combout  = (\myps2|last_data_received [5] & (!\myps2|last_data_received [7] & (\myps2|last_data_received [4]))) # (!\myps2|last_data_received [5] & ((\myps2|last_data_received [6] & (!\myps2|last_data_received [7])) # 
// (!\myps2|last_data_received [6] & ((\myps2|last_data_received [4])))))

	.dataa(\myps2|last_data_received [7]),
	.datab(\myps2|last_data_received [4]),
	.datac(\myps2|last_data_received [6]),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[4]~6 .lut_mask = 16'h445C;
defparam \hex2|seven_seg_display[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y39_N4
cycloneive_lcell_comb \hex2|seven_seg_display[5]~7 (
// Equation(s):
// \hex2|seven_seg_display[5]~7_combout  = (\myps2|last_data_received [4] & (\myps2|last_data_received [7] $ (((\myps2|last_data_received [5]) # (!\myps2|last_data_received [6]))))) # (!\myps2|last_data_received [4] & (!\myps2|last_data_received [7] & 
// (!\myps2|last_data_received [6] & \myps2|last_data_received [5])))

	.dataa(\myps2|last_data_received [7]),
	.datab(\myps2|last_data_received [4]),
	.datac(\myps2|last_data_received [6]),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[5]~7 .lut_mask = 16'h4584;
defparam \hex2|seven_seg_display[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y40_N20
cycloneive_lcell_comb \hex2|seven_seg_display[6]~8 (
// Equation(s):
// \hex2|seven_seg_display[6]~8_combout  = (\myps2|last_data_received [4] & ((\myps2|last_data_received [7]) # (\myps2|last_data_received [6] $ (\myps2|last_data_received [5])))) # (!\myps2|last_data_received [4] & ((\myps2|last_data_received [5]) # 
// (\myps2|last_data_received [6] $ (\myps2|last_data_received [7]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[6]~8 .lut_mask = 16'hF6DE;
defparam \hex2|seven_seg_display[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = (\r0|Equal0~6_combout ) # (!\r0|Cont [0])

	.dataa(gnd),
	.datab(\r0|Equal0~6_combout ),
	.datac(\r0|Cont [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hCFCF;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [1] & (\r0|Cont [0] $ (VCC))) # (!\r0|Cont [1] & (\r0|Cont [0] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [1] & \r0|Cont [0]))

	.dataa(\r0|Cont [1]),
	.datab(\r0|Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y41_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(\r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(gnd),
	.datab(\r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(\r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(gnd),
	.datab(\r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Cont [15] & (\r0|Cont [14] & (\r0|Cont [12] & \r0|Cont [13])))

	.dataa(\r0|Cont [15]),
	.datab(\r0|Cont [14]),
	.datac(\r0|Cont [12]),
	.datad(\r0|Cont [13]),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [8] & (\r0|Cont [11] & (\r0|Cont [9] & \r0|Cont [10])))

	.dataa(\r0|Cont [8]),
	.datab(\r0|Cont [11]),
	.datac(\r0|Cont [9]),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [19] & (\r0|Cont [17] & \r0|Cont [18])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [19]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [18]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [5] & \r0|Cont [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [5]),
	.datad(\r0|Cont [4]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'hF000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [3] & (\r0|Cont [2] & (\r0|Cont [1] & \r0|Cont [0])))

	.dataa(\r0|Cont [3]),
	.datab(\r0|Cont [2]),
	.datac(\r0|Cont [1]),
	.datad(\r0|Cont [0]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Equal0~2_combout  & (\r0|Cont [6] & (\r0|Cont [7] & \r0|Equal0~1_combout )))

	.dataa(\r0|Equal0~2_combout ),
	.datab(\r0|Cont [6]),
	.datac(\r0|Cont [7]),
	.datad(\r0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (\r0|Equal0~5_combout  & (\r0|Equal0~4_combout  & (\r0|Equal0~0_combout  & \r0|Equal0~3_combout )))

	.dataa(\r0|Equal0~5_combout ),
	.datab(\r0|Equal0~4_combout ),
	.datac(\r0|Equal0~0_combout ),
	.datad(\r0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h8000;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \r0|oRESET~feeder (
// Equation(s):
// \r0|oRESET~feeder_combout  = \r0|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|oRESET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r0|oRESET~feeder .lut_mask = 16'hFF00;
defparam \r0|oRESET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|oRESET~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \p1|altpll_component|pll (
	.areset(!\r0|oRESET~q ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|pll~FBOUT ),
	.clk(\p1|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|pll .auto_settings = "false";
defparam \p1|altpll_component|pll .bandwidth_type = "medium";
defparam \p1|altpll_component|pll .c0_high = 12;
defparam \p1|altpll_component|pll .c0_initial = 1;
defparam \p1|altpll_component|pll .c0_low = 12;
defparam \p1|altpll_component|pll .c0_mode = "even";
defparam \p1|altpll_component|pll .c0_ph = 0;
defparam \p1|altpll_component|pll .c1_high = 0;
defparam \p1|altpll_component|pll .c1_initial = 0;
defparam \p1|altpll_component|pll .c1_low = 0;
defparam \p1|altpll_component|pll .c1_mode = "bypass";
defparam \p1|altpll_component|pll .c1_ph = 0;
defparam \p1|altpll_component|pll .c1_use_casc_in = "off";
defparam \p1|altpll_component|pll .c2_high = 0;
defparam \p1|altpll_component|pll .c2_initial = 0;
defparam \p1|altpll_component|pll .c2_low = 0;
defparam \p1|altpll_component|pll .c2_mode = "bypass";
defparam \p1|altpll_component|pll .c2_ph = 0;
defparam \p1|altpll_component|pll .c2_use_casc_in = "off";
defparam \p1|altpll_component|pll .c3_high = 0;
defparam \p1|altpll_component|pll .c3_initial = 0;
defparam \p1|altpll_component|pll .c3_low = 0;
defparam \p1|altpll_component|pll .c3_mode = "bypass";
defparam \p1|altpll_component|pll .c3_ph = 0;
defparam \p1|altpll_component|pll .c3_use_casc_in = "off";
defparam \p1|altpll_component|pll .c4_high = 0;
defparam \p1|altpll_component|pll .c4_initial = 0;
defparam \p1|altpll_component|pll .c4_low = 0;
defparam \p1|altpll_component|pll .c4_mode = "bypass";
defparam \p1|altpll_component|pll .c4_ph = 0;
defparam \p1|altpll_component|pll .c4_use_casc_in = "off";
defparam \p1|altpll_component|pll .charge_pump_current_bits = 1;
defparam \p1|altpll_component|pll .clk0_counter = "unused";
defparam \p1|altpll_component|pll .clk0_divide_by = 0;
defparam \p1|altpll_component|pll .clk0_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk0_multiply_by = 0;
defparam \p1|altpll_component|pll .clk0_phase_shift = "0";
defparam \p1|altpll_component|pll .clk1_counter = "unused";
defparam \p1|altpll_component|pll .clk1_divide_by = 0;
defparam \p1|altpll_component|pll .clk1_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk1_multiply_by = 0;
defparam \p1|altpll_component|pll .clk1_phase_shift = "0";
defparam \p1|altpll_component|pll .clk2_counter = "c0";
defparam \p1|altpll_component|pll .clk2_divide_by = 2;
defparam \p1|altpll_component|pll .clk2_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk2_multiply_by = 1;
defparam \p1|altpll_component|pll .clk2_phase_shift = "0";
defparam \p1|altpll_component|pll .clk3_counter = "unused";
defparam \p1|altpll_component|pll .clk3_divide_by = 0;
defparam \p1|altpll_component|pll .clk3_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk3_multiply_by = 0;
defparam \p1|altpll_component|pll .clk3_phase_shift = "0";
defparam \p1|altpll_component|pll .clk4_counter = "unused";
defparam \p1|altpll_component|pll .clk4_divide_by = 0;
defparam \p1|altpll_component|pll .clk4_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk4_multiply_by = 0;
defparam \p1|altpll_component|pll .clk4_phase_shift = "0";
defparam \p1|altpll_component|pll .compensate_clock = "clock2";
defparam \p1|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \p1|altpll_component|pll .inclk1_input_frequency = 0;
defparam \p1|altpll_component|pll .loop_filter_c_bits = 0;
defparam \p1|altpll_component|pll .loop_filter_r_bits = 27;
defparam \p1|altpll_component|pll .m = 12;
defparam \p1|altpll_component|pll .m_initial = 1;
defparam \p1|altpll_component|pll .m_ph = 0;
defparam \p1|altpll_component|pll .n = 1;
defparam \p1|altpll_component|pll .operation_mode = "normal";
defparam \p1|altpll_component|pll .pfd_max = 200000;
defparam \p1|altpll_component|pll .pfd_min = 3076;
defparam \p1|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|pll .simulation_type = "timing";
defparam \p1|altpll_component|pll .switch_over_type = "manual";
defparam \p1|altpll_component|pll .vco_center = 1538;
defparam \p1|altpll_component|pll .vco_divide_by = 0;
defparam \p1|altpll_component|pll .vco_frequency_control = "auto";
defparam \p1|altpll_component|pll .vco_max = 3333;
defparam \p1|altpll_component|pll .vco_min = 1538;
defparam \p1|altpll_component|pll .vco_multiply_by = 0;
defparam \p1|altpll_component|pll .vco_phase_shift_step = 208;
defparam \p1|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \p1|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~14_combout  = (\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|Add1~13 )) # (!\vga_ins|LTM_ins|h_cnt [7] & ((\vga_ins|LTM_ins|Add1~13 ) # (GND)))
// \vga_ins|LTM_ins|Add1~15  = CARRY((!\vga_ins|LTM_ins|Add1~13 ) # (!\vga_ins|LTM_ins|h_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~13 ),
	.combout(\vga_ins|LTM_ins|Add1~14_combout ),
	.cout(\vga_ins|LTM_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~16_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|Add1~15  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|Add1~15  & VCC))
// \vga_ins|LTM_ins|Add1~17  = CARRY((\vga_ins|LTM_ins|h_cnt [8] & !\vga_ins|LTM_ins|Add1~15 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~15 ),
	.combout(\vga_ins|LTM_ins|Add1~16_combout ),
	.cout(\vga_ins|LTM_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~0_combout  = \vga_ins|LTM_ins|h_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add1~1  = CARRY(\vga_ins|LTM_ins|h_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add1~0_combout ),
	.cout(\vga_ins|LTM_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (!\vga_ins|LTM_ins|Add1~1 )) # (!\vga_ins|LTM_ins|h_cnt [1] & ((\vga_ins|LTM_ins|Add1~1 ) # (GND)))
// \vga_ins|LTM_ins|Add1~3  = CARRY((!\vga_ins|LTM_ins|Add1~1 ) # (!\vga_ins|LTM_ins|h_cnt [1]))

	.dataa(\vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~1 ),
	.combout(\vga_ins|LTM_ins|Add1~2_combout ),
	.cout(\vga_ins|LTM_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~4_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|Add1~3  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|Add1~3  & VCC))
// \vga_ins|LTM_ins|Add1~5  = CARRY((\vga_ins|LTM_ins|h_cnt [2] & !\vga_ins|LTM_ins|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~3 ),
	.combout(\vga_ins|LTM_ins|Add1~4_combout ),
	.cout(\vga_ins|LTM_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|h_cnt [0] & \vga_ins|LTM_ins|h_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [2]),
	.datac(\vga_ins|LTM_ins|h_cnt [0]),
	.datad(\vga_ins|LTM_ins|h_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 16'hC000;
defparam \vga_ins|LTM_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~2_combout  = (\vga_ins|LTM_ins|Add1~16_combout  & (((!\vga_ins|LTM_ins|Equal0~2_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Add1~16_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~2 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N27
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~6_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (!\vga_ins|LTM_ins|Add1~5 )) # (!\vga_ins|LTM_ins|h_cnt [3] & ((\vga_ins|LTM_ins|Add1~5 ) # (GND)))
// \vga_ins|LTM_ins|Add1~7  = CARRY((!\vga_ins|LTM_ins|Add1~5 ) # (!\vga_ins|LTM_ins|h_cnt [3]))

	.dataa(\vga_ins|LTM_ins|h_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~5 ),
	.combout(\vga_ins|LTM_ins|Add1~6_combout ),
	.cout(\vga_ins|LTM_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~8_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|Add1~7  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [4] & (!\vga_ins|LTM_ins|Add1~7  & VCC))
// \vga_ins|LTM_ins|Add1~9  = CARRY((\vga_ins|LTM_ins|h_cnt [4] & !\vga_ins|LTM_ins|Add1~7 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~7 ),
	.combout(\vga_ins|LTM_ins|Add1~8_combout ),
	.cout(\vga_ins|LTM_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~8 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|h_cnt [3] & \vga_ins|LTM_ins|h_cnt [9])))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(\vga_ins|LTM_ins|h_cnt [3]),
	.datad(\vga_ins|LTM_ins|h_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ins|LTM_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~10_combout  = (\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|Add1~9 )) # (!\vga_ins|LTM_ins|h_cnt [5] & ((\vga_ins|LTM_ins|Add1~9 ) # (GND)))
// \vga_ins|LTM_ins|Add1~11  = CARRY((!\vga_ins|LTM_ins|Add1~9 ) # (!\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~9 ),
	.combout(\vga_ins|LTM_ins|Add1~10_combout ),
	.cout(\vga_ins|LTM_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~0_combout  = (\vga_ins|LTM_ins|Add1~10_combout  & (((!\vga_ins|LTM_ins|Equal0~2_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datac(\vga_ins|LTM_ins|Add1~10_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~0 .lut_mask = 16'h70F0;
defparam \vga_ins|LTM_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~12_combout  = (\vga_ins|LTM_ins|h_cnt [6] & (\vga_ins|LTM_ins|Add1~11  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|Add1~11  & VCC))
// \vga_ins|LTM_ins|Add1~13  = CARRY((\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~11 ),
	.combout(\vga_ins|LTM_ins|Add1~12_combout ),
	.cout(\vga_ins|LTM_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [10] & (!\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|h_cnt [5] & !\vga_ins|LTM_ins|h_cnt [6])))

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~18_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|Add1~17 )) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|Add1~17 ) # (GND)))
// \vga_ins|LTM_ins|Add1~19  = CARRY((!\vga_ins|LTM_ins|Add1~17 ) # (!\vga_ins|LTM_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~17 ),
	.combout(\vga_ins|LTM_ins|Add1~18_combout ),
	.cout(\vga_ins|LTM_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~1_combout  = (\vga_ins|LTM_ins|Add1~18_combout  & (((!\vga_ins|LTM_ins|Equal0~2_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datac(\vga_ins|LTM_ins|Add1~18_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~1 .lut_mask = 16'h70F0;
defparam \vga_ins|LTM_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~20 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~20_combout  = \vga_ins|LTM_ins|Add1~19  $ (!\vga_ins|LTM_ins|h_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(\vga_ins|LTM_ins|Add1~19 ),
	.combout(\vga_ins|LTM_ins|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~20 .lut_mask = 16'hF00F;
defparam \vga_ins|LTM_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|h_cnt [9] & ((!\vga_ins|LTM_ins|h_cnt [5]) # (!\vga_ins|LTM_ins|h_cnt [6]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 16'h0015;
defparam \vga_ins|LTM_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~1_combout  = (\vga_ins|LTM_ins|h_cnt [10]) # ((\vga_ins|LTM_ins|h_cnt [7]) # (!\vga_ins|LTM_ins|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [10]),
	.datac(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.datad(\vga_ins|LTM_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~1 .lut_mask = 16'hFFCF;
defparam \vga_ins|LTM_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \vga_ins|oHS~feeder (
// Equation(s):
// \vga_ins|oHS~feeder_combout  = \vga_ins|LTM_ins|HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|HS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|oHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oHS~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|oHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \vga_ins|oHS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~0_combout  = \vga_ins|LTM_ins|v_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add0~1  = CARRY(\vga_ins|LTM_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add0~0_combout ),
	.cout(\vga_ins|LTM_ins|Add0~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~4_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Add0~3  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|Add0~3  & VCC))
// \vga_ins|LTM_ins|Add0~5  = CARRY((\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|Add0~3 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~3 ),
	.combout(\vga_ins|LTM_ins|Add0~4_combout ),
	.cout(\vga_ins|LTM_ins|Add0~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~4 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~6_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|Add0~5 )) # (!\vga_ins|LTM_ins|v_cnt [3] & ((\vga_ins|LTM_ins|Add0~5 ) # (GND)))
// \vga_ins|LTM_ins|Add0~7  = CARRY((!\vga_ins|LTM_ins|Add0~5 ) # (!\vga_ins|LTM_ins|v_cnt [3]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~5 ),
	.combout(\vga_ins|LTM_ins|Add0~6_combout ),
	.cout(\vga_ins|LTM_ins|Add0~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~8_combout  = (\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|Add0~7  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|Add0~7  & VCC))
// \vga_ins|LTM_ins|Add0~9  = CARRY((\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~7 ),
	.combout(\vga_ins|LTM_ins|Add0~8_combout ),
	.cout(\vga_ins|LTM_ins|Add0~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~3 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~3_combout  = (\vga_ins|LTM_ins|Equal0~1_combout  & (\vga_ins|LTM_ins|Equal0~2_combout  & \vga_ins|LTM_ins|Equal0~0_combout ))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~3 .lut_mask = 16'h8800;
defparam \vga_ins|LTM_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~10_combout  = (\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|Add0~9 )) # (!\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|Add0~9 ) # (GND)))
// \vga_ins|LTM_ins|Add0~11  = CARRY((!\vga_ins|LTM_ins|Add0~9 ) # (!\vga_ins|LTM_ins|v_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~9 ),
	.combout(\vga_ins|LTM_ins|Add0~10_combout ),
	.cout(\vga_ins|LTM_ins|Add0~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~12_combout  = (\vga_ins|LTM_ins|v_cnt [6] & (\vga_ins|LTM_ins|Add0~11  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|Add0~11  & VCC))
// \vga_ins|LTM_ins|Add0~13  = CARRY((\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|Add0~11 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~11 ),
	.combout(\vga_ins|LTM_ins|Add0~12_combout ),
	.cout(\vga_ins|LTM_ins|Add0~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~14_combout  = (\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|Add0~13 )) # (!\vga_ins|LTM_ins|v_cnt [7] & ((\vga_ins|LTM_ins|Add0~13 ) # (GND)))
// \vga_ins|LTM_ins|Add0~15  = CARRY((!\vga_ins|LTM_ins|Add0~13 ) # (!\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~13 ),
	.combout(\vga_ins|LTM_ins|Add0~14_combout ),
	.cout(\vga_ins|LTM_ins|Add0~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~16_combout  = (\vga_ins|LTM_ins|v_cnt [8] & (\vga_ins|LTM_ins|Add0~15  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|Add0~15  & VCC))
// \vga_ins|LTM_ins|Add0~17  = CARRY((\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|Add0~15 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~15 ),
	.combout(\vga_ins|LTM_ins|Add0~16_combout ),
	.cout(\vga_ins|LTM_ins|Add0~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~16 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(\vga_ins|LTM_ins|v_cnt [8]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|v_cnt [6]),
	.datad(\vga_ins|LTM_ins|v_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 16'h0005;
defparam \vga_ins|LTM_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = (!\vga_ins|LTM_ins|v_cnt [1] & (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [5] & !\vga_ins|LTM_ins|v_cnt [4])))

	.dataa(\vga_ins|LTM_ins|v_cnt [1]),
	.datab(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datac(\vga_ins|LTM_ins|v_cnt [5]),
	.datad(\vga_ins|LTM_ins|v_cnt [4]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 16'h0004;
defparam \vga_ins|LTM_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~3 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~3_combout  = (\vga_ins|LTM_ins|Add0~0_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Add0~0_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~3 .lut_mask = 16'h50F0;
defparam \vga_ins|LTM_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~2_combout  = (\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|Add0~1 )) # (!\vga_ins|LTM_ins|v_cnt [1] & ((\vga_ins|LTM_ins|Add0~1 ) # (GND)))
// \vga_ins|LTM_ins|Add0~3  = CARRY((!\vga_ins|LTM_ins|Add0~1 ) # (!\vga_ins|LTM_ins|v_cnt [1]))

	.dataa(\vga_ins|LTM_ins|v_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~1 ),
	.combout(\vga_ins|LTM_ins|Add0~2_combout ),
	.cout(\vga_ins|LTM_ins|Add0~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~2_combout  = (\vga_ins|LTM_ins|Add0~4_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Add0~4_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~2 .lut_mask = 16'h50F0;
defparam \vga_ins|LTM_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~18_combout  = \vga_ins|LTM_ins|Add0~17  $ (\vga_ins|LTM_ins|v_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|v_cnt [9]),
	.cin(\vga_ins|LTM_ins|Add0~17 ),
	.combout(\vga_ins|LTM_ins|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~18 .lut_mask = 16'h0FF0;
defparam \vga_ins|LTM_ins|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~0_combout  = (\vga_ins|LTM_ins|Add0~18_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(\vga_ins|LTM_ins|Add0~18_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~0 .lut_mask = 16'h44CC;
defparam \vga_ins|LTM_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|v_cnt [9] & (!\vga_ins|LTM_ins|v_cnt [0] & \vga_ins|LTM_ins|v_cnt [3])))

	.dataa(\vga_ins|LTM_ins|v_cnt [2]),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(\vga_ins|LTM_ins|v_cnt [0]),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 16'h0800;
defparam \vga_ins|LTM_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~1_combout  = (\vga_ins|LTM_ins|Add0~6_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(\vga_ins|LTM_ins|Add0~6_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~1 .lut_mask = 16'h44CC;
defparam \vga_ins|LTM_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = (\vga_ins|LTM_ins|v_cnt [3]) # ((\vga_ins|LTM_ins|v_cnt [2]) # ((\vga_ins|LTM_ins|v_cnt [9]) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 16'hFEFF;
defparam \vga_ins|LTM_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \vga_ins|oVS~feeder (
// Equation(s):
// \vga_ins|oVS~feeder_combout  = \vga_ins|LTM_ins|VS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|VS~q ),
	.cin(gnd),
	.combout(\vga_ins|oVS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oVS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oVS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \vga_ins|oVS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oVS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = (\vga_ins|LTM_ins|h_cnt [5]) # ((\vga_ins|LTM_ins|h_cnt [4]) # (\vga_ins|LTM_ins|h_cnt [6]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(\vga_ins|LTM_ins|h_cnt [4]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 16'hFFFC;
defparam \vga_ins|LTM_ins|cDEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (((!\vga_ins|LTM_ins|cDEN~1_combout  & !\vga_ins|LTM_ins|h_cnt [7])) # (!\vga_ins|LTM_ins|h_cnt [8]))) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|h_cnt [8]) # 
// ((\vga_ins|LTM_ins|cDEN~1_combout  & \vga_ins|LTM_ins|h_cnt [7]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [9]),
	.datab(\vga_ins|LTM_ins|cDEN~1_combout ),
	.datac(\vga_ins|LTM_ins|h_cnt [8]),
	.datad(\vga_ins|LTM_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 16'h5E7A;
defparam \vga_ins|LTM_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = (!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|v_cnt [1])))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|v_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~2_combout  = (!\vga_ins|LTM_ins|v_cnt [9] & (\vga_ins|LTM_ins|LessThan5~0_combout  & ((\vga_ins|LTM_ins|LessThan5~1_combout ) # (!\vga_ins|LTM_ins|v_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [5]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~2 .lut_mask = 16'h0B00;
defparam \vga_ins|LTM_ins|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ((!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [2] & \vga_ins|LTM_ins|Equal1~0_combout ))) # (!\vga_ins|LTM_ins|v_cnt [9])

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 16'h1F0F;
defparam \vga_ins|LTM_ins|cDEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~3 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~3_combout  = (\vga_ins|LTM_ins|cDEN~2_combout  & (!\vga_ins|LTM_ins|h_cnt [10] & (!\vga_ins|LTM_ins|LessThan5~2_combout  & \vga_ins|LTM_ins|cDEN~0_combout )))

	.dataa(\vga_ins|LTM_ins|cDEN~2_combout ),
	.datab(\vga_ins|LTM_ins|h_cnt [10]),
	.datac(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.datad(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~3 .lut_mask = 16'h0200;
defparam \vga_ins|LTM_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \vga_ins|oBLANK_n~feeder (
// Equation(s):
// \vga_ins|oBLANK_n~feeder_combout  = \vga_ins|LTM_ins|blank_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|blank_n~q ),
	.cin(gnd),
	.combout(\vga_ins|oBLANK_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oBLANK_n~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oBLANK_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \vga_ins|oBLANK_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[7]~12 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[7]~12_combout  = \vga_ins|typer_logic_inst|character_pixel_index [7] $ (VCC)
// \vga_ins|typer_logic_inst|character_pixel_index[7]~13  = CARRY(\vga_ins|typer_logic_inst|character_pixel_index [7])

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[7]~12_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[7]~13 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[7]~12 .lut_mask = 16'h33CC;
defparam \vga_ins|typer_logic_inst|character_pixel_index[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[0]~36 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[0]~36_combout  = !\vga_ins|typer_logic_inst|character_pixel_index [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|typer_logic_inst|character_pixel_index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[0]~36 .lut_mask = 16'h0F0F;
defparam \vga_ins|typer_logic_inst|character_pixel_index[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|row_count[0]~12 (
// Equation(s):
// \vga_ins|typer_logic_inst|row_count[0]~12_combout  = !\vga_ins|typer_logic_inst|row_count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|row_count[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[0]~12 .lut_mask = 16'h0F0F;
defparam \vga_ins|typer_logic_inst|row_count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \vga_ins|typer_logic_inst|row_count[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|row_count[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[0] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|row_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|row_count[1]~4 (
// Equation(s):
// \vga_ins|typer_logic_inst|row_count[1]~4_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|row_count [1] $ (VCC))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|row_count [1] & VCC))
// \vga_ins|typer_logic_inst|row_count[1]~5  = CARRY((\vga_ins|typer_logic_inst|row_count [0] & \vga_ins|typer_logic_inst|row_count [1]))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|row_count[1]~4_combout ),
	.cout(\vga_ins|typer_logic_inst|row_count[1]~5 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[1]~4 .lut_mask = 16'h6688;
defparam \vga_ins|typer_logic_inst|row_count[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N21
dffeas \vga_ins|typer_logic_inst|row_count[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|row_count[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[1] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|row_count[2]~6 (
// Equation(s):
// \vga_ins|typer_logic_inst|row_count[2]~6_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count[1]~5 )) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count[1]~5 ) # (GND)))
// \vga_ins|typer_logic_inst|row_count[2]~7  = CARRY((!\vga_ins|typer_logic_inst|row_count[1]~5 ) # (!\vga_ins|typer_logic_inst|row_count [2]))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|row_count[1]~5 ),
	.combout(\vga_ins|typer_logic_inst|row_count[2]~6_combout ),
	.cout(\vga_ins|typer_logic_inst|row_count[2]~7 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[2]~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|typer_logic_inst|row_count[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \vga_ins|typer_logic_inst|row_count[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|row_count[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[2] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|row_count[3]~8 (
// Equation(s):
// \vga_ins|typer_logic_inst|row_count[3]~8_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|row_count[2]~7  $ (GND))) # (!\vga_ins|typer_logic_inst|row_count [3] & (!\vga_ins|typer_logic_inst|row_count[2]~7  & VCC))
// \vga_ins|typer_logic_inst|row_count[3]~9  = CARRY((\vga_ins|typer_logic_inst|row_count [3] & !\vga_ins|typer_logic_inst|row_count[2]~7 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|row_count[2]~7 ),
	.combout(\vga_ins|typer_logic_inst|row_count[3]~8_combout ),
	.cout(\vga_ins|typer_logic_inst|row_count[3]~9 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[3]~8 .lut_mask = 16'hC30C;
defparam \vga_ins|typer_logic_inst|row_count[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \vga_ins|typer_logic_inst|row_count[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|row_count[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[3] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|row_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|row_count[4]~10 (
// Equation(s):
// \vga_ins|typer_logic_inst|row_count[4]~10_combout  = \vga_ins|typer_logic_inst|row_count [4] $ (\vga_ins|typer_logic_inst|row_count[3]~9 )

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|typer_logic_inst|row_count[3]~9 ),
	.combout(\vga_ins|typer_logic_inst|row_count[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[4]~10 .lut_mask = 16'h5A5A;
defparam \vga_ins|typer_logic_inst|row_count[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \vga_ins|typer_logic_inst|row_count[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|row_count[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|row_count[4] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|row_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Equal0~0 (
// Equation(s):
// \vga_ins|typer_logic_inst|Equal0~0_combout  = (\vga_ins|typer_logic_inst|row_count [4] & !\vga_ins|typer_logic_inst|row_count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Equal0~0 .lut_mask = 16'h00F0;
defparam \vga_ins|typer_logic_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Equal0~1 (
// Equation(s):
// \vga_ins|typer_logic_inst|Equal0~1_combout  = ((\vga_ins|typer_logic_inst|row_count [1]) # ((\vga_ins|typer_logic_inst|row_count [0]) # (!\vga_ins|typer_logic_inst|Equal0~0_combout ))) # (!\vga_ins|typer_logic_inst|row_count [2])

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Equal0~1 .lut_mask = 16'hFDFF;
defparam \vga_ins|typer_logic_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \vga_ins|typer_logic_inst|character_pixel_index[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[0]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[0] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~0 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~0_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [0] & (\vga_ins|typer_logic_inst|character_pixel_index [1] $ (VCC))) # (!\vga_ins|typer_logic_inst|character_pixel_index [0] & 
// (\vga_ins|typer_logic_inst|character_pixel_index [1] & VCC))
// \vga_ins|typer_logic_inst|Add7~1  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [0] & \vga_ins|typer_logic_inst|character_pixel_index [1]))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [0]),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Add7~0_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~1 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~0 .lut_mask = 16'h6688;
defparam \vga_ins|typer_logic_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \vga_ins|typer_logic_inst|character_pixel_index[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|Add7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[1] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~2 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~2_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [2] & (!\vga_ins|typer_logic_inst|Add7~1 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [2] & ((\vga_ins|typer_logic_inst|Add7~1 ) # (GND)))
// \vga_ins|typer_logic_inst|Add7~3  = CARRY((!\vga_ins|typer_logic_inst|Add7~1 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [2]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~1 ),
	.combout(\vga_ins|typer_logic_inst|Add7~2_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~3 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \vga_ins|typer_logic_inst|character_pixel_index[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|Add7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[2] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~4 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~4_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [3] & (\vga_ins|typer_logic_inst|Add7~3  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [3] & (!\vga_ins|typer_logic_inst|Add7~3  & VCC))
// \vga_ins|typer_logic_inst|Add7~5  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [3] & !\vga_ins|typer_logic_inst|Add7~3 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~3 ),
	.combout(\vga_ins|typer_logic_inst|Add7~4_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~5 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~4 .lut_mask = 16'hC30C;
defparam \vga_ins|typer_logic_inst|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \vga_ins|typer_logic_inst|character_pixel_index[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|Add7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[3] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~6 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~6_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [4] & (!\vga_ins|typer_logic_inst|Add7~5 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [4] & ((\vga_ins|typer_logic_inst|Add7~5 ) # (GND)))
// \vga_ins|typer_logic_inst|Add7~7  = CARRY((!\vga_ins|typer_logic_inst|Add7~5 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [4]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~5 ),
	.combout(\vga_ins|typer_logic_inst|Add7~6_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~7 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \vga_ins|typer_logic_inst|character_pixel_index[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|Add7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[4] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~8 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~8_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [5] & (\vga_ins|typer_logic_inst|Add7~7  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [5] & (!\vga_ins|typer_logic_inst|Add7~7  & VCC))
// \vga_ins|typer_logic_inst|Add7~9  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [5] & !\vga_ins|typer_logic_inst|Add7~7 ))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~7 ),
	.combout(\vga_ins|typer_logic_inst|Add7~8_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~9 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~8 .lut_mask = 16'hA50A;
defparam \vga_ins|typer_logic_inst|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \vga_ins|typer_logic_inst|character_pixel_index[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|Add7~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[5] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~10 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~10_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [6] & (!\vga_ins|typer_logic_inst|Add7~9 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [6] & ((\vga_ins|typer_logic_inst|Add7~9 ) # (GND)))
// \vga_ins|typer_logic_inst|Add7~11  = CARRY((!\vga_ins|typer_logic_inst|Add7~9 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [6]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~9 ),
	.combout(\vga_ins|typer_logic_inst|Add7~10_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~11 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \vga_ins|typer_logic_inst|character_pixel_index[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|Add7~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[6] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~12 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~12_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [7] & (\vga_ins|typer_logic_inst|Add7~11  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [7] & (!\vga_ins|typer_logic_inst|Add7~11  & VCC))
// \vga_ins|typer_logic_inst|Add7~13  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [7] & !\vga_ins|typer_logic_inst|Add7~11 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~11 ),
	.combout(\vga_ins|typer_logic_inst|Add7~12_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~13 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~12 .lut_mask = 16'hC30C;
defparam \vga_ins|typer_logic_inst|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \vga_ins|typer_logic_inst|character_pixel_index[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[7]~12_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[7] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[8]~14 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[8]~14_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [8] & (!\vga_ins|typer_logic_inst|character_pixel_index[7]~13 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [8] & 
// ((\vga_ins|typer_logic_inst|character_pixel_index[7]~13 ) # (GND)))
// \vga_ins|typer_logic_inst|character_pixel_index[8]~15  = CARRY((!\vga_ins|typer_logic_inst|character_pixel_index[7]~13 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [8]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[7]~13 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[8]~14_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[8]~15 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[8]~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|character_pixel_index[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~14 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~14_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [8] & (!\vga_ins|typer_logic_inst|Add7~13 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [8] & ((\vga_ins|typer_logic_inst|Add7~13 ) # (GND)))
// \vga_ins|typer_logic_inst|Add7~15  = CARRY((!\vga_ins|typer_logic_inst|Add7~13 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [8]))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~13 ),
	.combout(\vga_ins|typer_logic_inst|Add7~14_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~15 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~14 .lut_mask = 16'h5A5F;
defparam \vga_ins|typer_logic_inst|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \vga_ins|typer_logic_inst|character_pixel_index[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[8]~14_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[8] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[9]~16 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[9]~16_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [9] & ((GND) # (!\vga_ins|typer_logic_inst|character_pixel_index[8]~15 ))) # (!\vga_ins|typer_logic_inst|character_pixel_index [9] & 
// (\vga_ins|typer_logic_inst|character_pixel_index[8]~15  $ (GND)))
// \vga_ins|typer_logic_inst|character_pixel_index[9]~17  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [9]) # (!\vga_ins|typer_logic_inst|character_pixel_index[8]~15 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[8]~15 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[9]~16_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[9]~17 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[9]~16 .lut_mask = 16'h3CCF;
defparam \vga_ins|typer_logic_inst|character_pixel_index[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~16 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~16_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [9] & (\vga_ins|typer_logic_inst|Add7~15  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [9] & (!\vga_ins|typer_logic_inst|Add7~15  & VCC))
// \vga_ins|typer_logic_inst|Add7~17  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [9] & !\vga_ins|typer_logic_inst|Add7~15 ))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~15 ),
	.combout(\vga_ins|typer_logic_inst|Add7~16_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~17 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~16 .lut_mask = 16'hA50A;
defparam \vga_ins|typer_logic_inst|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \vga_ins|typer_logic_inst|character_pixel_index[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[9]~16_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[9] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[10]~18 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[10]~18_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [10] & (!\vga_ins|typer_logic_inst|character_pixel_index[9]~17 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [10] & 
// ((\vga_ins|typer_logic_inst|character_pixel_index[9]~17 ) # (GND)))
// \vga_ins|typer_logic_inst|character_pixel_index[10]~19  = CARRY((!\vga_ins|typer_logic_inst|character_pixel_index[9]~17 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [10]))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[9]~17 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[10]~18_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[10]~19 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[10]~18 .lut_mask = 16'h5A5F;
defparam \vga_ins|typer_logic_inst|character_pixel_index[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~18 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~18_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [10] & (!\vga_ins|typer_logic_inst|Add7~17 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [10] & ((\vga_ins|typer_logic_inst|Add7~17 ) # (GND)))
// \vga_ins|typer_logic_inst|Add7~19  = CARRY((!\vga_ins|typer_logic_inst|Add7~17 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [10]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~17 ),
	.combout(\vga_ins|typer_logic_inst|Add7~18_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~19 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \vga_ins|typer_logic_inst|character_pixel_index[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[10]~18_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[10] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[11]~20 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[11]~20_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [11] & (\vga_ins|typer_logic_inst|character_pixel_index[10]~19  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [11] & 
// (!\vga_ins|typer_logic_inst|character_pixel_index[10]~19  & VCC))
// \vga_ins|typer_logic_inst|character_pixel_index[11]~21  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [11] & !\vga_ins|typer_logic_inst|character_pixel_index[10]~19 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[10]~19 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[11]~20_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[11]~21 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[11]~20 .lut_mask = 16'hC30C;
defparam \vga_ins|typer_logic_inst|character_pixel_index[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~20 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~20_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [11] & (\vga_ins|typer_logic_inst|Add7~19  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [11] & (!\vga_ins|typer_logic_inst|Add7~19  & VCC))
// \vga_ins|typer_logic_inst|Add7~21  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [11] & !\vga_ins|typer_logic_inst|Add7~19 ))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~19 ),
	.combout(\vga_ins|typer_logic_inst|Add7~20_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~21 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~20 .lut_mask = 16'hA50A;
defparam \vga_ins|typer_logic_inst|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \vga_ins|typer_logic_inst|character_pixel_index[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[11]~20_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[11] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[12]~22 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[12]~22_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [12] & (!\vga_ins|typer_logic_inst|character_pixel_index[11]~21 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [12] & 
// ((\vga_ins|typer_logic_inst|character_pixel_index[11]~21 ) # (GND)))
// \vga_ins|typer_logic_inst|character_pixel_index[12]~23  = CARRY((!\vga_ins|typer_logic_inst|character_pixel_index[11]~21 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [12]))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[11]~21 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[12]~22_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[12]~23 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[12]~22 .lut_mask = 16'h5A5F;
defparam \vga_ins|typer_logic_inst|character_pixel_index[12]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~22 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~22_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [12] & (!\vga_ins|typer_logic_inst|Add7~21 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [12] & ((\vga_ins|typer_logic_inst|Add7~21 ) # (GND)))
// \vga_ins|typer_logic_inst|Add7~23  = CARRY((!\vga_ins|typer_logic_inst|Add7~21 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [12]))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~21 ),
	.combout(\vga_ins|typer_logic_inst|Add7~22_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~23 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~22 .lut_mask = 16'h5A5F;
defparam \vga_ins|typer_logic_inst|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \vga_ins|typer_logic_inst|character_pixel_index[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[12]~22_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[12] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[13]~24 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[13]~24_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [13] & (\vga_ins|typer_logic_inst|character_pixel_index[12]~23  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [13] & 
// (!\vga_ins|typer_logic_inst|character_pixel_index[12]~23  & VCC))
// \vga_ins|typer_logic_inst|character_pixel_index[13]~25  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [13] & !\vga_ins|typer_logic_inst|character_pixel_index[12]~23 ))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[12]~23 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[13]~24_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[13]~25 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[13]~24 .lut_mask = 16'hA50A;
defparam \vga_ins|typer_logic_inst|character_pixel_index[13]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~24 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~24_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [13] & (\vga_ins|typer_logic_inst|Add7~23  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [13] & (!\vga_ins|typer_logic_inst|Add7~23  & VCC))
// \vga_ins|typer_logic_inst|Add7~25  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [13] & !\vga_ins|typer_logic_inst|Add7~23 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~23 ),
	.combout(\vga_ins|typer_logic_inst|Add7~24_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~25 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~24 .lut_mask = 16'hC30C;
defparam \vga_ins|typer_logic_inst|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \vga_ins|typer_logic_inst|character_pixel_index[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[13]~24_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[13] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|typer_logic_inst|character_pixel_index [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[13] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[14]~26 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[14]~26_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [14] & (!\vga_ins|typer_logic_inst|character_pixel_index[13]~25 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [14] & 
// ((\vga_ins|typer_logic_inst|character_pixel_index[13]~25 ) # (GND)))
// \vga_ins|typer_logic_inst|character_pixel_index[14]~27  = CARRY((!\vga_ins|typer_logic_inst|character_pixel_index[13]~25 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [14]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[13]~25 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[14]~26_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[14]~27 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[14]~26 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|character_pixel_index[14]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~26 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~26_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [14] & (!\vga_ins|typer_logic_inst|Add7~25 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [14] & ((\vga_ins|typer_logic_inst|Add7~25 ) # (GND)))
// \vga_ins|typer_logic_inst|Add7~27  = CARRY((!\vga_ins|typer_logic_inst|Add7~25 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [14]))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~25 ),
	.combout(\vga_ins|typer_logic_inst|Add7~26_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~27 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~26 .lut_mask = 16'h5A5F;
defparam \vga_ins|typer_logic_inst|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N15
dffeas \vga_ins|typer_logic_inst|character_pixel_index[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[14]~26_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[14] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[15]~28 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[15]~28_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [15] & (\vga_ins|typer_logic_inst|character_pixel_index[14]~27  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [15] & 
// (!\vga_ins|typer_logic_inst|character_pixel_index[14]~27  & VCC))
// \vga_ins|typer_logic_inst|character_pixel_index[15]~29  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [15] & !\vga_ins|typer_logic_inst|character_pixel_index[14]~27 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[14]~27 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[15]~28_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[15]~29 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[15]~28 .lut_mask = 16'hC30C;
defparam \vga_ins|typer_logic_inst|character_pixel_index[15]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~28 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~28_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [15] & (\vga_ins|typer_logic_inst|Add7~27  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [15] & (!\vga_ins|typer_logic_inst|Add7~27  & VCC))
// \vga_ins|typer_logic_inst|Add7~29  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [15] & !\vga_ins|typer_logic_inst|Add7~27 ))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~27 ),
	.combout(\vga_ins|typer_logic_inst|Add7~28_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~29 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~28 .lut_mask = 16'hA50A;
defparam \vga_ins|typer_logic_inst|Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \vga_ins|typer_logic_inst|character_pixel_index[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[15]~28_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[15] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[16]~30 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[16]~30_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [16] & (!\vga_ins|typer_logic_inst|character_pixel_index[15]~29 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [16] & 
// ((\vga_ins|typer_logic_inst|character_pixel_index[15]~29 ) # (GND)))
// \vga_ins|typer_logic_inst|character_pixel_index[16]~31  = CARRY((!\vga_ins|typer_logic_inst|character_pixel_index[15]~29 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [16]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[15]~29 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[16]~30_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[16]~31 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[16]~30 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|character_pixel_index[16]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~30 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~30_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [16] & (!\vga_ins|typer_logic_inst|Add7~29 )) # (!\vga_ins|typer_logic_inst|character_pixel_index [16] & ((\vga_ins|typer_logic_inst|Add7~29 ) # (GND)))
// \vga_ins|typer_logic_inst|Add7~31  = CARRY((!\vga_ins|typer_logic_inst|Add7~29 ) # (!\vga_ins|typer_logic_inst|character_pixel_index [16]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~29 ),
	.combout(\vga_ins|typer_logic_inst|Add7~30_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~31 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~30 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|Add7~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \vga_ins|typer_logic_inst|character_pixel_index[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[16]~30_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[16] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[17]~32 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[17]~32_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [17] & (\vga_ins|typer_logic_inst|character_pixel_index[16]~31  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [17] & 
// (!\vga_ins|typer_logic_inst|character_pixel_index[16]~31  & VCC))
// \vga_ins|typer_logic_inst|character_pixel_index[17]~33  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [17] & !\vga_ins|typer_logic_inst|character_pixel_index[16]~31 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|character_pixel_index [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[16]~31 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[17]~32_combout ),
	.cout(\vga_ins|typer_logic_inst|character_pixel_index[17]~33 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[17]~32 .lut_mask = 16'hC30C;
defparam \vga_ins|typer_logic_inst|character_pixel_index[17]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~32 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~32_combout  = (\vga_ins|typer_logic_inst|character_pixel_index [17] & (\vga_ins|typer_logic_inst|Add7~31  $ (GND))) # (!\vga_ins|typer_logic_inst|character_pixel_index [17] & (!\vga_ins|typer_logic_inst|Add7~31  & VCC))
// \vga_ins|typer_logic_inst|Add7~33  = CARRY((\vga_ins|typer_logic_inst|character_pixel_index [17] & !\vga_ins|typer_logic_inst|Add7~31 ))

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|Add7~31 ),
	.combout(\vga_ins|typer_logic_inst|Add7~32_combout ),
	.cout(\vga_ins|typer_logic_inst|Add7~33 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~32 .lut_mask = 16'hA50A;
defparam \vga_ins|typer_logic_inst|Add7~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \vga_ins|typer_logic_inst|character_pixel_index[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[17]~32_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[17] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|character_pixel_index[18]~34 (
// Equation(s):
// \vga_ins|typer_logic_inst|character_pixel_index[18]~34_combout  = \vga_ins|typer_logic_inst|character_pixel_index [18] $ (\vga_ins|typer_logic_inst|character_pixel_index[17]~33 )

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|typer_logic_inst|character_pixel_index[17]~33 ),
	.combout(\vga_ins|typer_logic_inst|character_pixel_index[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[18]~34 .lut_mask = 16'h5A5A;
defparam \vga_ins|typer_logic_inst|character_pixel_index[18]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Add7~34 (
// Equation(s):
// \vga_ins|typer_logic_inst|Add7~34_combout  = \vga_ins|typer_logic_inst|character_pixel_index [18] $ (\vga_ins|typer_logic_inst|Add7~33 )

	.dataa(\vga_ins|typer_logic_inst|character_pixel_index [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|typer_logic_inst|Add7~33 ),
	.combout(\vga_ins|typer_logic_inst|Add7~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Add7~34 .lut_mask = 16'h5A5A;
defparam \vga_ins|typer_logic_inst|Add7~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y38_N23
dffeas \vga_ins|typer_logic_inst|character_pixel_index[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|character_pixel_index[18]~34_combout ),
	.asdata(\vga_ins|typer_logic_inst|Add7~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ins|typer_logic_inst|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|character_pixel_index [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_pixel_index[18] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|character_pixel_index[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|typer_logic_inst|character_pixel_index [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[18] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|typer_logic_inst|character_pixel_index [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[16] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|typer_logic_inst|character_pixel_index [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[17] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout  = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [18] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [16] & 
// !\vga_ins|typer_logic_inst|mem_waddr_reg [17])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [18]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [16]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0 .lut_mask = 16'h0002;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|typer_logic_inst|character_pixel_index [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[14] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|typer_logic_inst|character_pixel_index [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[15] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout  & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// !\vga_ins|typer_logic_inst|mem_waddr_reg [15]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout ),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w[3] .lut_mask = 16'h0808;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \vga_ins|ADDR[0]~19 (
// Equation(s):
// \vga_ins|ADDR[0]~19_combout  = (\vga_ins|LTM_ins|blank_n~q  & (\vga_ins|ADDR [0] $ (VCC))) # (!\vga_ins|LTM_ins|blank_n~q  & (\vga_ins|ADDR [0] & VCC))
// \vga_ins|ADDR[0]~20  = CARRY((\vga_ins|LTM_ins|blank_n~q  & \vga_ins|ADDR [0]))

	.dataa(\vga_ins|LTM_ins|blank_n~q ),
	.datab(\vga_ins|ADDR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|ADDR[0]~19_combout ),
	.cout(\vga_ins|ADDR[0]~20 ));
// synopsys translate_off
defparam \vga_ins|ADDR[0]~19 .lut_mask = 16'h6688;
defparam \vga_ins|ADDR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \vga_ins|always0~0 (
// Equation(s):
// \vga_ins|always0~0_combout  = (!\vga_ins|LTM_ins|VS~q  & !\vga_ins|LTM_ins|HS~q )

	.dataa(\vga_ins|LTM_ins|VS~q ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|HS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always0~0 .lut_mask = 16'h0505;
defparam \vga_ins|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \vga_ins|ADDR[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[0]~19_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \vga_ins|ADDR[1]~21 (
// Equation(s):
// \vga_ins|ADDR[1]~21_combout  = (\vga_ins|ADDR [1] & (!\vga_ins|ADDR[0]~20 )) # (!\vga_ins|ADDR [1] & ((\vga_ins|ADDR[0]~20 ) # (GND)))
// \vga_ins|ADDR[1]~22  = CARRY((!\vga_ins|ADDR[0]~20 ) # (!\vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[0]~20 ),
	.combout(\vga_ins|ADDR[1]~21_combout ),
	.cout(\vga_ins|ADDR[1]~22 ));
// synopsys translate_off
defparam \vga_ins|ADDR[1]~21 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \vga_ins|ADDR[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[1]~21_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \vga_ins|ADDR[2]~23 (
// Equation(s):
// \vga_ins|ADDR[2]~23_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR[1]~22  $ (GND))) # (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR[1]~22  & VCC))
// \vga_ins|ADDR[2]~24  = CARRY((\vga_ins|ADDR [2] & !\vga_ins|ADDR[1]~22 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[1]~22 ),
	.combout(\vga_ins|ADDR[2]~23_combout ),
	.cout(\vga_ins|ADDR[2]~24 ));
// synopsys translate_off
defparam \vga_ins|ADDR[2]~23 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \vga_ins|ADDR[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[2]~23_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \vga_ins|ADDR[3]~25 (
// Equation(s):
// \vga_ins|ADDR[3]~25_combout  = (\vga_ins|ADDR [3] & (!\vga_ins|ADDR[2]~24 )) # (!\vga_ins|ADDR [3] & ((\vga_ins|ADDR[2]~24 ) # (GND)))
// \vga_ins|ADDR[3]~26  = CARRY((!\vga_ins|ADDR[2]~24 ) # (!\vga_ins|ADDR [3]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[2]~24 ),
	.combout(\vga_ins|ADDR[3]~25_combout ),
	.cout(\vga_ins|ADDR[3]~26 ));
// synopsys translate_off
defparam \vga_ins|ADDR[3]~25 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \vga_ins|ADDR[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[3]~25_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \vga_ins|ADDR[4]~27 (
// Equation(s):
// \vga_ins|ADDR[4]~27_combout  = (\vga_ins|ADDR [4] & (\vga_ins|ADDR[3]~26  $ (GND))) # (!\vga_ins|ADDR [4] & (!\vga_ins|ADDR[3]~26  & VCC))
// \vga_ins|ADDR[4]~28  = CARRY((\vga_ins|ADDR [4] & !\vga_ins|ADDR[3]~26 ))

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[3]~26 ),
	.combout(\vga_ins|ADDR[4]~27_combout ),
	.cout(\vga_ins|ADDR[4]~28 ));
// synopsys translate_off
defparam \vga_ins|ADDR[4]~27 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \vga_ins|ADDR[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[4]~27_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \vga_ins|ADDR[5]~29 (
// Equation(s):
// \vga_ins|ADDR[5]~29_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|ADDR[4]~28 )) # (!\vga_ins|ADDR [5] & ((\vga_ins|ADDR[4]~28 ) # (GND)))
// \vga_ins|ADDR[5]~30  = CARRY((!\vga_ins|ADDR[4]~28 ) # (!\vga_ins|ADDR [5]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[4]~28 ),
	.combout(\vga_ins|ADDR[5]~29_combout ),
	.cout(\vga_ins|ADDR[5]~30 ));
// synopsys translate_off
defparam \vga_ins|ADDR[5]~29 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \vga_ins|ADDR[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[5]~29_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \vga_ins|ADDR[6]~31 (
// Equation(s):
// \vga_ins|ADDR[6]~31_combout  = (\vga_ins|ADDR [6] & (\vga_ins|ADDR[5]~30  $ (GND))) # (!\vga_ins|ADDR [6] & (!\vga_ins|ADDR[5]~30  & VCC))
// \vga_ins|ADDR[6]~32  = CARRY((\vga_ins|ADDR [6] & !\vga_ins|ADDR[5]~30 ))

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[5]~30 ),
	.combout(\vga_ins|ADDR[6]~31_combout ),
	.cout(\vga_ins|ADDR[6]~32 ));
// synopsys translate_off
defparam \vga_ins|ADDR[6]~31 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \vga_ins|ADDR[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[6]~31_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \vga_ins|ADDR[7]~33 (
// Equation(s):
// \vga_ins|ADDR[7]~33_combout  = (\vga_ins|ADDR [7] & (!\vga_ins|ADDR[6]~32 )) # (!\vga_ins|ADDR [7] & ((\vga_ins|ADDR[6]~32 ) # (GND)))
// \vga_ins|ADDR[7]~34  = CARRY((!\vga_ins|ADDR[6]~32 ) # (!\vga_ins|ADDR [7]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[6]~32 ),
	.combout(\vga_ins|ADDR[7]~33_combout ),
	.cout(\vga_ins|ADDR[7]~34 ));
// synopsys translate_off
defparam \vga_ins|ADDR[7]~33 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \vga_ins|ADDR[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[7]~33_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \vga_ins|ADDR[8]~35 (
// Equation(s):
// \vga_ins|ADDR[8]~35_combout  = (\vga_ins|ADDR [8] & (\vga_ins|ADDR[7]~34  $ (GND))) # (!\vga_ins|ADDR [8] & (!\vga_ins|ADDR[7]~34  & VCC))
// \vga_ins|ADDR[8]~36  = CARRY((\vga_ins|ADDR [8] & !\vga_ins|ADDR[7]~34 ))

	.dataa(\vga_ins|ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[7]~34 ),
	.combout(\vga_ins|ADDR[8]~35_combout ),
	.cout(\vga_ins|ADDR[8]~36 ));
// synopsys translate_off
defparam \vga_ins|ADDR[8]~35 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \vga_ins|ADDR[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[8]~35_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \vga_ins|ADDR[9]~37 (
// Equation(s):
// \vga_ins|ADDR[9]~37_combout  = (\vga_ins|ADDR [9] & (!\vga_ins|ADDR[8]~36 )) # (!\vga_ins|ADDR [9] & ((\vga_ins|ADDR[8]~36 ) # (GND)))
// \vga_ins|ADDR[9]~38  = CARRY((!\vga_ins|ADDR[8]~36 ) # (!\vga_ins|ADDR [9]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[8]~36 ),
	.combout(\vga_ins|ADDR[9]~37_combout ),
	.cout(\vga_ins|ADDR[9]~38 ));
// synopsys translate_off
defparam \vga_ins|ADDR[9]~37 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \vga_ins|ADDR[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[9]~37_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \vga_ins|ADDR[10]~39 (
// Equation(s):
// \vga_ins|ADDR[10]~39_combout  = (\vga_ins|ADDR [10] & (\vga_ins|ADDR[9]~38  $ (GND))) # (!\vga_ins|ADDR [10] & (!\vga_ins|ADDR[9]~38  & VCC))
// \vga_ins|ADDR[10]~40  = CARRY((\vga_ins|ADDR [10] & !\vga_ins|ADDR[9]~38 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[9]~38 ),
	.combout(\vga_ins|ADDR[10]~39_combout ),
	.cout(\vga_ins|ADDR[10]~40 ));
// synopsys translate_off
defparam \vga_ins|ADDR[10]~39 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \vga_ins|ADDR[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[10]~39_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \vga_ins|ADDR[11]~41 (
// Equation(s):
// \vga_ins|ADDR[11]~41_combout  = (\vga_ins|ADDR [11] & (!\vga_ins|ADDR[10]~40 )) # (!\vga_ins|ADDR [11] & ((\vga_ins|ADDR[10]~40 ) # (GND)))
// \vga_ins|ADDR[11]~42  = CARRY((!\vga_ins|ADDR[10]~40 ) # (!\vga_ins|ADDR [11]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[10]~40 ),
	.combout(\vga_ins|ADDR[11]~41_combout ),
	.cout(\vga_ins|ADDR[11]~42 ));
// synopsys translate_off
defparam \vga_ins|ADDR[11]~41 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \vga_ins|ADDR[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[11]~41_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \vga_ins|ADDR[12]~43 (
// Equation(s):
// \vga_ins|ADDR[12]~43_combout  = (\vga_ins|ADDR [12] & (\vga_ins|ADDR[11]~42  $ (GND))) # (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR[11]~42  & VCC))
// \vga_ins|ADDR[12]~44  = CARRY((\vga_ins|ADDR [12] & !\vga_ins|ADDR[11]~42 ))

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[11]~42 ),
	.combout(\vga_ins|ADDR[12]~43_combout ),
	.cout(\vga_ins|ADDR[12]~44 ));
// synopsys translate_off
defparam \vga_ins|ADDR[12]~43 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \vga_ins|ADDR[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[12]~43_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \vga_ins|ADDR[13]~45 (
// Equation(s):
// \vga_ins|ADDR[13]~45_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR[12]~44 )) # (!\vga_ins|ADDR [13] & ((\vga_ins|ADDR[12]~44 ) # (GND)))
// \vga_ins|ADDR[13]~46  = CARRY((!\vga_ins|ADDR[12]~44 ) # (!\vga_ins|ADDR [13]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[12]~44 ),
	.combout(\vga_ins|ADDR[13]~45_combout ),
	.cout(\vga_ins|ADDR[13]~46 ));
// synopsys translate_off
defparam \vga_ins|ADDR[13]~45 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \vga_ins|ADDR[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[13]~45_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \vga_ins|ADDR[14]~47 (
// Equation(s):
// \vga_ins|ADDR[14]~47_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR[13]~46  $ (GND))) # (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR[13]~46  & VCC))
// \vga_ins|ADDR[14]~48  = CARRY((\vga_ins|ADDR [14] & !\vga_ins|ADDR[13]~46 ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[13]~46 ),
	.combout(\vga_ins|ADDR[14]~47_combout ),
	.cout(\vga_ins|ADDR[14]~48 ));
// synopsys translate_off
defparam \vga_ins|ADDR[14]~47 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \vga_ins|ADDR[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[14]~47_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \vga_ins|ADDR[15]~49 (
// Equation(s):
// \vga_ins|ADDR[15]~49_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR[14]~48 )) # (!\vga_ins|ADDR [15] & ((\vga_ins|ADDR[14]~48 ) # (GND)))
// \vga_ins|ADDR[15]~50  = CARRY((!\vga_ins|ADDR[14]~48 ) # (!\vga_ins|ADDR [15]))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[14]~48 ),
	.combout(\vga_ins|ADDR[15]~49_combout ),
	.cout(\vga_ins|ADDR[15]~50 ));
// synopsys translate_off
defparam \vga_ins|ADDR[15]~49 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \vga_ins|ADDR[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[15]~49_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \vga_ins|ADDR[16]~51 (
// Equation(s):
// \vga_ins|ADDR[16]~51_combout  = (\vga_ins|ADDR [16] & (\vga_ins|ADDR[15]~50  $ (GND))) # (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR[15]~50  & VCC))
// \vga_ins|ADDR[16]~52  = CARRY((\vga_ins|ADDR [16] & !\vga_ins|ADDR[15]~50 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[15]~50 ),
	.combout(\vga_ins|ADDR[16]~51_combout ),
	.cout(\vga_ins|ADDR[16]~52 ));
// synopsys translate_off
defparam \vga_ins|ADDR[16]~51 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \vga_ins|ADDR[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[16]~51_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \vga_ins|ADDR[17]~53 (
// Equation(s):
// \vga_ins|ADDR[17]~53_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR[16]~52 )) # (!\vga_ins|ADDR [17] & ((\vga_ins|ADDR[16]~52 ) # (GND)))
// \vga_ins|ADDR[17]~54  = CARRY((!\vga_ins|ADDR[16]~52 ) # (!\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[16]~52 ),
	.combout(\vga_ins|ADDR[17]~53_combout ),
	.cout(\vga_ins|ADDR[17]~54 ));
// synopsys translate_off
defparam \vga_ins|ADDR[17]~53 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \vga_ins|ADDR[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[17]~53_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \vga_ins|ADDR[18]~55 (
// Equation(s):
// \vga_ins|ADDR[18]~55_combout  = \vga_ins|ADDR[17]~54  $ (!\vga_ins|ADDR [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ADDR [18]),
	.cin(\vga_ins|ADDR[17]~54 ),
	.combout(\vga_ins|ADDR[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[18]~55 .lut_mask = 16'hF00F;
defparam \vga_ins|ADDR[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \vga_ins|ADDR[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[18]~55_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout  = (!\vga_ins|ADDR [18] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [17])))

	.dataa(\vga_ins|ADDR [18]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0 .lut_mask = 16'h0004;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w[3] .lut_mask = 16'h0A00;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[5]~6 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[5]~6_cout  = CARRY((\vga_ins|typer_logic_inst|row_count [0] & \vga_ins|typer_logic_inst|row_count [1]))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|typer_logic_inst|char_count[5]~6_cout ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[5]~6 .lut_mask = 16'h0088;
defparam \vga_ins|typer_logic_inst|char_count[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[5]~8 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[5]~8_cout  = CARRY((!\vga_ins|typer_logic_inst|char_count[5]~6_cout ) # (!\vga_ins|typer_logic_inst|row_count [2]))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|char_count[5]~6_cout ),
	.combout(),
	.cout(\vga_ins|typer_logic_inst|char_count[5]~8_cout ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[5]~8 .lut_mask = 16'h005F;
defparam \vga_ins|typer_logic_inst|char_count[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[5]~10 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[5]~10_cout  = CARRY((\vga_ins|typer_logic_inst|row_count [3] & !\vga_ins|typer_logic_inst|char_count[5]~8_cout ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|char_count[5]~8_cout ),
	.combout(),
	.cout(\vga_ins|typer_logic_inst|char_count[5]~10_cout ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[5]~10 .lut_mask = 16'h000C;
defparam \vga_ins|typer_logic_inst|char_count[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[5]~12 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[5]~12_cout  = CARRY((!\vga_ins|typer_logic_inst|char_count[5]~10_cout ) # (!\vga_ins|typer_logic_inst|row_count [4]))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|char_count[5]~10_cout ),
	.combout(),
	.cout(\vga_ins|typer_logic_inst|char_count[5]~12_cout ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[5]~12 .lut_mask = 16'h005F;
defparam \vga_ins|typer_logic_inst|char_count[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[5]~13 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[5]~13_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|char_count[5]~12_cout  $ (GND))) # (!\vga_ins|typer_logic_inst|char_count [5] & (!\vga_ins|typer_logic_inst|char_count[5]~12_cout  
// & VCC))
// \vga_ins|typer_logic_inst|char_count[5]~14  = CARRY((\vga_ins|typer_logic_inst|char_count [5] & !\vga_ins|typer_logic_inst|char_count[5]~12_cout ))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|char_count[5]~12_cout ),
	.combout(\vga_ins|typer_logic_inst|char_count[5]~13_combout ),
	.cout(\vga_ins|typer_logic_inst|char_count[5]~14 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[5]~13 .lut_mask = 16'hA50A;
defparam \vga_ins|typer_logic_inst|char_count[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N15
dffeas \vga_ins|typer_logic_inst|char_count[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|char_count[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|char_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[5] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|char_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_first_bit_number = 576;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a576 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~382 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~382_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [581]) # ((\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (((!\vga_ins|typer_logic_inst|row_count [3] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [577]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [581]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [577]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~382_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~382 .lut_mask = 16'hADA8;
defparam \vga_ins|typer_logic_inst|Mux0~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~383 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~383_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~382_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [589]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~382_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [585])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~382_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [585]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [589]),
	.datad(\vga_ins|typer_logic_inst|Mux0~382_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~383_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~383 .lut_mask = 16'hF588;
defparam \vga_ins|typer_logic_inst|Mux0~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~389 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~389_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [587]) # ((\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (((!\vga_ins|typer_logic_inst|row_count [2] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [579]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [587]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [579]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~389_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~389 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~390 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~390_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~389_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [591])) # 
// (!\vga_ins|typer_logic_inst|Mux0~389_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [583]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~389_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [591]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [583]),
	.datad(\vga_ins|typer_logic_inst|Mux0~389_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~390_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~390 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~384 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~384_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|row_count [3])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [586])) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [578])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [586]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [578]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~384_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~384 .lut_mask = 16'hD9C8;
defparam \vga_ins|typer_logic_inst|Mux0~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~385 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~385_combout  = (\vga_ins|typer_logic_inst|Mux0~384_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [590]) # (!\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~384_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [582] & (\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~384_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [582]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [590]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~385_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~385 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~386 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~386_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [580])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [576])))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [576]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [580]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~386_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~386 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~387 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~387_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~386_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [588]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~386_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [584])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~386_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [584]),
	.datac(\vga_ins|typer_logic_inst|Mux0~386_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [588]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~387_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~387 .lut_mask = 16'hF858;
defparam \vga_ins|typer_logic_inst|Mux0~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~388 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~388_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~385_combout ) # ((\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|row_count [1] & 
// (((!\vga_ins|typer_logic_inst|row_count [0] & \vga_ins|typer_logic_inst|Mux0~387_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~385_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~387_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~388_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~388 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~391 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~391_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~388_combout  & ((\vga_ins|typer_logic_inst|Mux0~390_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~388_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~383_combout )))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~388_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|Mux0~383_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~390_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~388_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~391_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~391 .lut_mask = 16'hF588;
defparam \vga_ins|typer_logic_inst|Mux0~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~392 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~392_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [598])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [596])))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [596]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [598]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~392_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~392 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~393 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~393_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~392_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [599]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~392_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [597])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~392_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [597]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [599]),
	.datad(\vga_ins|typer_logic_inst|Mux0~392_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~393_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~393 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~394 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~394_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [594]) # (\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [592] & ((!\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [592]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [594]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~394_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~394 .lut_mask = 16'hAAE4;
defparam \vga_ins|typer_logic_inst|Mux0~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~395 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~395_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~394_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [595]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~394_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [593])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~394_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [593]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [595]),
	.datad(\vga_ins|typer_logic_inst|Mux0~394_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~395_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~395 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~396 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~396_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~393_combout )) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~395_combout )))

	.dataa(\vga_ins|typer_logic_inst|Mux0~393_combout ),
	.datab(gnd),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~395_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~396_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~396 .lut_mask = 16'hAFA0;
defparam \vga_ins|typer_logic_inst|Mux0~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~397 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~397_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((!\vga_ins|typer_logic_inst|row_count [3] & \vga_ins|typer_logic_inst|Mux0~396_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & 
// (\vga_ins|typer_logic_inst|Mux0~391_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~391_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|Mux0~396_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~397_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~397 .lut_mask = 16'h4E44;
defparam \vga_ins|typer_logic_inst|Mux0~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~342 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~342_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|row_count [1])))) # (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|row_count [1] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [550]))) # (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [548]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [548]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [550]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~342_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~342 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~343 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~343_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~342_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [551]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~342_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [549])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|Mux0~342_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|Mux0~342_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [549]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [551]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~343_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~343 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~344 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~344_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [518]) # (\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [516] & ((!\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [516]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [518]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~344_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~344 .lut_mask = 16'hAAE4;
defparam \vga_ins|typer_logic_inst|Mux0~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~345 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~345_combout  = (\vga_ins|typer_logic_inst|Mux0~344_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [519]) # ((!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~344_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [517] & \vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [519]),
	.datab(\vga_ins|typer_logic_inst|Mux0~344_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [517]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~345_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~345 .lut_mask = 16'hB8CC;
defparam \vga_ins|typer_logic_inst|Mux0~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~346 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~346_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~343_combout ) # ((\vga_ins|typer_logic_inst|row_count [4])))) # (!\vga_ins|typer_logic_inst|char_count [5] & 
// (((\vga_ins|typer_logic_inst|Mux0~345_combout  & !\vga_ins|typer_logic_inst|row_count [4]))))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(\vga_ins|typer_logic_inst|Mux0~343_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~345_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~346_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~346 .lut_mask = 16'hAAD8;
defparam \vga_ins|typer_logic_inst|Mux0~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~340 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~340_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [533]))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [532]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [532]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [533]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~340_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~340 .lut_mask = 16'hFC0A;
defparam \vga_ins|typer_logic_inst|Mux0~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~341 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~341_combout  = (\vga_ins|typer_logic_inst|Mux0~340_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [535]) # (!\vga_ins|typer_logic_inst|row_count [1])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~340_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [534] & (\vga_ins|typer_logic_inst|row_count [1])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [534]),
	.datab(\vga_ins|typer_logic_inst|Mux0~340_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [535]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~341_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~341 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~347 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~347_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|row_count [0])) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [565]))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [564]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [564]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [565]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~347_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~347 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~348 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~348_combout  = (\vga_ins|typer_logic_inst|Mux0~347_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [567]) # (!\vga_ins|typer_logic_inst|row_count [1])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~347_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [566] & (\vga_ins|typer_logic_inst|row_count [1])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~347_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [566]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [567]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~348_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~348 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~349 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~349_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~346_combout  & ((\vga_ins|typer_logic_inst|Mux0~348_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~346_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~341_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|Mux0~346_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~346_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~341_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~348_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~349_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~349 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_first_bit_number = 512;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a512 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~371 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~371_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [541]))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [540]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [540]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [541]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~371_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~371 .lut_mask = 16'hFA44;
defparam \vga_ins|typer_logic_inst|Mux0~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~372 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~372_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~371_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [543]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~371_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [542])))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~371_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [542]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [543]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|Mux0~371_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~372_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~372 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~378 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~378_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|row_count [1]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [573])))) # 
// (!\vga_ins|typer_logic_inst|row_count [0] & (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [572])))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [572]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [573]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~378_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~378 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~379 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~379_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~378_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [575]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~378_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [574])))) # (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|Mux0~378_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|Mux0~378_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [574]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [575]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~379_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~379 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~375 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~375_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|row_count [1])))) # (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|row_count [1] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [526])) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [524])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [526]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [524]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~375_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~375 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~376 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~376_combout  = (\vga_ins|typer_logic_inst|Mux0~375_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [527]) # (!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~375_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [525] & ((\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [525]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [527]),
	.datac(\vga_ins|typer_logic_inst|Mux0~375_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~376_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~376 .lut_mask = 16'hCAF0;
defparam \vga_ins|typer_logic_inst|Mux0~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~373 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~373_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|row_count [0]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [558])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [556] & (!\vga_ins|typer_logic_inst|row_count [0])))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [556]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [558]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~373_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~373 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~374 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~374_combout  = (\vga_ins|typer_logic_inst|Mux0~373_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [559]) # ((!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~373_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [557] & \vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~373_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [559]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [557]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~374_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~374 .lut_mask = 16'hD8AA;
defparam \vga_ins|typer_logic_inst|Mux0~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~377 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~377_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|Mux0~374_combout ))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|Mux0~376_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~376_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~374_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~377_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~377 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~380 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~380_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~377_combout  & ((\vga_ins|typer_logic_inst|Mux0~379_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~377_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~372_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~377_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~372_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~379_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~377_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~380_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~380 .lut_mask = 16'hF588;
defparam \vga_ins|typer_logic_inst|Mux0~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~354 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~354_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [522]) # ((\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [520] & !\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [522]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [520]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~354_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~354 .lut_mask = 16'hF0AC;
defparam \vga_ins|typer_logic_inst|Mux0~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~355 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~355_combout  = (\vga_ins|typer_logic_inst|Mux0~354_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [523]) # (!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~354_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [521] & ((\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [521]),
	.datab(\vga_ins|typer_logic_inst|Mux0~354_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [523]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~355_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~355 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~352 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~352_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [537]))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [536]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [536]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [537]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~352_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~352 .lut_mask = 16'hFA44;
defparam \vga_ins|typer_logic_inst|Mux0~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~353 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~353_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~352_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [539])) # 
// (!\vga_ins|typer_logic_inst|Mux0~352_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [538]))))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~352_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [539]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [538]),
	.datad(\vga_ins|typer_logic_inst|Mux0~352_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~353_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~353 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~356 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~356_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|Mux0~353_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & 
// (\vga_ins|typer_logic_inst|Mux0~355_combout  & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~355_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~353_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~356_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~356 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~357 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~357_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|row_count [0])) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [569]))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [568]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [568]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [569]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~357_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~357 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~358 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~358_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~357_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [571])) # 
// (!\vga_ins|typer_logic_inst|Mux0~357_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [570]))))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~357_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [571]),
	.datac(\vga_ins|typer_logic_inst|Mux0~357_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [570]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~358_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~358 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~350 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~350_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [554])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [552])))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [552]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [554]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~350_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~350 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~351 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~351_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~350_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [555])) # 
// (!\vga_ins|typer_logic_inst|Mux0~350_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [553]))))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~350_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [555]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [553]),
	.datad(\vga_ins|typer_logic_inst|Mux0~350_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~351_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~351 .lut_mask = 16'hBBC0;
defparam \vga_ins|typer_logic_inst|Mux0~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~359 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~359_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~356_combout  & (\vga_ins|typer_logic_inst|Mux0~358_combout )) # (!\vga_ins|typer_logic_inst|Mux0~356_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~351_combout ))))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|Mux0~356_combout ))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(\vga_ins|typer_logic_inst|Mux0~356_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~358_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~351_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~359_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~359 .lut_mask = 16'hE6C4;
defparam \vga_ins|typer_logic_inst|Mux0~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~364 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~364_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [514]) # (\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [512] & ((!\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [512]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [514]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~364_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~364 .lut_mask = 16'hAAE4;
defparam \vga_ins|typer_logic_inst|Mux0~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~365 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~365_combout  = (\vga_ins|typer_logic_inst|Mux0~364_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [515]) # ((!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~364_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [513] & \vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~364_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [515]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [513]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~365_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~365 .lut_mask = 16'hD8AA;
defparam \vga_ins|typer_logic_inst|Mux0~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~362 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~362_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [529]))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [528]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [528]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [529]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~362_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~362 .lut_mask = 16'hFA44;
defparam \vga_ins|typer_logic_inst|Mux0~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~363 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~363_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~362_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [531])) # 
// (!\vga_ins|typer_logic_inst|Mux0~362_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [530]))))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~362_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [531]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [530]),
	.datad(\vga_ins|typer_logic_inst|Mux0~362_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~363_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~363 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~366 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~366_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|Mux0~363_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & 
// (\vga_ins|typer_logic_inst|Mux0~365_combout  & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~365_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~363_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~366_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~366 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~367 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~367_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [561]))) # (!\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [560]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [560]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [561]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~367_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~367 .lut_mask = 16'hFA44;
defparam \vga_ins|typer_logic_inst|Mux0~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~368 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~368_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~367_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [563])) # 
// (!\vga_ins|typer_logic_inst|Mux0~367_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [562]))))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~367_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [563]),
	.datac(\vga_ins|typer_logic_inst|Mux0~367_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [562]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~368_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~368 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~360 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~360_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|row_count [0]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [546])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [544]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [546]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [544]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~360_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~360 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~361 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~361_combout  = (\vga_ins|typer_logic_inst|Mux0~360_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [547]) # (!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~360_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [545] & ((\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~360_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [545]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [547]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~361_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~361 .lut_mask = 16'hE4AA;
defparam \vga_ins|typer_logic_inst|Mux0~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~369 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~369_combout  = (\vga_ins|typer_logic_inst|Mux0~366_combout  & ((\vga_ins|typer_logic_inst|Mux0~368_combout ) # ((!\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|Mux0~366_combout  & 
// (((\vga_ins|typer_logic_inst|char_count [5] & \vga_ins|typer_logic_inst|Mux0~361_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~366_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~368_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~361_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~369_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~369 .lut_mask = 16'hDA8A;
defparam \vga_ins|typer_logic_inst|Mux0~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~370 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~370_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// (\vga_ins|typer_logic_inst|Mux0~359_combout )) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~369_combout )))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|Mux0~359_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|Mux0~369_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~370_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~370 .lut_mask = 16'hE5E0;
defparam \vga_ins|typer_logic_inst|Mux0~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~381 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~381_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~370_combout  & ((\vga_ins|typer_logic_inst|Mux0~380_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~370_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~349_combout )))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~370_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~349_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~380_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~370_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~381_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~381 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[6]~15 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[6]~15_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (!\vga_ins|typer_logic_inst|char_count[5]~14 )) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count[5]~14 ) # (GND)))
// \vga_ins|typer_logic_inst|char_count[6]~16  = CARRY((!\vga_ins|typer_logic_inst|char_count[5]~14 ) # (!\vga_ins|typer_logic_inst|char_count [6]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|char_count[5]~14 ),
	.combout(\vga_ins|typer_logic_inst|char_count[6]~15_combout ),
	.cout(\vga_ins|typer_logic_inst|char_count[6]~16 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[6]~15 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|char_count[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N17
dffeas \vga_ins|typer_logic_inst|char_count[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|char_count[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|char_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[6] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|char_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~398 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~398_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|Mux0~397_combout ))) # (!\vga_ins|typer_logic_inst|char_count [6] & 
// (((\vga_ins|typer_logic_inst|Mux0~381_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(\vga_ins|typer_logic_inst|Mux0~397_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~381_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~398_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~398 .lut_mask = 16'h44F0;
defparam \vga_ins|typer_logic_inst|Mux0~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 259;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~162 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~162_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [455]))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [451]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [451]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [455]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~162_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~162 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~163 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~163_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~162_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [471])) # 
// (!\vga_ins|typer_logic_inst|Mux0~162_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [467]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~162_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [471]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [467]),
	.datad(\vga_ins|typer_logic_inst|Mux0~162_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~163_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~163 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~160 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~160_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [463])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [459])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [463]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [459]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~160_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~160 .lut_mask = 16'hE5E0;
defparam \vga_ins|typer_logic_inst|Mux0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~161 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~161_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~160_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [479])) # 
// (!\vga_ins|typer_logic_inst|Mux0~160_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [475]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~160_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [479]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [475]),
	.datad(\vga_ins|typer_logic_inst|Mux0~160_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~161_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~161 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~164 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~164_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|Mux0~161_combout ))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|Mux0~163_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(\vga_ins|typer_logic_inst|Mux0~163_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~161_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~164_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~164 .lut_mask = 16'hFA44;
defparam \vga_ins|typer_logic_inst|Mux0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~158 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~158_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [487]) # (\vga_ins|typer_logic_inst|row_count [4])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [483] & ((!\vga_ins|typer_logic_inst|row_count [4]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [483]),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [487]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~158_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~158 .lut_mask = 16'hCCE2;
defparam \vga_ins|typer_logic_inst|Mux0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~159 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~159_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~158_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [503])) # 
// (!\vga_ins|typer_logic_inst|Mux0~158_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [499]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~158_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [503]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [499]),
	.datad(\vga_ins|typer_logic_inst|Mux0~158_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~159_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~159 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~165 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~165_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [495]))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [491]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [491]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [495]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~165_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~165 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~166 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~166_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~165_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [511]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~165_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [507])))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~165_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [507]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [511]),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|Mux0~165_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~166_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~166 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~167 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~167_combout  = (\vga_ins|typer_logic_inst|Mux0~164_combout  & (((\vga_ins|typer_logic_inst|Mux0~166_combout )) # (!\vga_ins|typer_logic_inst|char_count [5]))) # (!\vga_ins|typer_logic_inst|Mux0~164_combout  & 
// (\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|Mux0~159_combout )))

	.dataa(\vga_ins|typer_logic_inst|Mux0~164_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|Mux0~159_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~166_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~167_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~167 .lut_mask = 16'hEA62;
defparam \vga_ins|typer_logic_inst|Mux0~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~154 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~154_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [303]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [271]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [271]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [303]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~154_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~154 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~155 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~155_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~154_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [319])) # 
// (!\vga_ins|typer_logic_inst|Mux0~154_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [287]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~154_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [319]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [287]),
	.datad(\vga_ins|typer_logic_inst|Mux0~154_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~155_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~155 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~147 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~147_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [283])))) # 
// (!\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [267] & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [267]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [283]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~147_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~147 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~148 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~148_combout  = (\vga_ins|typer_logic_inst|Mux0~147_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [315])) # (!\vga_ins|typer_logic_inst|char_count [5]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~147_combout  & (\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [299])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~147_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [299]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [315]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~148_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~148 .lut_mask = 16'hEA62;
defparam \vga_ins|typer_logic_inst|Mux0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~149 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~149_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|char_count [5])) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [295])) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [263])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [295]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [263]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~149_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~149 .lut_mask = 16'hD9C8;
defparam \vga_ins|typer_logic_inst|Mux0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~150 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~150_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~149_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [311]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~149_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [279])))) # (!\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|Mux0~149_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~149_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [279]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [311]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~150_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~150 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~151 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~151_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [275])))) # 
// (!\vga_ins|typer_logic_inst|row_count [4] & (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [259])))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [259]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [275]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~151_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~151 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~152 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~152_combout  = (\vga_ins|typer_logic_inst|Mux0~151_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [307]) # (!\vga_ins|typer_logic_inst|char_count [5])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~151_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [291] & (\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~151_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [291]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [307]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~152_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~152 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~153 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~153_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~150_combout ) # ((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [2] & 
// (((!\vga_ins|typer_logic_inst|row_count [3] & \vga_ins|typer_logic_inst|Mux0~152_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|Mux0~150_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|Mux0~152_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~153_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~153 .lut_mask = 16'hADA8;
defparam \vga_ins|typer_logic_inst|Mux0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~156 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~156_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~153_combout  & (\vga_ins|typer_logic_inst|Mux0~155_combout )) # (!\vga_ins|typer_logic_inst|Mux0~153_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~148_combout ))))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~153_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~155_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~148_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|Mux0~153_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~156_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~156 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~141 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~141_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [395])) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [387])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [395]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [387]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~141_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~141 .lut_mask = 16'hE5E0;
defparam \vga_ins|typer_logic_inst|Mux0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~142 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~142_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~141_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [411])) # 
// (!\vga_ins|typer_logic_inst|Mux0~141_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [403]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~141_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [411]),
	.datac(\vga_ins|typer_logic_inst|Mux0~141_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [403]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~142_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~142 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_bit_number = 304;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a304 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~139 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~139_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [399]) # (\vga_ins|typer_logic_inst|row_count [4])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [391] & ((!\vga_ins|typer_logic_inst|row_count [4]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [391]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [399]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~139_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~139 .lut_mask = 16'hAAE4;
defparam \vga_ins|typer_logic_inst|Mux0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~140 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~140_combout  = (\vga_ins|typer_logic_inst|Mux0~139_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [415]) # ((!\vga_ins|typer_logic_inst|row_count [4])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~139_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [407] & \vga_ins|typer_logic_inst|row_count [4]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~139_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [415]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [407]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~140_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~140 .lut_mask = 16'hD8AA;
defparam \vga_ins|typer_logic_inst|Mux0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~143 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~143_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|Mux0~140_combout ))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~142_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~142_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~140_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~143_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~143 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~137 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~137_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [427]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [419]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [419]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [427]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~137_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~137 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~138 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~138_combout  = (\vga_ins|typer_logic_inst|Mux0~137_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [443]) # ((!\vga_ins|typer_logic_inst|row_count [4])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~137_combout  & (((\vga_ins|typer_logic_inst|row_count [4] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [435]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~137_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [443]),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [435]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~138_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~138 .lut_mask = 16'hDA8A;
defparam \vga_ins|typer_logic_inst|Mux0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~144 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~144_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [431]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [423]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [423]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [431]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~144_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~144 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~145 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~145_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~144_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [447])) # 
// (!\vga_ins|typer_logic_inst|Mux0~144_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [439]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~144_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [447]),
	.datac(\vga_ins|typer_logic_inst|Mux0~144_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [439]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~145_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~145 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~146 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~146_combout  = (\vga_ins|typer_logic_inst|Mux0~143_combout  & (((\vga_ins|typer_logic_inst|Mux0~145_combout ) # (!\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|Mux0~143_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~138_combout  & (\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~143_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~138_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~145_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~146_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~146 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[7]~17 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[7]~17_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|char_count[6]~16  $ (GND))) # (!\vga_ins|typer_logic_inst|char_count [7] & (!\vga_ins|typer_logic_inst|char_count[6]~16  & VCC))
// \vga_ins|typer_logic_inst|char_count[7]~18  = CARRY((\vga_ins|typer_logic_inst|char_count [7] & !\vga_ins|typer_logic_inst|char_count[6]~16 ))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|char_count[6]~16 ),
	.combout(\vga_ins|typer_logic_inst|char_count[7]~17_combout ),
	.cout(\vga_ins|typer_logic_inst|char_count[7]~18 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[7]~17 .lut_mask = 16'hC30C;
defparam \vga_ins|typer_logic_inst|char_count[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N19
dffeas \vga_ins|typer_logic_inst|char_count[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|char_count[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|char_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[7] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|char_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~157 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~157_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// ((\vga_ins|typer_logic_inst|Mux0~146_combout ))) # (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|Mux0~156_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [6]),
	.datab(\vga_ins|typer_logic_inst|Mux0~156_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~146_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~157_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~157 .lut_mask = 16'hFA44;
defparam \vga_ins|typer_logic_inst|Mux0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~134 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~134_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|row_count [4]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [367])))) # 
// (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [335] & (!\vga_ins|typer_logic_inst|row_count [4])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [335]),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [367]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~134_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~134 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~135 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~135_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~134_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [383]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~134_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [351])))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~134_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [351]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [383]),
	.datad(\vga_ins|typer_logic_inst|Mux0~134_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~135_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~135 .lut_mask = 16'hF588;
defparam \vga_ins|typer_logic_inst|Mux0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~131 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~131_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|row_count [4])))) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|row_count [4] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [339])) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [323])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [339]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [323]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~131_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~131 .lut_mask = 16'hFA0C;
defparam \vga_ins|typer_logic_inst|Mux0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~132 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~132_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~131_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [371]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~131_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [355])))) # (!\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~131_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [355]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [371]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~131_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~132_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~132 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~129 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~129_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [347])))) # 
// (!\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [331] & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [331]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [347]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~129_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~129 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~130 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~130_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~129_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [379]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~129_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [363])))) # (!\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~129_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [363]),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [379]),
	.datad(\vga_ins|typer_logic_inst|Mux0~129_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~130_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~130 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~133 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~133_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2]) # (\vga_ins|typer_logic_inst|Mux0~130_combout )))) # (!\vga_ins|typer_logic_inst|row_count [3] & 
// (\vga_ins|typer_logic_inst|Mux0~132_combout  & (!\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|Mux0~132_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~130_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~133_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~133 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~127 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~127_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|char_count [5])) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [359])) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [327])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [359]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [327]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~127_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~127 .lut_mask = 16'hD9C8;
defparam \vga_ins|typer_logic_inst|Mux0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~128 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~128_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~127_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [375])) # 
// (!\vga_ins|typer_logic_inst|Mux0~127_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [343]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~127_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [375]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [343]),
	.datad(\vga_ins|typer_logic_inst|Mux0~127_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~128_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~128 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~136 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~136_combout  = (\vga_ins|typer_logic_inst|Mux0~133_combout  & ((\vga_ins|typer_logic_inst|Mux0~135_combout ) # ((!\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|Mux0~133_combout  & 
// (((\vga_ins|typer_logic_inst|row_count [2] & \vga_ins|typer_logic_inst|Mux0~128_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~135_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~133_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~128_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~136_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~136 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~168 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~168_combout  = (\vga_ins|typer_logic_inst|Mux0~157_combout  & ((\vga_ins|typer_logic_inst|Mux0~167_combout ) # ((!\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|Mux0~157_combout  & 
// (((\vga_ins|typer_logic_inst|char_count [6] & \vga_ins|typer_logic_inst|Mux0~136_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~167_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~157_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~136_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~168_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~168 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 257;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~33 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~33_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [377]) # ((\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (((!\vga_ins|typer_logic_inst|row_count [2] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [369]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [377]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [369]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~33 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~34 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~34_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~33_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [381]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~33_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [373])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~33_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [373]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [381]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~33_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~34 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~35 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~35_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [309])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [305]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [309]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [305]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~35 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~36 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~36_combout  = (\vga_ins|typer_logic_inst|Mux0~35_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [317]) # ((!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~35_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [313] & \vga_ins|typer_logic_inst|row_count [3]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [317]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [313]),
	.datac(\vga_ins|typer_logic_inst|Mux0~35_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~36 .lut_mask = 16'hACF0;
defparam \vga_ins|typer_logic_inst|Mux0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~37 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~37_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|Mux0~34_combout )) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~36_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~34_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|Mux0~36_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~37 .lut_mask = 16'hEE30;
defparam \vga_ins|typer_logic_inst|Mux0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~38 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~38_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|row_count [3])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [505]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [497]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [497]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [505]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~38 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~39 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~39_combout  = (\vga_ins|typer_logic_inst|Mux0~38_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [509]) # (!\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~38_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [501] & ((\vga_ins|typer_logic_inst|row_count [2]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [501]),
	.datab(\vga_ins|typer_logic_inst|Mux0~38_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [509]),
	.datad(\vga_ins|typer_logic_inst|row_count [2]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~39 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~31 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~31_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [437]) # ((\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [433] & !\vga_ins|typer_logic_inst|row_count [3]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [437]),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [433]),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~31 .lut_mask = 16'hCCB8;
defparam \vga_ins|typer_logic_inst|Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~32 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~32_combout  = (\vga_ins|typer_logic_inst|Mux0~31_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [445]) # (!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~31_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [441] & ((\vga_ins|typer_logic_inst|row_count [3]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [441]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [445]),
	.datac(\vga_ins|typer_logic_inst|Mux0~31_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~32 .lut_mask = 16'hCAF0;
defparam \vga_ins|typer_logic_inst|Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~40 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~40_combout  = (\vga_ins|typer_logic_inst|Mux0~37_combout  & ((\vga_ins|typer_logic_inst|Mux0~39_combout ) # ((!\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|Mux0~37_combout  & 
// (((\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|Mux0~32_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~37_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~39_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~32_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~40 .lut_mask = 16'hDA8A;
defparam \vga_ins|typer_logic_inst|Mux0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 273;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~20 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~20_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [329])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [321]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [329]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [321]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~20 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~21 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~21_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~20_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [333]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~20_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [325])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~20_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|Mux0~20_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [325]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [333]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~21 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~27 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~27_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|row_count [3])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [457]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [449]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [449]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [457]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~27 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~28 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~28_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~27_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [461]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~27_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [453])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~27_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [453]),
	.datac(\vga_ins|typer_logic_inst|Mux0~27_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [461]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~28 .lut_mask = 16'hF858;
defparam \vga_ins|typer_logic_inst|Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~24 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~24_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [261])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [257])))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [257]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [261]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~24 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~25 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~25_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~24_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [269])) # 
// (!\vga_ins|typer_logic_inst|Mux0~24_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [265]))))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~24_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [269]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [265]),
	.datad(\vga_ins|typer_logic_inst|Mux0~24_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~25 .lut_mask = 16'hBBC0;
defparam \vga_ins|typer_logic_inst|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y40_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~22 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~22_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|row_count [2])) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [389])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [385])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [389]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [385]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~22 .lut_mask = 16'hD9C8;
defparam \vga_ins|typer_logic_inst|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~23 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~23_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~22_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [397]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~22_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [393])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~22_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [393]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|Mux0~22_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [397]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~23 .lut_mask = 16'hF838;
defparam \vga_ins|typer_logic_inst|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~26 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~26_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6]) # (\vga_ins|typer_logic_inst|Mux0~23_combout )))) # (!\vga_ins|typer_logic_inst|char_count [7] & 
// (\vga_ins|typer_logic_inst|Mux0~25_combout  & (!\vga_ins|typer_logic_inst|char_count [6])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~25_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~23_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~26 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~29 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~29_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~26_combout  & ((\vga_ins|typer_logic_inst|Mux0~28_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~26_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~21_combout )))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~26_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~21_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~28_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~26_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~29 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~10 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~10_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|row_count [3])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [361])) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [353])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [361]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [353]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~10 .lut_mask = 16'hD9C8;
defparam \vga_ins|typer_logic_inst|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~11 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~11_combout  = (\vga_ins|typer_logic_inst|Mux0~10_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [365]) # ((!\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~10_combout  & (((\vga_ins|typer_logic_inst|row_count [2] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [357]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~10_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [365]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [357]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~11 .lut_mask = 16'hDA8A;
defparam \vga_ins|typer_logic_inst|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~17 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~17_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|row_count [3])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [489])) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [481])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [489]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [481]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~17 .lut_mask = 16'hD9C8;
defparam \vga_ins|typer_logic_inst|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~18 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~18_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~17_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [493])) # 
// (!\vga_ins|typer_logic_inst|Mux0~17_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [485]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~17_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [493]),
	.datac(\vga_ins|typer_logic_inst|Mux0~17_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [485]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~18 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~12 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~12_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [421]) # ((\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [417] & !\vga_ins|typer_logic_inst|row_count [3]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [421]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [417]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~12 .lut_mask = 16'hF0AC;
defparam \vga_ins|typer_logic_inst|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~13 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~13_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~12_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [429]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~12_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [425])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|Mux0~12_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|Mux0~12_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [425]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [429]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~13 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~14 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~14_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [293])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [289])))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [289]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [293]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~14 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~15 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~15_combout  = (\vga_ins|typer_logic_inst|Mux0~14_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [301]) # (!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~14_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [297] & ((\vga_ins|typer_logic_inst|row_count [3]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [297]),
	.datab(\vga_ins|typer_logic_inst|Mux0~14_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [301]),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~15 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~16 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~16_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~13_combout ) # ((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & 
// (((!\vga_ins|typer_logic_inst|char_count [6] & \vga_ins|typer_logic_inst|Mux0~15_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~13_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~16 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~19 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~19_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~16_combout  & ((\vga_ins|typer_logic_inst|Mux0~18_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~16_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~11_combout )))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~16_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~11_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~18_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~19 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~30 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~30_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~19_combout ) # (\vga_ins|typer_logic_inst|row_count [4])))) # (!\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|Mux0~29_combout  & ((!\vga_ins|typer_logic_inst|row_count [4]))))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(\vga_ins|typer_logic_inst|Mux0~29_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~19_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~30 .lut_mask = 16'hAAE4;
defparam \vga_ins|typer_logic_inst|Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~7 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~7_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [473])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [465]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [473]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [465]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~7 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~8 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~8_combout  = (\vga_ins|typer_logic_inst|Mux0~7_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [477])) # (!\vga_ins|typer_logic_inst|row_count [2]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~7_combout  & (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [469])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~7_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [469]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [477]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~8 .lut_mask = 16'hEA62;
defparam \vga_ins|typer_logic_inst|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~4 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~4_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [277]))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [273]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [273]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [277]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~4 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~5 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~5_combout  = (\vga_ins|typer_logic_inst|Mux0~4_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [285]) # (!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~4_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [281] & (\vga_ins|typer_logic_inst|row_count [3])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [281]),
	.datab(\vga_ins|typer_logic_inst|Mux0~4_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [285]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~5 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~2 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~2_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [345])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [337] & (!\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [337]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [345]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~2 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~3 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~3_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~2_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [349])) # 
// (!\vga_ins|typer_logic_inst|Mux0~2_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [341]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~2_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [349]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [341]),
	.datad(\vga_ins|typer_logic_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~3 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~6 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~6_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|char_count [6])) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// ((\vga_ins|typer_logic_inst|Mux0~3_combout ))) # (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|Mux0~5_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [7]),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|Mux0~5_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~6 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~0 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~0_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [405]))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [401]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [401]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [405]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~0 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~1 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~1_combout  = (\vga_ins|typer_logic_inst|Mux0~0_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [413]) # (!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~0_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [409] & (\vga_ins|typer_logic_inst|row_count [3])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [409]),
	.datab(\vga_ins|typer_logic_inst|Mux0~0_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [413]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~1 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~9 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~9_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~6_combout  & (\vga_ins|typer_logic_inst|Mux0~8_combout )) # (!\vga_ins|typer_logic_inst|Mux0~6_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~1_combout ))))) # (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|Mux0~6_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [7]),
	.datab(\vga_ins|typer_logic_inst|Mux0~8_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~6_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~9 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~41 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~41_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~30_combout  & (\vga_ins|typer_logic_inst|Mux0~40_combout )) # (!\vga_ins|typer_logic_inst|Mux0~30_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~9_combout ))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~30_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~40_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|Mux0~30_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~41 .lut_mask = 16'hBCB0;
defparam \vga_ins|typer_logic_inst|Mux0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 258;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~52 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~52_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|row_count [3])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [346]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [338]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [338]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [346]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~52 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~53 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~53_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~52_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [350]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~52_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [342])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~52_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [342]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [350]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~52_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~53 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~54 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~54_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [358])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [354])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [358]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [354]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~54 .lut_mask = 16'hE5E0;
defparam \vga_ins|typer_logic_inst|Mux0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~55 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~55_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~54_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [366]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~54_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [362])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|Mux0~54_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|Mux0~54_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [362]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [366]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~55 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~56 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~56_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [326]))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [322]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [322]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [326]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~56 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~57 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~57_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~56_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [334]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~56_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [330])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~56_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [330]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [334]),
	.datad(\vga_ins|typer_logic_inst|Mux0~56_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~57 .lut_mask = 16'hF588;
defparam \vga_ins|typer_logic_inst|Mux0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~58 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~58_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|Mux0~55_combout )) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~57_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~55_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|Mux0~57_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~58 .lut_mask = 16'hEE30;
defparam \vga_ins|typer_logic_inst|Mux0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~59 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~59_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [378])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [370] & (!\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [370]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [378]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~59 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~60 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~60_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~59_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [382]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~59_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [374])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~59_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [374]),
	.datac(\vga_ins|typer_logic_inst|Mux0~59_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [382]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~60 .lut_mask = 16'hF858;
defparam \vga_ins|typer_logic_inst|Mux0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~61 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~61_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~58_combout  & ((\vga_ins|typer_logic_inst|Mux0~60_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~58_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~53_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~58_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~53_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|Mux0~58_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~60_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~61 .lut_mask = 16'hF838;
defparam \vga_ins|typer_logic_inst|Mux0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 288;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~69 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~69_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|row_count [3])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [314]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [306]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [306]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [314]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~69 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~70 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~70_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~69_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [318])) # 
// (!\vga_ins|typer_logic_inst|Mux0~69_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [310]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~69_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|Mux0~69_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [318]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [310]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~70 .lut_mask = 16'hE6C4;
defparam \vga_ins|typer_logic_inst|Mux0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~62 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~62_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [294])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [290])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [294]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [290]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~62 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~63 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~63_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~62_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [302]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~62_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [298])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~62_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [298]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [302]),
	.datad(\vga_ins|typer_logic_inst|Mux0~62_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~63 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~66 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~66_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [262])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [258]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [262]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [258]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~66 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~67 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~67_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~66_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [270])) # 
// (!\vga_ins|typer_logic_inst|Mux0~66_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [266]))))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~66_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [270]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [266]),
	.datad(\vga_ins|typer_logic_inst|Mux0~66_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~67 .lut_mask = 16'hBBC0;
defparam \vga_ins|typer_logic_inst|Mux0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~64 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~64_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [282]) # ((\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (((!\vga_ins|typer_logic_inst|row_count [2] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [274]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [282]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [274]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~64 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~65 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~65_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~64_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [286])) # 
// (!\vga_ins|typer_logic_inst|Mux0~64_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [278]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~64_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [286]),
	.datac(\vga_ins|typer_logic_inst|Mux0~64_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [278]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~65 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~68 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~68_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|row_count [4])))) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|row_count [4] & 
// ((\vga_ins|typer_logic_inst|Mux0~65_combout ))) # (!\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|Mux0~67_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~67_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~65_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~68 .lut_mask = 16'hFC0A;
defparam \vga_ins|typer_logic_inst|Mux0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~71 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~71_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~68_combout  & (\vga_ins|typer_logic_inst|Mux0~70_combout )) # (!\vga_ins|typer_logic_inst|Mux0~68_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~63_combout ))))) # (!\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~68_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~70_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~63_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~68_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~71 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~72 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~72_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|Mux0~61_combout )) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~71_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~61_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|Mux0~71_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~72 .lut_mask = 16'hEE30;
defparam \vga_ins|typer_logic_inst|Mux0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~49 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~49_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [442])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [434] & (!\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [434]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [442]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~49 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~50 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~50_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~49_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [446]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~49_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [438])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~49_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [438]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [446]),
	.datad(\vga_ins|typer_logic_inst|Mux0~49_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~50 .lut_mask = 16'hF588;
defparam \vga_ins|typer_logic_inst|Mux0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y39_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~42 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~42_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [422])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [418])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [422]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [418]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~42 .lut_mask = 16'hE5E0;
defparam \vga_ins|typer_logic_inst|Mux0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~43 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~43_combout  = (\vga_ins|typer_logic_inst|Mux0~42_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [430]) # (!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~42_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [426] & ((\vga_ins|typer_logic_inst|row_count [3]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [426]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [430]),
	.datac(\vga_ins|typer_logic_inst|Mux0~42_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~43 .lut_mask = 16'hCAF0;
defparam \vga_ins|typer_logic_inst|Mux0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~44 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~44_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [410]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [402]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [402]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [410]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~44 .lut_mask = 16'hFC0A;
defparam \vga_ins|typer_logic_inst|Mux0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~45 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~45_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~44_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [414])) # 
// (!\vga_ins|typer_logic_inst|Mux0~44_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [406]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~44_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [414]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [406]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~44_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~45 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~46 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~46_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [390])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [386]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [390]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [386]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~46 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~47 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~47_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~46_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [398]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~46_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [394])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~46_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [394]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [398]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|Mux0~46_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~47 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~48 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~48_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~45_combout ) # ((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & 
// (((!\vga_ins|typer_logic_inst|char_count [5] & \vga_ins|typer_logic_inst|Mux0~47_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~45_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~47_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~48 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~51 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~51_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~48_combout  & (\vga_ins|typer_logic_inst|Mux0~50_combout )) # (!\vga_ins|typer_logic_inst|Mux0~48_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~43_combout ))))) # (!\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~48_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~50_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~43_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~48_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~51 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~77 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~77_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [454])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [450])))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [450]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [454]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~77 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~78 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~78_combout  = (\vga_ins|typer_logic_inst|Mux0~77_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [462]) # ((!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~77_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [458] & \vga_ins|typer_logic_inst|row_count [3]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~77_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [462]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [458]),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~78 .lut_mask = 16'hD8AA;
defparam \vga_ins|typer_logic_inst|Mux0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~75 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~75_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [486]))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [482]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [482]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [486]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~75 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~76 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~76_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~75_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [494])) # 
// (!\vga_ins|typer_logic_inst|Mux0~75_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [490]))))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~75_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [494]),
	.datac(\vga_ins|typer_logic_inst|Mux0~75_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [490]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~76 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~79 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~79_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|row_count [4]) # (\vga_ins|typer_logic_inst|Mux0~76_combout )))) # (!\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|Mux0~78_combout  & (!\vga_ins|typer_logic_inst|row_count [4])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~78_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|Mux0~76_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~79 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~73 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~73_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [474])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [466] & (!\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [466]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [474]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~73 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~74 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~74_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~73_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [478])) # 
// (!\vga_ins|typer_logic_inst|Mux0~73_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [470]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~73_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [478]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [470]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~73_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~74 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~80 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~80_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [506])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [498] & (!\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [498]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [506]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~80 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~81 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~81_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~80_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [510]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~80_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [502])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~80_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|Mux0~80_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [502]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [510]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~81 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~82 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~82_combout  = (\vga_ins|typer_logic_inst|Mux0~79_combout  & (((\vga_ins|typer_logic_inst|Mux0~81_combout ) # (!\vga_ins|typer_logic_inst|row_count [4])))) # (!\vga_ins|typer_logic_inst|Mux0~79_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~74_combout  & (\vga_ins|typer_logic_inst|row_count [4])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~79_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~74_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|Mux0~81_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~82 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~83 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~83_combout  = (\vga_ins|typer_logic_inst|Mux0~72_combout  & (((\vga_ins|typer_logic_inst|Mux0~82_combout ) # (!\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|Mux0~72_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~51_combout  & (\vga_ins|typer_logic_inst|char_count [7])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~72_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~51_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~82_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~83 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~115 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~115_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [436]))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [432]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [432]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [436]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~115_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~115 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~116 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~116_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~115_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [444])) # 
// (!\vga_ins|typer_logic_inst|Mux0~115_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [440]))))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~115_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [444]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|Mux0~115_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [440]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~116_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~116 .lut_mask = 16'hBCB0;
defparam \vga_ins|typer_logic_inst|Mux0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~119 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~119_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [308]) # (\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [304] & ((!\vga_ins|typer_logic_inst|row_count [3]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [304]),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [308]),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~119_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~119 .lut_mask = 16'hCCE2;
defparam \vga_ins|typer_logic_inst|Mux0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~120 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~120_combout  = (\vga_ins|typer_logic_inst|Mux0~119_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [316]) # ((!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~119_combout  & (((\vga_ins|typer_logic_inst|row_count [3] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [312]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [316]),
	.datab(\vga_ins|typer_logic_inst|Mux0~119_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [312]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~120_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~120 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~117 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~117_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [376])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [368] & (!\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [368]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [376]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~117_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~117 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~118 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~118_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~117_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [380])) # 
// (!\vga_ins|typer_logic_inst|Mux0~117_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [372]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~117_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|Mux0~117_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [380]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [372]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~118_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~118 .lut_mask = 16'hE6C4;
defparam \vga_ins|typer_logic_inst|Mux0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~121 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~121_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// ((\vga_ins|typer_logic_inst|Mux0~118_combout ))) # (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|Mux0~120_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [7]),
	.datab(\vga_ins|typer_logic_inst|Mux0~120_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~118_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~121_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~121 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~122 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~122_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [504]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [496]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [496]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [504]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|row_count [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~122_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~122 .lut_mask = 16'hFC0A;
defparam \vga_ins|typer_logic_inst|Mux0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~123 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~123_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~122_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [508])) # 
// (!\vga_ins|typer_logic_inst|Mux0~122_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [500]))))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~122_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|Mux0~122_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [508]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [500]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~123_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~123 .lut_mask = 16'hE6C4;
defparam \vga_ins|typer_logic_inst|Mux0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~124 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~124_combout  = (\vga_ins|typer_logic_inst|Mux0~121_combout  & (((\vga_ins|typer_logic_inst|Mux0~123_combout ) # (!\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|Mux0~121_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~116_combout  & ((\vga_ins|typer_logic_inst|char_count [7]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~116_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~121_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~123_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~124_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~124 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~101 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~101_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|row_count [3])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [472]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [464]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [464]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [472]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~101_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~101 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~102 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~102_combout  = (\vga_ins|typer_logic_inst|Mux0~101_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [476]) # (!\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~101_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [468] & ((\vga_ins|typer_logic_inst|row_count [2]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [468]),
	.datab(\vga_ins|typer_logic_inst|Mux0~101_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [476]),
	.datad(\vga_ins|typer_logic_inst|row_count [2]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~102_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~102 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~96 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~96_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [344]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [336]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [336]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [344]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~96 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~97 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~97_combout  = (\vga_ins|typer_logic_inst|Mux0~96_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [348])) # (!\vga_ins|typer_logic_inst|row_count [2]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~96_combout  & (\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [340])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~96_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [340]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [348]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~97 .lut_mask = 16'hEA62;
defparam \vga_ins|typer_logic_inst|Mux0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~98 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~98_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [276])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [272])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [276]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [272]),
	.datad(\vga_ins|typer_logic_inst|row_count [2]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~98 .lut_mask = 16'hEE30;
defparam \vga_ins|typer_logic_inst|Mux0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~99 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~99_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~98_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [284])) # 
// (!\vga_ins|typer_logic_inst|Mux0~98_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [280]))))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~98_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [284]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [280]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|Mux0~98_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~99 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~100 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~100_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [7]) # ((\vga_ins|typer_logic_inst|Mux0~97_combout )))) # (!\vga_ins|typer_logic_inst|char_count [6] & 
// (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~99_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [6]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|Mux0~97_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~99_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~100 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~94 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~94_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [404])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [400]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [404]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [400]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~94 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~95 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~95_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~94_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [412]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~94_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [408])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~94_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [408]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [412]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|Mux0~94_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~95 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~103 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~103_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~100_combout  & (\vga_ins|typer_logic_inst|Mux0~102_combout )) # (!\vga_ins|typer_logic_inst|Mux0~100_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~95_combout ))))) # (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|Mux0~100_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~102_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|Mux0~100_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~95_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~103_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~103 .lut_mask = 16'hBCB0;
defparam \vga_ins|typer_logic_inst|Mux0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~111 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~111_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [456]))) # (!\vga_ins|typer_logic_inst|row_count [3] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [448]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [448]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [456]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~111_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~111 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~112 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~112_combout  = (\vga_ins|typer_logic_inst|Mux0~111_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [460]) # (!\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~111_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [452] & (\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [452]),
	.datab(\vga_ins|typer_logic_inst|Mux0~111_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [460]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~112_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~112 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~106 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~106_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [388])) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [384])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [388]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [384]),
	.datad(\vga_ins|typer_logic_inst|row_count [2]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~106_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~106 .lut_mask = 16'hEE30;
defparam \vga_ins|typer_logic_inst|Mux0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~107 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~107_combout  = (\vga_ins|typer_logic_inst|Mux0~106_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [396]) # ((!\vga_ins|typer_logic_inst|row_count [3])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~106_combout  & (((\vga_ins|typer_logic_inst|row_count [3] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [392]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~106_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [396]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [392]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~107_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~107 .lut_mask = 16'hDA8A;
defparam \vga_ins|typer_logic_inst|Mux0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~108 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~108_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [260]))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [256]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [256]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [260]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~108_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~108 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~109 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~109_combout  = (\vga_ins|typer_logic_inst|Mux0~108_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [268])) # (!\vga_ins|typer_logic_inst|row_count [3]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~108_combout  & (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [264]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~108_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [268]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [264]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~109_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~109 .lut_mask = 16'hE6A2;
defparam \vga_ins|typer_logic_inst|Mux0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~110 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~110_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// (\vga_ins|typer_logic_inst|Mux0~107_combout )) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~109_combout )))))

	.dataa(\vga_ins|typer_logic_inst|char_count [6]),
	.datab(\vga_ins|typer_logic_inst|Mux0~107_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~109_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~110_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~110 .lut_mask = 16'hE5E0;
defparam \vga_ins|typer_logic_inst|Mux0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~104 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~104_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [328]) # ((\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (((!\vga_ins|typer_logic_inst|row_count [2] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [320]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [328]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [320]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~104_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~104 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~105 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~105_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~104_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [332]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~104_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [324])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~104_combout ))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|Mux0~104_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [324]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [332]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~105_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~105 .lut_mask = 16'hEC64;
defparam \vga_ins|typer_logic_inst|Mux0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~113 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~113_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~110_combout  & (\vga_ins|typer_logic_inst|Mux0~112_combout )) # (!\vga_ins|typer_logic_inst|Mux0~110_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~105_combout ))))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~110_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [6]),
	.datab(\vga_ins|typer_logic_inst|Mux0~112_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~110_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~105_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~113_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~113 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~114 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~114_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5]) # ((\vga_ins|typer_logic_inst|Mux0~103_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & 
// (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~113_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|Mux0~103_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~113_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~114_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~114 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~88 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~88_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [292])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [288]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [292]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [288]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~88 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~89 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~89_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~88_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [300]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~88_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [296])))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~88_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [296]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|Mux0~88_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [300]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~89 .lut_mask = 16'hF838;
defparam \vga_ins|typer_logic_inst|Mux0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~86 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~86_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [420])))) # 
// (!\vga_ins|typer_logic_inst|row_count [2] & (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [416]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [2]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [420]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [416]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~86 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~87 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~87_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~86_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [428])) # 
// (!\vga_ins|typer_logic_inst|Mux0~86_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [424]))))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~86_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [3]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [428]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [424]),
	.datad(\vga_ins|typer_logic_inst|Mux0~86_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~87 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~90 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~90_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6]) # ((\vga_ins|typer_logic_inst|Mux0~87_combout )))) # (!\vga_ins|typer_logic_inst|char_count [7] & 
// (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|Mux0~89_combout )))

	.dataa(\vga_ins|typer_logic_inst|char_count [7]),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|Mux0~89_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~87_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~90 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~84 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~84_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [360]) # ((\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|row_count [3] & (((!\vga_ins|typer_logic_inst|row_count [2] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [352]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [360]),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [352]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~84 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~85 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~85_combout  = (\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|Mux0~84_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [364]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~84_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [356])))) # (!\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|Mux0~84_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [356]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [364]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~84_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~85 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~91 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~91_combout  = (\vga_ins|typer_logic_inst|row_count [2] & (((\vga_ins|typer_logic_inst|row_count [3])))) # (!\vga_ins|typer_logic_inst|row_count [2] & ((\vga_ins|typer_logic_inst|row_count [3] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [488])) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [480])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [488]),
	.datab(\vga_ins|typer_logic_inst|row_count [2]),
	.datac(\vga_ins|typer_logic_inst|row_count [3]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [480]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~91 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~92 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~92_combout  = (\vga_ins|typer_logic_inst|Mux0~91_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [492]) # (!\vga_ins|typer_logic_inst|row_count [2])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~91_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [484] & (\vga_ins|typer_logic_inst|row_count [2])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~91_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [484]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [492]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~92 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~93 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~93_combout  = (\vga_ins|typer_logic_inst|Mux0~90_combout  & (((\vga_ins|typer_logic_inst|Mux0~92_combout ) # (!\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|Mux0~90_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~85_combout  & (\vga_ins|typer_logic_inst|char_count [6])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~90_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~85_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~92_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~93 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~125 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~125_combout  = (\vga_ins|typer_logic_inst|Mux0~114_combout  & ((\vga_ins|typer_logic_inst|Mux0~124_combout ) # ((!\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|Mux0~114_combout  & 
// (((\vga_ins|typer_logic_inst|Mux0~93_combout  & \vga_ins|typer_logic_inst|char_count [5]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~124_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~114_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~93_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~125_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~125 .lut_mask = 16'hB8CC;
defparam \vga_ins|typer_logic_inst|Mux0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~126 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~126_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~83_combout ) # ((\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|row_count [1] & 
// (((!\vga_ins|typer_logic_inst|row_count [0] & \vga_ins|typer_logic_inst|Mux0~125_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|Mux0~83_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~125_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~126_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~126 .lut_mask = 16'hADA8;
defparam \vga_ins|typer_logic_inst|Mux0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~169 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~169_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~126_combout  & (\vga_ins|typer_logic_inst|Mux0~168_combout )) # (!\vga_ins|typer_logic_inst|Mux0~126_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~41_combout ))))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~126_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~168_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~41_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~126_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~169_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~169 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[8]~19 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[8]~19_combout  = (\vga_ins|typer_logic_inst|char_count [8] & (!\vga_ins|typer_logic_inst|char_count[7]~18 )) # (!\vga_ins|typer_logic_inst|char_count [8] & ((\vga_ins|typer_logic_inst|char_count[7]~18 ) # (GND)))
// \vga_ins|typer_logic_inst|char_count[8]~20  = CARRY((!\vga_ins|typer_logic_inst|char_count[7]~18 ) # (!\vga_ins|typer_logic_inst|char_count [8]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|char_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|typer_logic_inst|char_count[7]~18 ),
	.combout(\vga_ins|typer_logic_inst|char_count[8]~19_combout ),
	.cout(\vga_ins|typer_logic_inst|char_count[8]~20 ));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[8]~19 .lut_mask = 16'h3C3F;
defparam \vga_ins|typer_logic_inst|char_count[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N21
dffeas \vga_ins|typer_logic_inst|char_count[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|char_count[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|char_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[8] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|char_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|char_count[9]~21 (
// Equation(s):
// \vga_ins|typer_logic_inst|char_count[9]~21_combout  = \vga_ins|typer_logic_inst|char_count [9] $ (!\vga_ins|typer_logic_inst|char_count[8]~20 )

	.dataa(\vga_ins|typer_logic_inst|char_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|typer_logic_inst|char_count[8]~20 ),
	.combout(\vga_ins|typer_logic_inst|char_count[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[9]~21 .lut_mask = 16'hA5A5;
defparam \vga_ins|typer_logic_inst|char_count[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N23
dffeas \vga_ins|typer_logic_inst|char_count[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|char_count[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|char_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|char_count[9] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|char_count[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~299 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~299_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [109]) # (\vga_ins|typer_logic_inst|row_count [4])))) # 
// (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [77] & ((!\vga_ins|typer_logic_inst|row_count [4]))))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [77]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [109]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~299_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~299 .lut_mask = 16'hAAE4;
defparam \vga_ins|typer_logic_inst|Mux0~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~300 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~300_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~299_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [125])) # 
// (!\vga_ins|typer_logic_inst|Mux0~299_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [93]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~299_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [125]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|Mux0~299_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [93]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~300_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~300 .lut_mask = 16'hBCB0;
defparam \vga_ins|typer_logic_inst|Mux0~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~301 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~301_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [45])) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [45]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~301_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~301 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~302 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~302_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~301_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [61])) # 
// (!\vga_ins|typer_logic_inst|Mux0~301_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [29]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~301_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [61]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|Mux0~301_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~302_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~302 .lut_mask = 16'hBCB0;
defparam \vga_ins|typer_logic_inst|Mux0~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~303 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~303_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|Mux0~300_combout )) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~302_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~300_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|Mux0~302_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~303_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~303 .lut_mask = 16'hEE30;
defparam \vga_ins|typer_logic_inst|Mux0~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~304 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~304_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [237])) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [205])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [237]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [205]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~304_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~304 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~305 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~305_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~304_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [253])) # 
// (!\vga_ins|typer_logic_inst|Mux0~304_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [221]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~304_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [253]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|Mux0~304_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [221]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~305_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~305 .lut_mask = 16'hBCB0;
defparam \vga_ins|typer_logic_inst|Mux0~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~297 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~297_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [173])) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [141])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [173]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [141]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~297_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~297 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~298 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~298_combout  = (\vga_ins|typer_logic_inst|Mux0~297_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [189]) # (!\vga_ins|typer_logic_inst|row_count [4])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~297_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [157] & ((\vga_ins|typer_logic_inst|row_count [4]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [157]),
	.datab(\vga_ins|typer_logic_inst|Mux0~297_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [189]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~298_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~298 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~306 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~306_combout  = (\vga_ins|typer_logic_inst|Mux0~303_combout  & ((\vga_ins|typer_logic_inst|Mux0~305_combout ) # ((!\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|Mux0~303_combout  & 
// (((\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|Mux0~298_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~303_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~305_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~298_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~306_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~306 .lut_mask = 16'hDA8A;
defparam \vga_ins|typer_logic_inst|Mux0~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~335 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~335_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [239]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [207]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [207]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [239]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~335_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~335 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~336 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~336_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~335_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [255])) # 
// (!\vga_ins|typer_logic_inst|Mux0~335_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [223]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~335_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [255]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [223]),
	.datad(\vga_ins|typer_logic_inst|Mux0~335_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~336_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~336 .lut_mask = 16'hBBC0;
defparam \vga_ins|typer_logic_inst|Mux0~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~330 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~330_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [111])) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [79])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [111]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [79]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~330_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~330 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~331 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~331_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~330_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [127])) # 
// (!\vga_ins|typer_logic_inst|Mux0~330_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [95]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~330_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [127]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [95]),
	.datad(\vga_ins|typer_logic_inst|Mux0~330_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~331_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~331 .lut_mask = 16'hBBC0;
defparam \vga_ins|typer_logic_inst|Mux0~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~332 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~332_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [31])))) # 
// (!\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [15] & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~332_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~332 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~333 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~333_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~332_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [63]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~332_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [47])))) # (!\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~332_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [47]),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [63]),
	.datad(\vga_ins|typer_logic_inst|Mux0~332_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~333_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~333 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~334 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~334_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|Mux0~331_combout )) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~333_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~331_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~333_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~334_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~334 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~328 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~328_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|row_count [4])))) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|row_count [4] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [159])) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [143])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [159]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [143]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~328_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~328 .lut_mask = 16'hFA0C;
defparam \vga_ins|typer_logic_inst|Mux0~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~329 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~329_combout  = (\vga_ins|typer_logic_inst|Mux0~328_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [191]) # (!\vga_ins|typer_logic_inst|char_count [5])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~328_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [175] & (\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [175]),
	.datab(\vga_ins|typer_logic_inst|Mux0~328_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [191]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~329_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~329 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~337 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~337_combout  = (\vga_ins|typer_logic_inst|Mux0~334_combout  & ((\vga_ins|typer_logic_inst|Mux0~336_combout ) # ((!\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|Mux0~334_combout  & 
// (((\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|Mux0~329_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~336_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~334_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~329_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~337_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~337 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~324 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~324_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|row_count [4]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [236])))) # 
// (!\vga_ins|typer_logic_inst|char_count [5] & (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [204]))))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [236]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [204]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~324_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~324 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~325 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~325_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~324_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [252]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~324_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [220])))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~324_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [220]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [252]),
	.datad(\vga_ins|typer_logic_inst|Mux0~324_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~325_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~325 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~321 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~321_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [44]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [44]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~321_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~321 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~322 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~322_combout  = (\vga_ins|typer_logic_inst|Mux0~321_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [60])) # (!\vga_ins|typer_logic_inst|row_count [4]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~321_combout  & (\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~321_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [28]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [60]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~322_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~322 .lut_mask = 16'hEA62;
defparam \vga_ins|typer_logic_inst|Mux0~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~319 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~319_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [172])) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [140])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [172]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [140]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~319_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~319 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~320 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~320_combout  = (\vga_ins|typer_logic_inst|Mux0~319_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [188])) # (!\vga_ins|typer_logic_inst|row_count [4]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~319_combout  & (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [156]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~319_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [188]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [156]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~320_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~320 .lut_mask = 16'hE6A2;
defparam \vga_ins|typer_logic_inst|Mux0~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~323 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~323_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// ((\vga_ins|typer_logic_inst|Mux0~320_combout ))) # (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|Mux0~322_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [6]),
	.datab(\vga_ins|typer_logic_inst|Mux0~322_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~320_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~323_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~323 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~317 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~317_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [108]) # ((\vga_ins|typer_logic_inst|row_count [4])))) # 
// (!\vga_ins|typer_logic_inst|char_count [5] & (((!\vga_ins|typer_logic_inst|row_count [4] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [76]))))

	.dataa(\vga_ins|typer_logic_inst|char_count [5]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [108]),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [76]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~317_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~317 .lut_mask = 16'hADA8;
defparam \vga_ins|typer_logic_inst|Mux0~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~318 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~318_combout  = (\vga_ins|typer_logic_inst|Mux0~317_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [124])) # (!\vga_ins|typer_logic_inst|row_count [4]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~317_combout  & (\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [92])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~317_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [92]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [124]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~318_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~318 .lut_mask = 16'hEA62;
defparam \vga_ins|typer_logic_inst|Mux0~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~326 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~326_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~323_combout  & (\vga_ins|typer_logic_inst|Mux0~325_combout )) # (!\vga_ins|typer_logic_inst|Mux0~323_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~318_combout ))))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~323_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [6]),
	.datab(\vga_ins|typer_logic_inst|Mux0~325_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~323_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~318_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~326_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~326 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_logic_inst|Mux0~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~314 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~314_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [238]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [206]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [206]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [238]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~314_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~314 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~315 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~315_combout  = (\vga_ins|typer_logic_inst|Mux0~314_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [254])) # (!\vga_ins|typer_logic_inst|row_count [4]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~314_combout  & (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [222]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~314_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [254]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [222]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~315_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~315 .lut_mask = 16'hE6A2;
defparam \vga_ins|typer_logic_inst|Mux0~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~307 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~307_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [110]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [78]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [78]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [110]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~307_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~307 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~308 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~308_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~307_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [126]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~307_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [94])))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~307_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [94]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [126]),
	.datad(\vga_ins|typer_logic_inst|Mux0~307_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~308_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~308 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~309 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~309_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [174]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [142]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [142]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [174]),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~309_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~309 .lut_mask = 16'hFC22;
defparam \vga_ins|typer_logic_inst|Mux0~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~310 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~310_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~309_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [190])) # 
// (!\vga_ins|typer_logic_inst|Mux0~309_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [158]))))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~309_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [190]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [158]),
	.datad(\vga_ins|typer_logic_inst|Mux0~309_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~310_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~310 .lut_mask = 16'hBBC0;
defparam \vga_ins|typer_logic_inst|Mux0~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~311 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~311_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [46]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [46]),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~311_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~311 .lut_mask = 16'hFC22;
defparam \vga_ins|typer_logic_inst|Mux0~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~312 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~312_combout  = (\vga_ins|typer_logic_inst|Mux0~311_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [62]) # (!\vga_ins|typer_logic_inst|row_count [4])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~311_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [30] & ((\vga_ins|typer_logic_inst|row_count [4]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [30]),
	.datab(\vga_ins|typer_logic_inst|Mux0~311_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [62]),
	.datad(\vga_ins|typer_logic_inst|row_count [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~312_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~312 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~313 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~313_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~310_combout ) # ((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & 
// (((!\vga_ins|typer_logic_inst|char_count [6] & \vga_ins|typer_logic_inst|Mux0~312_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~310_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~312_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~313_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~313 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~316 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~316_combout  = (\vga_ins|typer_logic_inst|Mux0~313_combout  & ((\vga_ins|typer_logic_inst|Mux0~315_combout ) # ((!\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|Mux0~313_combout  & 
// (((\vga_ins|typer_logic_inst|Mux0~308_combout  & \vga_ins|typer_logic_inst|char_count [6]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~315_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~308_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~313_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~316_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~316 .lut_mask = 16'hACF0;
defparam \vga_ins|typer_logic_inst|Mux0~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~327 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~327_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|row_count [0]) # (\vga_ins|typer_logic_inst|Mux0~316_combout )))) # (!\vga_ins|typer_logic_inst|row_count [1] & 
// (\vga_ins|typer_logic_inst|Mux0~326_combout  & (!\vga_ins|typer_logic_inst|row_count [0])))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|Mux0~326_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~316_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~327_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~327 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y34_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~338 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~338_combout  = (\vga_ins|typer_logic_inst|Mux0~327_combout  & (((\vga_ins|typer_logic_inst|Mux0~337_combout ) # (!\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|Mux0~327_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~306_combout  & ((\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~306_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~337_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~327_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~338_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~338 .lut_mask = 16'hCAF0;
defparam \vga_ins|typer_logic_inst|Mux0~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~292 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~292_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [179]) # ((\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|char_count [5] & (((!\vga_ins|typer_logic_inst|char_count [6] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [147]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [179]),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [147]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~292_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~292 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~293 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~293_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~292_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [243]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~292_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [211])))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~292_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [211]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [243]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~292_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~293_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~293 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~289 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~289_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [35])) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [35]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~289_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~289 .lut_mask = 16'hFA0C;
defparam \vga_ins|typer_logic_inst|Mux0~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~290 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~290_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~289_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [99]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~289_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [67])))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~289_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [67]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [99]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~289_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~290_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~290 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~287 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~287_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [51]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [19]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [51]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~287_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~287 .lut_mask = 16'hFC0A;
defparam \vga_ins|typer_logic_inst|Mux0~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~288 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~288_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~287_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [115])) # 
// (!\vga_ins|typer_logic_inst|Mux0~287_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [83]))))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~287_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [115]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [83]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~287_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~288_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~288 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~291 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~291_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [7]) # ((\vga_ins|typer_logic_inst|Mux0~288_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & 
// (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|Mux0~290_combout )))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|Mux0~290_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~288_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~291_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~291 .lut_mask = 16'hBA98;
defparam \vga_ins|typer_logic_inst|Mux0~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~285 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~285_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [163]))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [131]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [131]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [163]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~285_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~285 .lut_mask = 16'hFC0A;
defparam \vga_ins|typer_logic_inst|Mux0~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~286 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~286_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~285_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [227])) # 
// (!\vga_ins|typer_logic_inst|Mux0~285_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [195]))))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~285_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [227]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [195]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~285_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~286_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~286 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~294 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~294_combout  = (\vga_ins|typer_logic_inst|Mux0~291_combout  & ((\vga_ins|typer_logic_inst|Mux0~293_combout ) # ((!\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|Mux0~291_combout  & 
// (((\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|Mux0~286_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~293_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~291_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~286_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~294_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~294 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~254 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~254_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [81]) # ((\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|row_count [4] & (((!\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [65]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [81]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [65]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~254_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~254 .lut_mask = 16'hADA8;
defparam \vga_ins|typer_logic_inst|Mux0~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~255 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~255_combout  = (\vga_ins|typer_logic_inst|Mux0~254_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [209]) # (!\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~254_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [193] & (\vga_ins|typer_logic_inst|char_count [7])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [193]),
	.datab(\vga_ins|typer_logic_inst|Mux0~254_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [209]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~255_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~255 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~256 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~256_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [49]) # ((\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|row_count [4] & (((!\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [33]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [49]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [33]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~256_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~256 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~257 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~257_combout  = (\vga_ins|typer_logic_inst|Mux0~256_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [177]) # ((!\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~256_combout  & (((\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [161]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [177]),
	.datab(\vga_ins|typer_logic_inst|Mux0~256_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [161]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~257_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~257 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~258 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~258_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [17]) # ((\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|row_count [4] & (((!\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~258_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~258 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~259 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~259_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~258_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [145]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~258_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [129])))) # (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|Mux0~258_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [129]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [145]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~258_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~259_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~259 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~260 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~260_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|Mux0~257_combout )) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~259_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~257_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~259_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~260_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~260 .lut_mask = 16'hFA0C;
defparam \vga_ins|typer_logic_inst|Mux0~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~261 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~261_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [7]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [113])))) # 
// (!\vga_ins|typer_logic_inst|row_count [4] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [97] & (!\vga_ins|typer_logic_inst|char_count [7])))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [97]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [113]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~261_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~261 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~262 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~262_combout  = (\vga_ins|typer_logic_inst|Mux0~261_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [241]) # (!\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~261_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [225] & (\vga_ins|typer_logic_inst|char_count [7])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~261_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [225]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [241]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~262_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~262 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~263 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~263_combout  = (\vga_ins|typer_logic_inst|Mux0~260_combout  & (((\vga_ins|typer_logic_inst|Mux0~262_combout ) # (!\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|Mux0~260_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~255_combout  & (\vga_ins|typer_logic_inst|char_count [6])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~255_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~260_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~262_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~263_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~263 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~274 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~274_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [96]) # ((\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|char_count [6] & (((!\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [32]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [96]),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [32]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~274_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~274 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~275 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~275_combout  = (\vga_ins|typer_logic_inst|Mux0~274_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [224]) # ((!\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~274_combout  & (((\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [160]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [224]),
	.datab(\vga_ins|typer_logic_inst|Mux0~274_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [160]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~275_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~275 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~278 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~278_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [64])) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [64]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~278_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~278 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~279 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~279_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~278_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [192])) # 
// (!\vga_ins|typer_logic_inst|Mux0~278_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [128]))))) # (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|Mux0~278_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [192]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|Mux0~278_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [128]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~279_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~279 .lut_mask = 16'hBCB0;
defparam \vga_ins|typer_logic_inst|Mux0~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~276 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~276_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [144]))) # (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [144]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~276_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~276 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~277 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~277_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~276_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [208])) # 
// (!\vga_ins|typer_logic_inst|Mux0~276_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [80]))))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~276_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [208]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [80]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~276_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~277_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~277 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~280 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~280_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|Mux0~277_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & 
// (\vga_ins|typer_logic_inst|Mux0~279_combout  & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~279_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~277_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~280_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~280 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~281 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~281_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [176]))) # (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [48]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [48]),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [176]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~281_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~281 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~282 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~282_combout  = (\vga_ins|typer_logic_inst|Mux0~281_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [240]) # (!\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~281_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [112] & (\vga_ins|typer_logic_inst|char_count [6])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~281_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [112]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [240]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~282_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~282 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~283 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~283_combout  = (\vga_ins|typer_logic_inst|Mux0~280_combout  & (((\vga_ins|typer_logic_inst|Mux0~282_combout ) # (!\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|Mux0~280_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~275_combout  & (\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~275_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~280_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~282_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~283_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~283 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~264 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~264_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [146]) # ((\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|char_count [7] & (((!\vga_ins|typer_logic_inst|char_count [6] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [146]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~264_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~264 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~265 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~265_combout  = (\vga_ins|typer_logic_inst|Mux0~264_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [210]) # (!\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~264_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [82] & (\vga_ins|typer_logic_inst|char_count [6])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [82]),
	.datab(\vga_ins|typer_logic_inst|Mux0~264_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [210]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~265_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~265 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~271 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~271_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [178])))) # 
// (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [50] & (!\vga_ins|typer_logic_inst|char_count [6])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [50]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [178]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~271_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~271 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~272 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~272_combout  = (\vga_ins|typer_logic_inst|Mux0~271_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [242]) # ((!\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~271_combout  & (((\vga_ins|typer_logic_inst|char_count [6] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [114]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [242]),
	.datab(\vga_ins|typer_logic_inst|Mux0~271_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [114]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~272_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~272 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~268 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~268_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [66])) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [66]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~268_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~268 .lut_mask = 16'hFA0C;
defparam \vga_ins|typer_logic_inst|Mux0~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~269 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~269_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~268_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [194])) # 
// (!\vga_ins|typer_logic_inst|Mux0~268_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [130]))))) # (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|Mux0~268_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [194]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [130]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~268_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~269_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~269 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~266 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~266_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [98]))) # (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [34]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [34]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [98]),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~266_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~266 .lut_mask = 16'hFC22;
defparam \vga_ins|typer_logic_inst|Mux0~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y40_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~267 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~267_combout  = (\vga_ins|typer_logic_inst|Mux0~266_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [226]) # ((!\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~266_combout  & (((\vga_ins|typer_logic_inst|char_count [7] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [162]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [226]),
	.datab(\vga_ins|typer_logic_inst|Mux0~266_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [162]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~267_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~267 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~270 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~270_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|Mux0~267_combout ))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|Mux0~269_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~269_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~267_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~270_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~270 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~273 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~273_combout  = (\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|Mux0~270_combout  & ((\vga_ins|typer_logic_inst|Mux0~272_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~270_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~265_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|Mux0~270_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~265_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~272_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~270_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~273_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~273 .lut_mask = 16'hF588;
defparam \vga_ins|typer_logic_inst|Mux0~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~284 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~284_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|row_count [1])) # (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|row_count [1] & 
// ((\vga_ins|typer_logic_inst|Mux0~273_combout ))) # (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|Mux0~283_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|Mux0~283_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~273_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~284_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~284 .lut_mask = 16'hDC98;
defparam \vga_ins|typer_logic_inst|Mux0~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~295 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~295_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~284_combout  & (\vga_ins|typer_logic_inst|Mux0~294_combout )) # (!\vga_ins|typer_logic_inst|Mux0~284_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~263_combout ))))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~284_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~294_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~263_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~284_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~295_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~295 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~243 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~243_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [87])) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [23])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [87]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~243_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~243 .lut_mask = 16'hEE30;
defparam \vga_ins|typer_logic_inst|Mux0~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~244 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~244_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~243_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [215])) # 
// (!\vga_ins|typer_logic_inst|Mux0~243_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [151]))))) # (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|Mux0~243_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [7]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [215]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [151]),
	.datad(\vga_ins|typer_logic_inst|Mux0~243_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~244_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~244 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~245 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~245_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [117])) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [53])))))

	.dataa(\vga_ins|typer_logic_inst|char_count [7]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [117]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [53]),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~245_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~245 .lut_mask = 16'hEE50;
defparam \vga_ins|typer_logic_inst|Mux0~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~246 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~246_combout  = (\vga_ins|typer_logic_inst|Mux0~245_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [245]) # (!\vga_ins|typer_logic_inst|char_count [7])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~245_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [181] & ((\vga_ins|typer_logic_inst|char_count [7]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [181]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [245]),
	.datac(\vga_ins|typer_logic_inst|Mux0~245_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~246_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~246 .lut_mask = 16'hCAF0;
defparam \vga_ins|typer_logic_inst|Mux0~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~247 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~247_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|char_count [7]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [85])))) # 
// (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [21] & (!\vga_ins|typer_logic_inst|char_count [7])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [85]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~247_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~247 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~248 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~248_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~247_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [213]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~247_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [149])))) # (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|Mux0~247_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [149]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [213]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~247_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~248_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~248 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~249 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~249_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|Mux0~246_combout )) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~248_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~246_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~248_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~249_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~249 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~250 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~250_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [183]) # ((\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [55] & !\vga_ins|typer_logic_inst|char_count [6]))))

	.dataa(\vga_ins|typer_logic_inst|char_count [7]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [183]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [55]),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~250_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~250 .lut_mask = 16'hAAD8;
defparam \vga_ins|typer_logic_inst|Mux0~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~251 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~251_combout  = (\vga_ins|typer_logic_inst|Mux0~250_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [247]) # ((!\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~250_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [119] & \vga_ins|typer_logic_inst|char_count [6]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~250_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [247]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [119]),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~251_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~251 .lut_mask = 16'hD8AA;
defparam \vga_ins|typer_logic_inst|Mux0~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~252 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~252_combout  = (\vga_ins|typer_logic_inst|Mux0~249_combout  & (((\vga_ins|typer_logic_inst|Mux0~251_combout ) # (!\vga_ins|typer_logic_inst|row_count [1])))) # (!\vga_ins|typer_logic_inst|Mux0~249_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~244_combout  & (\vga_ins|typer_logic_inst|row_count [1])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~244_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~249_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|Mux0~251_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~252_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~252 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_logic_inst|Mux0~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~232 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~232_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [196]) # ((\vga_ins|typer_logic_inst|row_count [1])))) # 
// (!\vga_ins|typer_logic_inst|char_count [7] & (((!\vga_ins|typer_logic_inst|row_count [1] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [68]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [196]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [68]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~232_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~232 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~233 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~233_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~232_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [198]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~232_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [70])))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~232_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [70]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [198]),
	.datad(\vga_ins|typer_logic_inst|Mux0~232_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~233_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~233 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~236 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~236_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [132]))) # (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [132]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~236_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~236 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_logic_inst|Mux0~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y39_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~237 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~237_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~236_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [134])) # 
// (!\vga_ins|typer_logic_inst|Mux0~236_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [6]))))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~236_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [134]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~236_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~237_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~237 .lut_mask = 16'hDDA0;
defparam \vga_ins|typer_logic_inst|Mux0~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~234 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~234_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [164]))) # (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [36]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [36]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [164]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~234_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~234 .lut_mask = 16'hFC0A;
defparam \vga_ins|typer_logic_inst|Mux0~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~235 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~235_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~234_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [166])) # 
// (!\vga_ins|typer_logic_inst|Mux0~234_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [38]))))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~234_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [166]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [38]),
	.datad(\vga_ins|typer_logic_inst|Mux0~234_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~235_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~235 .lut_mask = 16'hBBC0;
defparam \vga_ins|typer_logic_inst|Mux0~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~238 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~238_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~235_combout ) # (\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [5] & 
// (\vga_ins|typer_logic_inst|Mux0~237_combout  & ((!\vga_ins|typer_logic_inst|char_count [6]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~237_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|Mux0~235_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~238_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~238 .lut_mask = 16'hCCE2;
defparam \vga_ins|typer_logic_inst|Mux0~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~239 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~239_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [228])) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [100])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [228]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [100]),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~239_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~239 .lut_mask = 16'hEE30;
defparam \vga_ins|typer_logic_inst|Mux0~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~240 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~240_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~239_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [230]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~239_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [102])))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~239_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [102]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [230]),
	.datad(\vga_ins|typer_logic_inst|Mux0~239_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~240_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~240 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~241 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~241_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~238_combout  & ((\vga_ins|typer_logic_inst|Mux0~240_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~238_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~233_combout )))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~238_combout ))))

	.dataa(\vga_ins|typer_logic_inst|char_count [6]),
	.datab(\vga_ins|typer_logic_inst|Mux0~233_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~238_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~240_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~241_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~241 .lut_mask = 16'hF858;
defparam \vga_ins|typer_logic_inst|Mux0~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~222 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~222_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [150])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [148] & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [148]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [150]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~222_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~222 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~223 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~223_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~222_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [182])) # 
// (!\vga_ins|typer_logic_inst|Mux0~222_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [180]))))) # (!\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~222_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [182]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [180]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~222_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~223_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~223 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~229 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~229_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [214])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [212] & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [212]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [214]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~229_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~229 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~230 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~230_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~229_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [246])) # 
// (!\vga_ins|typer_logic_inst|Mux0~229_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [244]))))) # (!\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~229_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [246]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [244]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|Mux0~229_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~230_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~230 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~226 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~226_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [20] & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~226_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~226 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~227 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~227_combout  = (\vga_ins|typer_logic_inst|Mux0~226_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [54]) # ((!\vga_ins|typer_logic_inst|char_count [5])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~226_combout  & (((\vga_ins|typer_logic_inst|char_count [5] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [52]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [54]),
	.datab(\vga_ins|typer_logic_inst|Mux0~226_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [52]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~227_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~227 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~224 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~224_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [5]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [86])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [84] & (!\vga_ins|typer_logic_inst|char_count [5])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [84]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [86]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~224_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~224 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~225 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~225_combout  = (\vga_ins|typer_logic_inst|Mux0~224_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [118]) # ((!\vga_ins|typer_logic_inst|char_count [5])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~224_combout  & (((\vga_ins|typer_logic_inst|char_count [5] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [116]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [118]),
	.datab(\vga_ins|typer_logic_inst|Mux0~224_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [5]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [116]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~225_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~225 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~228 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~228_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// ((\vga_ins|typer_logic_inst|Mux0~225_combout ))) # (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|Mux0~227_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~227_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~225_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~228_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~228 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~231 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~231_combout  = (\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~228_combout  & ((\vga_ins|typer_logic_inst|Mux0~230_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~228_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~223_combout )))) # (!\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|Mux0~228_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~223_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~230_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~228_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~231_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~231 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~242 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~242_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|row_count [0]) # (\vga_ins|typer_logic_inst|Mux0~231_combout )))) # (!\vga_ins|typer_logic_inst|row_count [4] & 
// (\vga_ins|typer_logic_inst|Mux0~241_combout  & (!\vga_ins|typer_logic_inst|row_count [0])))

	.dataa(\vga_ins|typer_logic_inst|row_count [4]),
	.datab(\vga_ins|typer_logic_inst|Mux0~241_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~231_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~242_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~242 .lut_mask = 16'hAEA4;
defparam \vga_ins|typer_logic_inst|Mux0~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "charwidth=20__charheight=30.mif";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_controller_typer:vga_ins|typer_logic:typer_logic_inst|character_data:character_data_inst|altsyncram:altsyncram_component|altsyncram_5sb1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 600;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 1;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 36;
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~212 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~212_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [39]) # ((\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (((!\vga_ins|typer_logic_inst|char_count [6] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [37]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [39]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~212_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~212 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~213 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~213_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~212_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [103]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~212_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [101])))) # (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~212_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [101]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [103]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~212_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~213_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~213 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~219 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~219_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [167]) # ((\vga_ins|typer_logic_inst|char_count [6])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (((!\vga_ins|typer_logic_inst|char_count [6] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [165]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [167]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [165]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~219_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~219 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~220 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~220_combout  = (\vga_ins|typer_logic_inst|Mux0~219_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [231])) # (!\vga_ins|typer_logic_inst|char_count [6]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~219_combout  & (\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [229])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~219_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [229]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [231]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~220_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~220 .lut_mask = 16'hEA62;
defparam \vga_ins|typer_logic_inst|Mux0~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~216 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~216_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|row_count [1]) # ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [69])))) # 
// (!\vga_ins|typer_logic_inst|char_count [6] & (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\vga_ins|typer_logic_inst|char_count [6]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [69]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~216_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~216 .lut_mask = 16'hB9A8;
defparam \vga_ins|typer_logic_inst|Mux0~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~217 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~217_combout  = (\vga_ins|typer_logic_inst|Mux0~216_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [71]) # (!\vga_ins|typer_logic_inst|row_count [1])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~216_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [7] & (\vga_ins|typer_logic_inst|row_count [1])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~216_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [71]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~217_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~217 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~214 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~214_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [197]))) # (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [133]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [133]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [197]),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~214_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~214 .lut_mask = 16'hFC22;
defparam \vga_ins|typer_logic_inst|Mux0~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~215 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~215_combout  = (\vga_ins|typer_logic_inst|Mux0~214_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [199]) # ((!\vga_ins|typer_logic_inst|row_count [1])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~214_combout  & (((\vga_ins|typer_logic_inst|row_count [1] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [135]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [199]),
	.datab(\vga_ins|typer_logic_inst|Mux0~214_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [135]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~215_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~215 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~218 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~218_combout  = (\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// ((\vga_ins|typer_logic_inst|Mux0~215_combout ))) # (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|Mux0~217_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~217_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|char_count [7]),
	.datad(\vga_ins|typer_logic_inst|Mux0~215_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~218_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~218 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~221 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~221_combout  = (\vga_ins|typer_logic_inst|char_count [5] & ((\vga_ins|typer_logic_inst|Mux0~218_combout  & ((\vga_ins|typer_logic_inst|Mux0~220_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~218_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~213_combout )))) # (!\vga_ins|typer_logic_inst|char_count [5] & (((\vga_ins|typer_logic_inst|Mux0~218_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~213_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [5]),
	.datac(\vga_ins|typer_logic_inst|Mux0~220_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~218_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~221_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~221 .lut_mask = 16'hF388;
defparam \vga_ins|typer_logic_inst|Mux0~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~253 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~253_combout  = (\vga_ins|typer_logic_inst|Mux0~242_combout  & ((\vga_ins|typer_logic_inst|Mux0~252_combout ) # ((!\vga_ins|typer_logic_inst|row_count [0])))) # (!\vga_ins|typer_logic_inst|Mux0~242_combout  & 
// (((\vga_ins|typer_logic_inst|row_count [0] & \vga_ins|typer_logic_inst|Mux0~221_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~252_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~242_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~221_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~253_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~253 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~296 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~296_combout  = (\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|row_count [2])))) # (!\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|row_count [2] & 
// ((\vga_ins|typer_logic_inst|Mux0~253_combout ))) # (!\vga_ins|typer_logic_inst|row_count [2] & (\vga_ins|typer_logic_inst|Mux0~295_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~295_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|row_count [2]),
	.datad(\vga_ins|typer_logic_inst|Mux0~253_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~296_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~296 .lut_mask = 16'hF2C2;
defparam \vga_ins|typer_logic_inst|Mux0~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~201 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~201_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|row_count [1])))) # (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|row_count [1] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [186])) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [184])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [186]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [184]),
	.datad(\vga_ins|typer_logic_inst|row_count [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~201_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~201 .lut_mask = 16'hEE50;
defparam \vga_ins|typer_logic_inst|Mux0~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~202 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~202_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~201_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [187]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~201_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [185])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~201_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [185]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [187]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~201_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~202_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~202 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~203 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~203_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [122]) # ((\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [120] & !\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [122]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [120]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~203_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~203 .lut_mask = 16'hCCB8;
defparam \vga_ins|typer_logic_inst|Mux0~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~204 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~204_combout  = (\vga_ins|typer_logic_inst|Mux0~203_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [123]) # ((!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~203_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [121] & \vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [123]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [121]),
	.datac(\vga_ins|typer_logic_inst|Mux0~203_combout ),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~204_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~204 .lut_mask = 16'hACF0;
defparam \vga_ins|typer_logic_inst|Mux0~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~205 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~205_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|row_count [0]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [58])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [56] & (!\vga_ins|typer_logic_inst|row_count [0])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [56]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [58]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~205_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~205 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~206 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~206_combout  = (\vga_ins|typer_logic_inst|Mux0~205_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [59]) # (!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~205_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [57] & ((\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [57]),
	.datab(\vga_ins|typer_logic_inst|Mux0~205_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [59]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~206_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~206 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~207 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~207_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|Mux0~204_combout )) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|Mux0~206_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~204_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~206_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~207_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~207 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~208 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~208_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [250]) # ((\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [248] & !\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [250]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [248]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~208_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~208 .lut_mask = 16'hCCB8;
defparam \vga_ins|typer_logic_inst|Mux0~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~209 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~209_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~208_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [251]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~208_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [249])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~208_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [249]),
	.datab(\vga_ins|typer_logic_inst|row_count [0]),
	.datac(\vga_ins|typer_logic_inst|Mux0~208_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [251]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~209_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~209 .lut_mask = 16'hF838;
defparam \vga_ins|typer_logic_inst|Mux0~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~210 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~210_combout  = (\vga_ins|typer_logic_inst|Mux0~207_combout  & (((\vga_ins|typer_logic_inst|Mux0~209_combout ) # (!\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|Mux0~207_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~202_combout  & ((\vga_ins|typer_logic_inst|char_count [7]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~202_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~207_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~209_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~210_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~210 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~197 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~197_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|row_count [1])))) # (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|row_count [1] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [202])) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [200])))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [202]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [200]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|row_count [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~197_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~197 .lut_mask = 16'hFA0C;
defparam \vga_ins|typer_logic_inst|Mux0~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~198 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~198_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~197_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [203])) # 
// (!\vga_ins|typer_logic_inst|Mux0~197_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [201]))))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~197_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [203]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [201]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~197_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~198_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~198 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~194 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~194_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [10]) # (\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [8] & ((!\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~194_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~194 .lut_mask = 16'hAAE4;
defparam \vga_ins|typer_logic_inst|Mux0~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~195 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~195_combout  = (\vga_ins|typer_logic_inst|Mux0~194_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [11]) # (!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~194_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [9] & ((\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\vga_ins|typer_logic_inst|Mux0~194_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~195_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~195 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~192 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~192_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [74]) # ((\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (((!\vga_ins|typer_logic_inst|row_count [0] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [72]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [74]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [72]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~192_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~192 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_logic_inst|Mux0~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~193 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~193_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~192_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [75])) # 
// (!\vga_ins|typer_logic_inst|Mux0~192_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [73]))))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~192_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [75]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [73]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~192_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~193_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~193 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_logic_inst|Mux0~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~196 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~196_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|Mux0~193_combout ) # (\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|char_count [6] & 
// (\vga_ins|typer_logic_inst|Mux0~195_combout  & ((!\vga_ins|typer_logic_inst|char_count [7]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~195_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|Mux0~193_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~196_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~196 .lut_mask = 16'hCCE2;
defparam \vga_ins|typer_logic_inst|Mux0~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~190 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~190_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [138]) # ((\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [136] & !\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [138]),
	.datab(\vga_ins|typer_logic_inst|row_count [1]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [136]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~190_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~190 .lut_mask = 16'hCCB8;
defparam \vga_ins|typer_logic_inst|Mux0~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~191 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~191_combout  = (\vga_ins|typer_logic_inst|Mux0~190_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [139]) # (!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~190_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [137] & ((\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [137]),
	.datab(\vga_ins|typer_logic_inst|Mux0~190_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [139]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~191_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~191 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~199 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~199_combout  = (\vga_ins|typer_logic_inst|Mux0~196_combout  & ((\vga_ins|typer_logic_inst|Mux0~198_combout ) # ((!\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|Mux0~196_combout  & 
// (((\vga_ins|typer_logic_inst|Mux0~191_combout  & \vga_ins|typer_logic_inst|char_count [7]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~198_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~196_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~191_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~199_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~199 .lut_mask = 16'hB8CC;
defparam \vga_ins|typer_logic_inst|Mux0~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~180 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~180_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|char_count [6] & 
// ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [106]))) # (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [42]))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [42]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [106]),
	.datad(\vga_ins|typer_logic_inst|char_count [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~180_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~180 .lut_mask = 16'hFA44;
defparam \vga_ins|typer_logic_inst|Mux0~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~181 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~181_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~180_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [107]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~180_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [43])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~180_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [43]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [107]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~180_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~181_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~181 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~182 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~182_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [232]) # ((\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [168] & !\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [232]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [168]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~182_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~182 .lut_mask = 16'hF0AC;
defparam \vga_ins|typer_logic_inst|Mux0~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~183 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~183_combout  = (\vga_ins|typer_logic_inst|Mux0~182_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [233]) # (!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~182_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [169] & ((\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [169]),
	.datab(\vga_ins|typer_logic_inst|Mux0~182_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [233]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~183_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~183 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_logic_inst|Mux0~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~184 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~184_combout  = (\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [104]) # ((\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [40] & !\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [104]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [40]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~184_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~184 .lut_mask = 16'hF0AC;
defparam \vga_ins|typer_logic_inst|Mux0~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~185 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~185_combout  = (\vga_ins|typer_logic_inst|Mux0~184_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [105]) # ((!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~184_combout  & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [41] & \vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [105]),
	.datab(\vga_ins|typer_logic_inst|Mux0~184_combout ),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [41]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~185_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~185 .lut_mask = 16'hB8CC;
defparam \vga_ins|typer_logic_inst|Mux0~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~186 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~186_combout  = (\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// (\vga_ins|typer_logic_inst|Mux0~183_combout )) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|Mux0~185_combout )))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|Mux0~183_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~185_combout ),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~186_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~186 .lut_mask = 16'hEE50;
defparam \vga_ins|typer_logic_inst|Mux0~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~187 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~187_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [234]) # (\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|char_count [6] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [170] & ((!\vga_ins|typer_logic_inst|row_count [0]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [170]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [234]),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|row_count [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~187_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~187 .lut_mask = 16'hF0CA;
defparam \vga_ins|typer_logic_inst|Mux0~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~188 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~188_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~187_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [235]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~187_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [171])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~187_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [171]),
	.datac(\vga_ins|typer_logic_inst|Mux0~187_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [235]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~188_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~188 .lut_mask = 16'hF858;
defparam \vga_ins|typer_logic_inst|Mux0~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~189 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~189_combout  = (\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~186_combout  & ((\vga_ins|typer_logic_inst|Mux0~188_combout ))) # (!\vga_ins|typer_logic_inst|Mux0~186_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~181_combout )))) # (!\vga_ins|typer_logic_inst|row_count [1] & (((\vga_ins|typer_logic_inst|Mux0~186_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [1]),
	.datab(\vga_ins|typer_logic_inst|Mux0~181_combout ),
	.datac(\vga_ins|typer_logic_inst|Mux0~186_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~188_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~189_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~189 .lut_mask = 16'hF858;
defparam \vga_ins|typer_logic_inst|Mux0~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~200 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~200_combout  = (\vga_ins|typer_logic_inst|row_count [4] & (((\vga_ins|typer_logic_inst|char_count [5])))) # (!\vga_ins|typer_logic_inst|row_count [4] & ((\vga_ins|typer_logic_inst|char_count [5] & 
// ((\vga_ins|typer_logic_inst|Mux0~189_combout ))) # (!\vga_ins|typer_logic_inst|char_count [5] & (\vga_ins|typer_logic_inst|Mux0~199_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~199_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~189_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|char_count [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~200_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~200 .lut_mask = 16'hFC0A;
defparam \vga_ins|typer_logic_inst|Mux0~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~172 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~172_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|row_count [0]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [154])))) # 
// (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [26] & (!\vga_ins|typer_logic_inst|row_count [0])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [26]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [154]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~172_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~172 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~173 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~173_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~172_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [155]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~172_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [27])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~172_combout ))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [27]),
	.datac(\vga_ins|typer_logic_inst|Mux0~172_combout ),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [155]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~173_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~173 .lut_mask = 16'hF858;
defparam \vga_ins|typer_logic_inst|Mux0~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~174 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~174_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (\vga_ins|typer_logic_inst|char_count [7])) # (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [152])) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [24])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [152]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~174_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~174 .lut_mask = 16'hD9C8;
defparam \vga_ins|typer_logic_inst|Mux0~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~175 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~175_combout  = (\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|Mux0~174_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [153]))) # 
// (!\vga_ins|typer_logic_inst|Mux0~174_combout  & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [25])))) # (!\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|Mux0~174_combout ))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [25]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [153]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|Mux0~174_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~175_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~175 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_logic_inst|Mux0~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~176 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~176_combout  = (\vga_ins|typer_logic_inst|char_count [6] & (((\vga_ins|typer_logic_inst|row_count [1])))) # (!\vga_ins|typer_logic_inst|char_count [6] & ((\vga_ins|typer_logic_inst|row_count [1] & 
// (\vga_ins|typer_logic_inst|Mux0~173_combout )) # (!\vga_ins|typer_logic_inst|row_count [1] & ((\vga_ins|typer_logic_inst|Mux0~175_combout )))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~173_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [6]),
	.datac(\vga_ins|typer_logic_inst|row_count [1]),
	.datad(\vga_ins|typer_logic_inst|Mux0~175_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~176_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~176 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_logic_inst|Mux0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~170 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~170_combout  = (\vga_ins|typer_logic_inst|row_count [0] & (((\vga_ins|typer_logic_inst|char_count [7])))) # (!\vga_ins|typer_logic_inst|row_count [0] & ((\vga_ins|typer_logic_inst|char_count [7] & 
// (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [216])) # (!\vga_ins|typer_logic_inst|char_count [7] & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [88])))))

	.dataa(\vga_ins|typer_logic_inst|row_count [0]),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [216]),
	.datac(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [88]),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~170_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~170 .lut_mask = 16'hEE50;
defparam \vga_ins|typer_logic_inst|Mux0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~171 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~171_combout  = (\vga_ins|typer_logic_inst|Mux0~170_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [217]) # ((!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~170_combout  & (((\vga_ins|typer_logic_inst|row_count [0] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [89]))))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [217]),
	.datab(\vga_ins|typer_logic_inst|Mux0~170_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [89]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~171_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~171 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~177 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~177_combout  = (\vga_ins|typer_logic_inst|char_count [7] & (((\vga_ins|typer_logic_inst|row_count [0]) # (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [218])))) # 
// (!\vga_ins|typer_logic_inst|char_count [7] & (\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [90] & (!\vga_ins|typer_logic_inst|row_count [0])))

	.dataa(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [90]),
	.datab(\vga_ins|typer_logic_inst|char_count [7]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [218]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~177_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~177 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_logic_inst|Mux0~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~178 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~178_combout  = (\vga_ins|typer_logic_inst|Mux0~177_combout  & ((\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [219]) # ((!\vga_ins|typer_logic_inst|row_count [0])))) # 
// (!\vga_ins|typer_logic_inst|Mux0~177_combout  & (((\vga_ins|typer_logic_inst|row_count [0] & \vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [91]))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~177_combout ),
	.datab(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [219]),
	.datac(\vga_ins|typer_logic_inst|row_count [0]),
	.datad(\vga_ins|typer_logic_inst|character_data_inst|altsyncram_component|auto_generated|q_a [91]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~178_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~178 .lut_mask = 16'hDA8A;
defparam \vga_ins|typer_logic_inst|Mux0~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~179 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~179_combout  = (\vga_ins|typer_logic_inst|Mux0~176_combout  & (((\vga_ins|typer_logic_inst|Mux0~178_combout ) # (!\vga_ins|typer_logic_inst|char_count [6])))) # (!\vga_ins|typer_logic_inst|Mux0~176_combout  & 
// (\vga_ins|typer_logic_inst|Mux0~171_combout  & (\vga_ins|typer_logic_inst|char_count [6])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~176_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~171_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [6]),
	.datad(\vga_ins|typer_logic_inst|Mux0~178_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~179_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~179 .lut_mask = 16'hEA4A;
defparam \vga_ins|typer_logic_inst|Mux0~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~211 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~211_combout  = (\vga_ins|typer_logic_inst|Mux0~200_combout  & ((\vga_ins|typer_logic_inst|Mux0~210_combout ) # ((!\vga_ins|typer_logic_inst|row_count [4])))) # (!\vga_ins|typer_logic_inst|Mux0~200_combout  & 
// (((\vga_ins|typer_logic_inst|row_count [4] & \vga_ins|typer_logic_inst|Mux0~179_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~210_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~200_combout ),
	.datac(\vga_ins|typer_logic_inst|row_count [4]),
	.datad(\vga_ins|typer_logic_inst|Mux0~179_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~211_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~211 .lut_mask = 16'hBC8C;
defparam \vga_ins|typer_logic_inst|Mux0~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~339 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~339_combout  = (\vga_ins|typer_logic_inst|row_count [3] & ((\vga_ins|typer_logic_inst|Mux0~296_combout  & (\vga_ins|typer_logic_inst|Mux0~338_combout )) # (!\vga_ins|typer_logic_inst|Mux0~296_combout  & 
// ((\vga_ins|typer_logic_inst|Mux0~211_combout ))))) # (!\vga_ins|typer_logic_inst|row_count [3] & (((\vga_ins|typer_logic_inst|Mux0~296_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~338_combout ),
	.datab(\vga_ins|typer_logic_inst|row_count [3]),
	.datac(\vga_ins|typer_logic_inst|Mux0~296_combout ),
	.datad(\vga_ins|typer_logic_inst|Mux0~211_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~339_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~339 .lut_mask = 16'hBCB0;
defparam \vga_ins|typer_logic_inst|Mux0~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~399 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~399_combout  = (\vga_ins|typer_logic_inst|char_count [8] & (\vga_ins|typer_logic_inst|Mux0~169_combout  & (!\vga_ins|typer_logic_inst|char_count [9]))) # (!\vga_ins|typer_logic_inst|char_count [8] & 
// (((\vga_ins|typer_logic_inst|char_count [9]) # (\vga_ins|typer_logic_inst|Mux0~339_combout ))))

	.dataa(\vga_ins|typer_logic_inst|Mux0~169_combout ),
	.datab(\vga_ins|typer_logic_inst|char_count [8]),
	.datac(\vga_ins|typer_logic_inst|char_count [9]),
	.datad(\vga_ins|typer_logic_inst|Mux0~339_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~399_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~399 .lut_mask = 16'h3B38;
defparam \vga_ins|typer_logic_inst|Mux0~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|Mux0~400 (
// Equation(s):
// \vga_ins|typer_logic_inst|Mux0~400_combout  = (\vga_ins|typer_logic_inst|Mux0~399_combout  & (((\vga_ins|typer_logic_inst|Mux0~398_combout  & !\vga_ins|typer_logic_inst|char_count [7])) # (!\vga_ins|typer_logic_inst|char_count [9])))

	.dataa(\vga_ins|typer_logic_inst|Mux0~398_combout ),
	.datab(\vga_ins|typer_logic_inst|Mux0~399_combout ),
	.datac(\vga_ins|typer_logic_inst|char_count [9]),
	.datad(\vga_ins|typer_logic_inst|char_count [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|Mux0~400_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|Mux0~400 .lut_mask = 16'h0C8C;
defparam \vga_ins|typer_logic_inst|Mux0~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N1
dffeas \vga_ins|typer_logic_inst|mem_wdata_reg[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|Mux0~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_wdata_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_wdata_reg[0] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_wdata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[0]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[0]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[0] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|typer_logic_inst|character_pixel_index [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[1] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[2]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[2]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [2]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[2] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[3]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[3]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [3]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[3] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[4]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[4]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[4] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|typer_logic_inst|character_pixel_index [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[5] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[6]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[6]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [6]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[6] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[7]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[7]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [7]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[7] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[8]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[8]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [8]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[8] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[9]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[9]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|typer_logic_inst|character_pixel_index [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[9]~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N27
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[9] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[10]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[10]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [10]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[10] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[11]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[11]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [11]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[11] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \vga_ins|typer_logic_inst|mem_waddr_reg[12]~feeder (
// Equation(s):
// \vga_ins|typer_logic_inst|mem_waddr_reg[12]~feeder_combout  = \vga_ins|typer_logic_inst|character_pixel_index [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|typer_logic_inst|character_pixel_index [12]),
	.cin(gnd),
	.combout(\vga_ins|typer_logic_inst|mem_waddr_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \vga_ins|typer_logic_inst|mem_waddr_reg[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_logic_inst|mem_waddr_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_logic_inst|mem_waddr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[12] .is_wysiwyg = "true";
defparam \vga_ins|typer_logic_inst|mem_waddr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout  = (!\vga_ins|typer_logic_inst|mem_waddr_reg [16] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [18] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// !\vga_ins|typer_logic_inst|mem_waddr_reg [17])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [16]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [18]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0 .lut_mask = 16'h0001;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout  & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// !\vga_ins|typer_logic_inst|mem_waddr_reg [15]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout ),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w[3] .lut_mask = 16'h0202;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout  = (!\vga_ins|ADDR [18] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [17])))

	.dataa(\vga_ins|ADDR [18]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0 .lut_mask = 16'h0001;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w[3] .lut_mask = 16'h0500;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout  & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// !\vga_ins|typer_logic_inst|mem_waddr_reg [15]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout ),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0 .lut_mask = 16'h0808;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0_combout  = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0 .lut_mask = 16'h0A00;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout 
// ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2 .lut_mask = 16'hFC22;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout  & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// !\vga_ins|typer_logic_inst|mem_waddr_reg [15]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout ),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[3] .lut_mask = 16'h0202;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[3] .lut_mask = 16'h0500;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~3 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~3_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2_combout  & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ) # 
// ((!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2_combout  & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~3 .lut_mask = 16'hB8CC;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout  = (!\vga_ins|typer_logic_inst|mem_waddr_reg [16] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [17] & \vga_ins|typer_logic_inst|mem_waddr_reg [18]))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [16]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [17]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0 .lut_mask = 16'h1010;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout  & 
// (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & \vga_ins|typer_logic_inst|mem_waddr_reg [14])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout ),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w[3] .lut_mask = 16'h4000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout  = (\vga_ins|ADDR [18] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0 .lut_mask = 16'h000C;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w[3] .lut_mask = 16'h2000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout  & 
// (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & !\vga_ins|typer_logic_inst|mem_waddr_reg [14])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout ),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w[3] .lut_mask = 16'h0040;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w[3] .lut_mask = 16'h0200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout  & 
// (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & \vga_ins|typer_logic_inst|mem_waddr_reg [14])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout ),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w[3] .lut_mask = 16'h0400;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w[3] .lut_mask = 16'h1000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout  & 
// (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & !\vga_ins|typer_logic_inst|mem_waddr_reg [14])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout ),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w[3] .lut_mask = 16'h0004;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w[3] .lut_mask = 16'h0100;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout ) 
// # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & !\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0 .lut_mask = 16'hAAD8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~1 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~1_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout ))))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~1 .lut_mask = 16'hBBC0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N17
dffeas \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [5] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~1_combout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~3_combout 
// ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~2 .lut_mask = 16'h00E2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4]~feeder (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout  = \vga_ins|ADDR [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'h0A00;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout  & 
// (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & !\vga_ins|typer_logic_inst|mem_waddr_reg [14])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout ),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w[3] .lut_mask = 16'h0080;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2369w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2369w [3] = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2369w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2369w[3] .lut_mask = 16'h0800;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2369w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2369w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],\vga_ins|typer_logic_inst|mem_waddr_reg [6],
\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 12;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 4095;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 12;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 4095;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout  & 
// (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & !\vga_ins|typer_logic_inst|mem_waddr_reg [14])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|wren_decode_a|w_anode1542w[3]~0_combout ),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w[3] .lut_mask = 16'h0008;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2306w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w[3] .lut_mask = 16'h0400;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'h88A0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~3 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4] & (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [3] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~2_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~3 .lut_mask = 16'h0302;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  = (!\vga_ins|typer_logic_inst|mem_waddr_reg [18] & (\vga_ins|typer_logic_inst|mem_waddr_reg [16] & \vga_ins|typer_logic_inst|mem_waddr_reg [17]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [18]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [16]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1 .lut_mask = 16'h3000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  & \vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w[3] .lut_mask = 16'h1000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  = (!\vga_ins|ADDR [18] & (\vga_ins|ADDR [16] & \vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1 .lut_mask = 16'h3000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// \vga_ins|ADDR [15])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w[3] .lut_mask = 16'h0200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  & \vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w[3] .lut_mask = 16'h4000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// \vga_ins|ADDR [15])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w[3] .lut_mask = 16'h0800;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~8 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~8 .lut_mask = 16'h0E02;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  & !\vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w[3] .lut_mask = 16'h0020;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w[3] .lut_mask = 16'h0020;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  & !\vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w[3] .lut_mask = 16'h0080;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w[3] .lut_mask = 16'h0080;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~6 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~6 .lut_mask = 16'hE020;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  & !\vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w[3] .lut_mask = 16'h0040;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w[3] .lut_mask = 16'h0008;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  & !\vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w[3] .lut_mask = 16'h0010;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & 
// !\vga_ins|ADDR [15])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w[3] .lut_mask = 16'h0002;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'h0B08;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~7 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout )))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~6_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~7 .lut_mask = 16'h3322;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  & \vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w[3] .lut_mask = 16'h8000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// \vga_ins|ADDR [15])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w[3] .lut_mask = 16'h8000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout  & \vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~1_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w[3] .lut_mask = 16'h2000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout  & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & 
// \vga_ins|ADDR [15])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~1_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w[3] .lut_mask = 16'h2000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~9 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~9_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~9 .lut_mask = 16'hB080;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~10 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~10_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ) # 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ) # 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~9_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~8_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~7_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~10 .lut_mask = 16'hFCF8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  = (!\vga_ins|typer_logic_inst|mem_waddr_reg [16] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [18] & \vga_ins|typer_logic_inst|mem_waddr_reg [17]))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [16]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [18]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0 .lut_mask = 16'h1010;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  & !\vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w[3] .lut_mask = 16'h0020;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout  = (!\vga_ins|ADDR [18] & (!\vga_ins|ADDR [16] & \vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0 .lut_mask = 16'h0300;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w[3] .lut_mask = 16'h0400;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  & 
// (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & !\vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w[3] .lut_mask = 16'h0080;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w[3] .lut_mask = 16'h0800;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  & !\vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w[3] .lut_mask = 16'h0010;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w[3] .lut_mask = 16'h0100;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  & !\vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w[3] .lut_mask = 16'h0040;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w[3] .lut_mask = 16'h0200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ) 
// # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ((!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6 .lut_mask = 16'hAAE4;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~7 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~7_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~7 .lut_mask = 16'hF388;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  & \vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w[3] .lut_mask = 16'h4000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w[3] .lut_mask = 16'h2000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  & 
// (\vga_ins|typer_logic_inst|mem_waddr_reg [15] & !\vga_ins|typer_logic_inst|mem_waddr_reg [14])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w[3] .lut_mask = 16'h0040;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w[3] .lut_mask = 16'h1000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout ) 
// # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & !\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4 .lut_mask = 16'hAAD8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  & \vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w[3] .lut_mask = 16'h2000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w[3] .lut_mask = 16'h4000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout  & \vga_ins|typer_logic_inst|mem_waddr_reg [15])))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~0_combout ),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w[3] .lut_mask = 16'h8000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w[3] .lut_mask = 16'h8000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~5 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~5_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4_combout  & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout 
// )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4_combout  & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~5 .lut_mask = 16'hEA62;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~5_combout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~7_combout 
// ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h0E02;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~11 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~11_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~10_combout  & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~10_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~11 .lut_mask = 16'hCC80;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout  = (!\vga_ins|typer_logic_inst|mem_waddr_reg [18] & (\vga_ins|typer_logic_inst|mem_waddr_reg [16] & !\vga_ins|typer_logic_inst|mem_waddr_reg [17]))

	.dataa(gnd),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [18]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [16]),
	.datad(\vga_ins|typer_logic_inst|mem_waddr_reg [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2 .lut_mask = 16'h0030;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout )))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w[3] .lut_mask = 16'h8000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout  = (!\vga_ins|ADDR [18] & (\vga_ins|ADDR [16] & !\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2 .lut_mask = 16'h0030;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w[3] .lut_mask = 16'h8000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout )))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w[3] .lut_mask = 16'h0800;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w[3] .lut_mask = 16'h2000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~8 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~8_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~8 .lut_mask = 16'hA0C0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout )))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w[3] .lut_mask = 16'h0200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w[3] .lut_mask = 16'h1000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w [3] = (\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout )))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w[3] .lut_mask = 16'h2000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w[3] .lut_mask = 16'h4000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~9 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~9_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~9 .lut_mask = 16'h0E02;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~12 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~8_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~9_combout ) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~12 .lut_mask = 16'hCC8C;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout )))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w[3] .lut_mask = 16'h0100;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w[3] .lut_mask = 16'h0100;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout )))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w[3] .lut_mask = 16'h1000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w[3] .lut_mask = 16'h0400;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~11 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~11_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~11 .lut_mask = 16'h0C0A;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & (!\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout )))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w[3] .lut_mask = 16'h0400;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w[3] .lut_mask = 16'h0200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w [3] = (!\vga_ins|typer_logic_inst|mem_waddr_reg [15] & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & (\vga_ins|typer_logic_inst|mem_waddr_reg [13] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout )))

	.dataa(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [13]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1356w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w[3] .lut_mask = 16'h4000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2024w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w[3] .lut_mask = 16'h0800;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~10 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~10_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~10 .lut_mask = 16'hC0A0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~13 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~11_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~10_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~12_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~13 .lut_mask = 16'hAAA8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout  & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// \vga_ins|typer_logic_inst|mem_waddr_reg [15]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout ),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w[3] .lut_mask = 16'h2020;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w[3] .lut_mask = 16'h5000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout  & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// \vga_ins|typer_logic_inst|mem_waddr_reg [15]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout ),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0 .lut_mask = 16'h8080;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0 .lut_mask = 16'hA000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout  & (!\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// \vga_ins|typer_logic_inst|mem_waddr_reg [15]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~0_combout ),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1 .lut_mask = 16'h2020;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1_combout  = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1 .lut_mask = 16'h5000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) 
// # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & !\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12 .lut_mask = 16'hAAD8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w [3] = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout  & (\vga_ins|typer_logic_inst|mem_waddr_reg [14] & 
// \vga_ins|typer_logic_inst|mem_waddr_reg [15]))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w[1]~0_combout ),
	.datab(\vga_ins|typer_logic_inst|mem_waddr_reg [14]),
	.datac(\vga_ins|typer_logic_inst|mem_waddr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w[3] .lut_mask = 16'h8080;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w[3] (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w[3] .lut_mask = 16'hA000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vga_ins|typer_logic_inst|mem_wdata_reg [0]}),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~13 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~13_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12_combout  & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout 
// ) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~13 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [2])

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(gnd),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14 .lut_mask = 16'h5050;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~13_combout  & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~13_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15 .lut_mask = 16'h0E0A;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~16 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~16_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ) # 
// ((!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~11_combout ) # 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~3_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~11_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~16 .lut_mask = 16'hBBBA;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~24 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~24_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~24 .lut_mask = 16'hA280;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~25 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~25_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~25 .lut_mask = 16'h00B8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~22 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~22_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~22 .lut_mask = 16'hE200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~23 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~23_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~23 .lut_mask = 16'h0B08;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~28 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~28_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~22_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~23_combout ) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~22_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~23_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~28 .lut_mask = 16'hCC8C;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~29 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~29_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~28_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~24_combout ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~25_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~24_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~25_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~29 .lut_mask = 16'hFE00;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ) 
// # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] 
// & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~27 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~27_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~26_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~27 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~30 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~29_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~27_combout  & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~29_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~27_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~30 .lut_mask = 16'h0E0A;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~24 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~24_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~24 .lut_mask = 16'h4540;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~25 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~25_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~25 .lut_mask = 16'hA808;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~22 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~22_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~22 .lut_mask = 16'hA280;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~21 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~21_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~21 .lut_mask = 16'h5410;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~23 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~23_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~22_combout ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~21_combout )))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~22_combout ),
	.datab(gnd),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~21_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~23 .lut_mask = 16'h0F0A;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~26 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~26_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~23_combout ) # 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~24_combout ) # 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~25_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~24_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~25_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~23_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~26 .lut_mask = 16'hFFE0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout 
// ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ((!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20 .lut_mask = 16'hCCE2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~21 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~21_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout )))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~20_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~21 .lut_mask = 16'hF858;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout ) 
// # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & !\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18 .lut_mask = 16'hCCB8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~19 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~19_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18_combout  & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout 
// ) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~18_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~19 .lut_mask = 16'hEC2C;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~20 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~20_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~19_combout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~21_combout 
// ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~21_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~20 .lut_mask = 16'h5404;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~27 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~27_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~20_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~26_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~26_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~27 .lut_mask = 16'hF080;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16 .lut_mask = 16'hCEC2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~17 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~17_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~17 .lut_mask = 16'hCFA0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout 
// ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [0] & \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14 .lut_mask = 16'hCBC8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~15 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~15_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout ))))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~15 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~18 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~18_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [5] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~15_combout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~17_combout 
// ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~17_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~18 .lut_mask = 16'h3202;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~17 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~17_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a112 )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a112 ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~17 .lut_mask = 16'hD800;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~19 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~19_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [4] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~18_combout ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~17_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~18_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~17_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~19 .lut_mask = 16'h1110;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~31 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~31_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~19_combout ) # 
// ((!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout ) # 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~27_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~27_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~31 .lut_mask = 16'hFF0E;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1594w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2359w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1604w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2369w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],\vga_ins|typer_logic_inst|mem_waddr_reg [6],
\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 12;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 4095;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 12;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 4095;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~32 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~32_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout ))) # 
// (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~32 .lut_mask = 16'hA088;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1574w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2339w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1564w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2329w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1553w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2318w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout 
// )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28 .lut_mask = 16'hEE50;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1584w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2349w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~29 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~29_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28_combout  & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout ) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28_combout  & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~28_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~29 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1211w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1972w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1174w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1935w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1201w[3]~0_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout 
// ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30 .lut_mask = 16'hF4A4;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1191w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1952w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~31 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~31_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~30_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~31 .lut_mask = 16'hDAD0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~33 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~33_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [5] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~29_combout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~31_combout 
// )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~29_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~31_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~33 .lut_mask = 16'h00D8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~34 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~34_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [4] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~32_combout ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~33_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~32_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~33_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~34 .lut_mask = 16'h000E;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1285w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1274w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2036w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~39 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~39_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~39 .lut_mask = 16'h5140;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1335w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2097w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1345w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2107w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~36 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~36_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~36 .lut_mask = 16'hE200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1325w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2087w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1315w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2077w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~37 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~37_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~37 .lut_mask = 16'h4540;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~43 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~36_combout ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~37_combout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2])))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~36_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~37_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~43 .lut_mask = 16'hAAA2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1305w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2067w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1295w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2057w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~38 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~38_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~38 .lut_mask = 16'hB800;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~44 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~44_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~39_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~38_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~39_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~43_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~38_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~44 .lut_mask = 16'hF0E0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1251w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2012w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1241w[3]~0_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2002w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1231w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1992w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1221w[3]~1_combout ),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1982w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout 
// )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40 .lut_mask = 16'hE3E0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~41 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~41_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40_combout  & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ))))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~40_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~41 .lut_mask = 16'hAFC0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~45 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~45_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~44_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout  & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~41_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~44_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~14_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~41_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~45 .lut_mask = 16'h0E0A;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1418w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2181w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1428w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2191w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1408w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2171w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout ) 
// # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & !\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32 .lut_mask = 16'hAAD8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1438w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2201w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~33 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~33_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32_combout  & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout 
// ) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~32_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~33 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1378w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2141w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1388w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2151w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1367w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2130w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ) 
// # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & !\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34 .lut_mask = 16'hF0AC;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1398w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2161w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~35 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~35_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34_combout  & (((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout 
// ) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34_combout  & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~34_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~35 .lut_mask = 16'hE2CC;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~35 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~35_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [2] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~33_combout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~35_combout 
// )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~33_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|_~35_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~35 .lut_mask = 16'h2320;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1511w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2275w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1531w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2295w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~40 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~40_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~40 .lut_mask = 16'hA820;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1501w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2265w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1521w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2285w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~39 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~39_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~39 .lut_mask = 16'h5404;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1471w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2235w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1491w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2255w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~37 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~37_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~37 .lut_mask = 16'hA820;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1481w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2245w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|decode2|w_anode1460w [3]),
	.ena1(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode2224w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_ins|typer_logic_inst|mem_waddr_reg [12],\vga_ins|typer_logic_inst|mem_waddr_reg [11],\vga_ins|typer_logic_inst|mem_waddr_reg [10],\vga_ins|typer_logic_inst|mem_waddr_reg [9],\vga_ins|typer_logic_inst|mem_waddr_reg [8],\vga_ins|typer_logic_inst|mem_waddr_reg [7],
\vga_ins|typer_logic_inst|mem_waddr_reg [6],\vga_ins|typer_logic_inst|mem_waddr_reg [5],\vga_ins|typer_logic_inst|mem_waddr_reg [4],\vga_ins|typer_logic_inst|mem_waddr_reg [3],\vga_ins|typer_logic_inst|mem_waddr_reg [2],\vga_ins|typer_logic_inst|mem_waddr_reg [1],
\vga_ins|typer_logic_inst|mem_waddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "typer_data.mif";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_controller_typer:vga_ins|typer_data:typer_data_inst|altsyncram:altsyncram_component|altsyncram_m1r1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 307200;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 3;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~36 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~36_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b 
// [1] & (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout )) # (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout )))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~36 .lut_mask = 16'h00B8;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~38 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~38_combout  = (!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~37_combout ) # (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~36_combout )))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~37_combout ),
	.datab(gnd),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~38 .lut_mask = 16'h0F0A;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~41 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~41_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~38_combout ) # 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~40_combout ) # 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~39_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~40_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~39_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~38_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~41 .lut_mask = 16'hFFE0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~42 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4] & 
// ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~35_combout ) # ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3] & 
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~41_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [4]),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~35_combout ),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~41_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~42 .lut_mask = 16'hA8A0;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~46 (
// Equation(s):
// \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~46_combout  = (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~34_combout ) # 
// ((!\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5] & ((\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~45_combout ) # 
// (\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout ))))

	.dataa(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~34_combout ),
	.datab(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~45_combout ),
	.datac(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|address_reg_b [5]),
	.datad(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~42_combout ),
	.cin(gnd),
	.combout(\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~46 .lut_mask = 16'hAFAE;
defparam \vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y72_N0
cycloneive_ram_block \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[2]~46_combout ,\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[1]~31_combout ,
\vga_ins|typer_data_inst|altsyncram_component|auto_generated|mux3|result_node[0]~16_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "typer_indexcolor.mif";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller_typer:vga_ins|typer_index:typer_index_inst|altsyncram:altsyncram_component|altsyncram_3va1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|typer_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000FFFFFF000FF0000;
// synopsys translate_on

endmodule
