// Seed: 3350107473
module module_0 #(
    parameter id_5 = 32'd84
) (
    output supply0 id_0,
    output tri0 id_1
    , id_4,
    output wire id_2
);
  wire _id_5;
  assign id_4[id_5] = id_4 >> id_5;
  assign id_0 = id_4 | id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd64,
    parameter id_4 = 32'd57
) (
    input tri1 _id_0,
    output supply0 id_1,
    output tri1 id_2,
    output tri id_3,
    input uwire _id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    output tri1 id_8
);
  logic [-1  ==  id_4 : id_0] id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_3
  );
  wire id_12;
  logic [id_0 : -1] id_13;
  logic id_14 = 1;
endmodule
