0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/jimar/Desktop/digital lab/lab 2/Lab 2/Lab 2.sim/sim_1/synth/func/xsim/testbench_func_synth.v,1669205551,verilog,,C:/Users/jimar/Desktop/digital lab/lab 2/RTL/part B/testbench_B.v,,Baud_controller;glbl;uart_transmitter,,,,,,,,
C:/Users/jimar/Desktop/digital lab/lab 2/RTL/part B/testbench_B.v,1669146975,verilog,,,,testbench,,,,,,,,
