

================================================================
== Vivado HLS Report for 'AES256_CTR_DRBG_Upda'
================================================================
* Date:           Tue May 12 20:22:39 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.620 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6684|     6777| 66.840 us | 67.770 us |  6684|  6777|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_AES256_ECB_fu_171  |AES256_ECB  |     2189|     2189| 21.890 us | 21.890 us |  2189|  2189|   none  |
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- Loop 1     |     6585|     6678| 2195 ~ 2226 |          -|          -|       3|    no    |
        | + Loop 1.1  |        2|       33|            2|          -|          -| 1 ~ 16 |    no    |
        |- Loop 2     |       64|       64|            2|          -|          -|      32|    no    |
        |- Loop 3     |       32|       32|            2|          -|          -|      16|    no    |
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     111|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        5|      -|     360|    2400|    0|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     260|    -|
|Register         |        -|      -|      54|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        6|      0|     414|    2771|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+------+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------+------------+---------+-------+-----+------+-----+
    |grp_AES256_ECB_fu_171  |AES256_ECB  |        5|      0|  360|  2400|    0|
    +-----------------------+------------+---------+-------+-----+------+-----+
    |Total                  |            |        5|      0|  360|  2400|    0|
    +-----------------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |AES256_CTR_DRBG_UdEe  |        1|  0|   0|    0|    48|    8|     1|          384|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                      |        1|  0|   0|    0|    48|    8|     1|          384|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln334_fu_226_p2   |     +    |      0|  0|  15|           8|           1|
    |i_8_fu_265_p2         |     +    |      0|  0|  15|           5|           1|
    |i_9_fu_191_p2         |     +    |      0|  0|  10|           2|           1|
    |i_fu_248_p2           |     +    |      0|  0|  15|           6|           1|
    |j_fu_220_p2           |     +    |      0|  0|  15|           5|           2|
    |icmp_ln328_fu_185_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln331_fu_214_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln346_fu_242_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln348_fu_259_p2  |   icmp   |      0|  0|  11|           5|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 111|          47|          23|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |DRBG_ctx_Key_address0  |  15|          3|    5|         15|
    |DRBG_ctx_Key_ce0       |  15|          3|    1|          3|
    |DRBG_ctx_Key_ce1       |   9|          2|    1|          2|
    |V_address0             |  27|          5|    4|         20|
    |V_ce0                  |  15|          3|    1|          3|
    |V_ce1                  |   9|          2|    1|          2|
    |V_d0                   |  21|          4|    8|         32|
    |ap_NS_fsm              |  50|         11|    1|         11|
    |i_0_reg_124            |   9|          2|    2|          4|
    |i_2_reg_148            |   9|          2|    6|         12|
    |i_3_reg_159            |   9|          2|    5|         10|
    |j_0_reg_136            |   9|          2|    5|         10|
    |temp_address0          |  21|          4|    6|         24|
    |temp_ce0               |  15|          3|    1|          3|
    |temp_ce1               |   9|          2|    1|          2|
    |temp_we0               |   9|          2|    1|          2|
    |temp_we1               |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 260|         54|   50|        157|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |V_addr_reg_300                      |   4|   0|    4|          0|
    |ap_CS_fsm                           |  10|   0|   10|          0|
    |grp_AES256_ECB_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_124                         |   2|   0|    2|          0|
    |i_2_reg_148                         |   6|   0|    6|          0|
    |i_3_reg_159                         |   5|   0|    5|          0|
    |i_8_reg_339                         |   5|   0|    5|          0|
    |i_9_reg_292                         |   2|   0|    2|          0|
    |i_reg_321                           |   6|   0|    6|          0|
    |j_0_reg_136                         |   5|   0|    5|          0|
    |shl_ln_reg_313                      |   2|   0|    6|          4|
    |zext_ln347_reg_326                  |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  54|   0|  116|         62|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_start               |  in |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_done                | out |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_idle                | out |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|ap_ready               | out |    1| ap_ctrl_hs | AES256_CTR_DRBG_Upda | return value |
|V_address0             | out |    4|  ap_memory |           V          |     array    |
|V_ce0                  | out |    1|  ap_memory |           V          |     array    |
|V_we0                  | out |    1|  ap_memory |           V          |     array    |
|V_d0                   | out |    8|  ap_memory |           V          |     array    |
|V_q0                   |  in |    8|  ap_memory |           V          |     array    |
|V_address1             | out |    4|  ap_memory |           V          |     array    |
|V_ce1                  | out |    1|  ap_memory |           V          |     array    |
|V_q1                   |  in |    8|  ap_memory |           V          |     array    |
|DRBG_ctx_Key_address0  | out |    5|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_ce0       | out |    1|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_we0       | out |    1|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_d0        | out |    8|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_q0        |  in |    8|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_address1  | out |    5|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_ce1       | out |    1|  ap_memory |     DRBG_ctx_Key     |     array    |
|DRBG_ctx_Key_q1        |  in |    8|  ap_memory |     DRBG_ctx_Key     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

