<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3327' ll='3329' type='bool llvm::TargetLowering::supportSplitCSR(llvm::MachineFunction * MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3325'>/// Return true if the target supports that a subset of CSRs for the given
  /// machine function is handled explicitly via copies.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='477' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='505' c='_ZNK4llvm21AArch64TargetLowering15supportSplitCSREPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3798' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1870' c='_ZNK4llvm16SITargetLowering15supportSplitCSREPNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='732' c='_ZNK4llvm17ARMTargetLowering15supportSplitCSREPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2109' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='632' c='_ZNK4llvm17PPCTargetLowering15supportSplitCSREPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1691' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel9SelectRetEPKN4llvm11InstructionE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1347' c='_ZNK4llvm17X86TargetLowering15supportSplitCSREPNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='1153' u='c' c='_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE'/>
