!  8 D0 :IN  0
!100 D1 :IN  0
! 98 D2 :IN  0
! 96 D3 :IN  0
! 93 D4 :IN  0
! 84 D5 :IN  0
! 81 D6 :IN  0
! 79 D7 :IN  0
! 68 A0 :OUT 0
! 67 A1 :OUT 0
! 65 A2 :OUT 0
! 64 A3 :OUT 0
! 63 A4 :OUT 0
! 61 A5 :OUT 0
! 60 A6 :OUT 0
! 58 A7 :OUT 0
! 48 A8 :OUT 0
! 47 A9 :OUT 0
! 44 A10:OUT 0
! 46 A11:OUT 0
! 57 A12:OUT 0
! 52 A13:OUT 0
! 56 A14:OUT 0
! 42 CE/:OUT 1
! 45 OE/:OUT 1
! 54 WR/:OUT 1

TRST ABSENT;
ENDIR IDLE;
ENDDR IDLE;
RUNTEST 5E-2 SEC;
STATE RESET;
STATE IDLE;
SIR 10 TDI (059);
! check device type
SDR 32 TDI (ffffffff) TDO (0150403f) MASK (ffffffff);
STATE IDLE;
SIR 10 TDI (000);
! 0000 expect 3d
SDR 192 TDI (00000000000000000dd57554554000000000000000000000);
SDR 192 TDI (000000000000000005557554554000000000000000000000);
SDR 192 TDI (000000000000000005557554554000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554554000000000000000000000);
! 0001 expect 44
SDR 192 TDI (00000000000000000dd5755455c000000000000000000000);
SDR 192 TDI (00000000000000000555755455c000000000000000000000);
SDR 192 TDI (00000000000000000555755455c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755455c000000000000000000000);
! 0002 expect 00
SDR 192 TDI (00000000000000000dd57554574000000000000000000000);
SDR 192 TDI (000000000000000005557554574000000000000000000000);
SDR 192 TDI (000000000000000005557554574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554574000000000000000000000);
! 0003 expect 00
SDR 192 TDI (00000000000000000dd5755457c000000000000000000000);
SDR 192 TDI (00000000000000000555755457c000000000000000000000);
SDR 192 TDI (00000000000000000555755457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755457c000000000000000000000);
! 0004 expect 41
SDR 192 TDI (00000000000000000dd575545d4000000000000000000000);
SDR 192 TDI (0000000000000000055575545d4000000000000000000000);
SDR 192 TDI (0000000000000000055575545d4000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575545d4000000000000000000000);
! 0005 expect 07
SDR 192 TDI (00000000000000000dd575545dc000000000000000000000);
SDR 192 TDI (0000000000000000055575545dc000000000000000000000);
SDR 192 TDI (0000000000000000055575545dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575545dc000000000000000000000);
! 0008 expect c7
SDR 192 TDI (00000000000000000dd57554754000000000000000000000);
SDR 192 TDI (000000000000000005557554754000000000000000000000);
SDR 192 TDI (000000000000000005557554754000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554754000000000000000000000);
! 0009 expect a0
SDR 192 TDI (00000000000000000dd5755475c000000000000000000000);
SDR 192 TDI (00000000000000000555755475c000000000000000000000);
SDR 192 TDI (00000000000000000555755475c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755475c000000000000000000000);
! 000a expect 2b
SDR 192 TDI (00000000000000000dd57554774000000000000000000000);
SDR 192 TDI (000000000000000005557554774000000000000000000000);
SDR 192 TDI (000000000000000005557554774000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554774000000000000000000000);
! 000b expect 1d
SDR 192 TDI (00000000000000000dd5755477c000000000000000000000);
SDR 192 TDI (00000000000000000555755477c000000000000000000000);
SDR 192 TDI (00000000000000000555755477c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755477c000000000000000000000);
! 000c expect 30
SDR 192 TDI (00000000000000000dd575547d4000000000000000000000);
SDR 192 TDI (0000000000000000055575547d4000000000000000000000);
SDR 192 TDI (0000000000000000055575547d4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575547d4000000000000000000000);
! 000d expect 48
SDR 192 TDI (00000000000000000dd575547dc000000000000000000000);
SDR 192 TDI (0000000000000000055575547dc000000000000000000000);
SDR 192 TDI (0000000000000000055575547dc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575547dc000000000000000000000);
! 000e expect 08
SDR 192 TDI (00000000000000000dd575547f4000000000000000000000);
SDR 192 TDI (0000000000000000055575547f4000000000000000000000);
SDR 192 TDI (0000000000000000055575547f4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575547f4000000000000000000000);
! 000f expect 00
SDR 192 TDI (00000000000000000dd575547fc000000000000000000000);
SDR 192 TDI (0000000000000000055575547fc000000000000000000000);
SDR 192 TDI (0000000000000000055575547fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575547fc000000000000000000000);
! 0010 expect 28
SDR 192 TDI (00000000000000000dd57554d54000000000000000000000);
SDR 192 TDI (000000000000000005557554d54000000000000000000000);
SDR 192 TDI (000000000000000005557554d54000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554d54000000000000000000000);
! 0011 expect 44
SDR 192 TDI (00000000000000000dd57554d5c000000000000000000000);
SDR 192 TDI (000000000000000005557554d5c000000000000000000000);
SDR 192 TDI (000000000000000005557554d5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554d5c000000000000000000000);
! 0012 expect 08
SDR 192 TDI (00000000000000000dd57554d74000000000000000000000);
SDR 192 TDI (000000000000000005557554d74000000000000000000000);
SDR 192 TDI (000000000000000005557554d74000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554d74000000000000000000000);
! 0013 expect 00
SDR 192 TDI (00000000000000000dd57554d7c000000000000000000000);
SDR 192 TDI (000000000000000005557554d7c000000000000000000000);
SDR 192 TDI (000000000000000005557554d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554d7c000000000000000000000);
! 0018 expect c8
SDR 192 TDI (00000000000000000dd57554f54000000000000000000000);
SDR 192 TDI (000000000000000005557554f54000000000000000000000);
SDR 192 TDI (000000000000000005557554f54000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554f54000000000000000000000);
! 0019 expect a8
SDR 192 TDI (00000000000000000dd57554f5c000000000000000000000);
SDR 192 TDI (000000000000000005557554f5c000000000000000000000);
SDR 192 TDI (000000000000000005557554f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554f5c000000000000000000000);
! 001a expect 51
SDR 192 TDI (00000000000000000dd57554f74000000000000000000000);
SDR 192 TDI (000000000000000005557554f74000000000000000000000);
SDR 192 TDI (000000000000000005557554f74000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554f74000000000000000000000);
! 001b expect c1
SDR 192 TDI (00000000000000000dd57554f7c000000000000000000000);
SDR 192 TDI (000000000000000005557554f7c000000000000000000000);
SDR 192 TDI (000000000000000005557554f7c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554f7c000000000000000000000);
! 001c expect 44
SDR 192 TDI (00000000000000000dd57554fd4000000000000000000000);
SDR 192 TDI (000000000000000005557554fd4000000000000000000000);
SDR 192 TDI (000000000000000005557554fd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554fd4000000000000000000000);
! 001d expect 80
SDR 192 TDI (00000000000000000dd57554fdc000000000000000000000);
SDR 192 TDI (000000000000000005557554fdc000000000000000000000);
SDR 192 TDI (000000000000000005557554fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554fdc000000000000000000000);
! 001e expect 00
SDR 192 TDI (00000000000000000dd57554ff4000000000000000000000);
SDR 192 TDI (000000000000000005557554ff4000000000000000000000);
SDR 192 TDI (000000000000000005557554ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57554ff4000000000000000000000);
! 0020 expect 41
SDR 192 TDI (00000000000000000dd5755c554000000000000000000000);
SDR 192 TDI (00000000000000000555755c554000000000000000000000);
SDR 192 TDI (00000000000000000555755c554000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c554000000000000000000000);
! 0021 expect 0a
SDR 192 TDI (00000000000000000dd5755c55c000000000000000000000);
SDR 192 TDI (00000000000000000555755c55c000000000000000000000);
SDR 192 TDI (00000000000000000555755c55c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c55c000000000000000000000);
! 0022 expect 60
SDR 192 TDI (00000000000000000dd5755c574000000000000000000000);
SDR 192 TDI (00000000000000000555755c574000000000000000000000);
SDR 192 TDI (00000000000000000555755c574000000000000000000000) TDO(000000000000000000000000000000000000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c574000000000000000000000);
! 0023 expect 20
SDR 192 TDI (00000000000000000dd5755c57c000000000000000000000);
SDR 192 TDI (00000000000000000555755c57c000000000000000000000);
SDR 192 TDI (00000000000000000555755c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c57c000000000000000000000);
! 0024 expect 00
SDR 192 TDI (00000000000000000dd5755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555755c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c5d4000000000000000000000);
! 0025 expect 44
SDR 192 TDI (00000000000000000dd5755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555755c5dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c5dc000000000000000000000);
! 0026 expect d9
SDR 192 TDI (00000000000000000dd5755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555755c5f4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c5f4000000000000000000000);
! 0027 expect 00
SDR 192 TDI (00000000000000000dd5755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555755c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c5fc000000000000000000000);
! 0028 expect 09
SDR 192 TDI (00000000000000000dd5755c754000000000000000000000);
SDR 192 TDI (00000000000000000555755c754000000000000000000000);
SDR 192 TDI (00000000000000000555755c754000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c754000000000000000000000);
! 0029 expect 48
SDR 192 TDI (00000000000000000dd5755c75c000000000000000000000);
SDR 192 TDI (00000000000000000555755c75c000000000000000000000);
SDR 192 TDI (00000000000000000555755c75c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c75c000000000000000000000);
! 002a expect 28
SDR 192 TDI (00000000000000000dd5755c774000000000000000000000);
SDR 192 TDI (00000000000000000555755c774000000000000000000000);
SDR 192 TDI (00000000000000000555755c774000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c774000000000000000000000);
! 002b expect 00
SDR 192 TDI (00000000000000000dd5755c77c000000000000000000000);
SDR 192 TDI (00000000000000000555755c77c000000000000000000000);
SDR 192 TDI (00000000000000000555755c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c77c000000000000000000000);
! 002c expect 07
SDR 192 TDI (00000000000000000dd5755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555755c7d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755c7d4000000000000000000000);
! 0030 expect 07
SDR 192 TDI (00000000000000000dd5755cd54000000000000000000000);
SDR 192 TDI (00000000000000000555755cd54000000000000000000000);
SDR 192 TDI (00000000000000000555755cd54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cd54000000000000000000000);
! 0038 expect 06
SDR 192 TDI (00000000000000000dd5755cf54000000000000000000000);
SDR 192 TDI (00000000000000000555755cf54000000000000000000000);
SDR 192 TDI (00000000000000000555755cf54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cf54000000000000000000000);
! 0039 expect f0
SDR 192 TDI (00000000000000000dd5755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555755cf5c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cf5c000000000000000000000);
! 003a expect 53
SDR 192 TDI (00000000000000000dd5755cf74000000000000000000000);
SDR 192 TDI (00000000000000000555755cf74000000000000000000000);
SDR 192 TDI (00000000000000000555755cf74000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cf74000000000000000000000);
! 003b expect 2e
SDR 192 TDI (00000000000000000dd5755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555755cf7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cf7c000000000000000000000);
! 003c expect 02
SDR 192 TDI (00000000000000000dd5755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555755cfd4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cfd4000000000000000000000);
! 003d expect 36
SDR 192 TDI (00000000000000000dd5755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555755cfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cfdc000000000000000000000);
! 003e expect 99
SDR 192 TDI (00000000000000000dd5755cff4000000000000000000000);
SDR 192 TDI (00000000000000000555755cff4000000000000000000000);
SDR 192 TDI (00000000000000000555755cff4000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cff4000000000000000000000);
! 003f expect 0d
SDR 192 TDI (00000000000000000dd5755cffc000000000000000000000);
SDR 192 TDI (00000000000000000555755cffc000000000000000000000);
SDR 192 TDI (00000000000000000555755cffc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5755cffc000000000000000000000);
! 0040 expect 2e
SDR 192 TDI (00000000000000000dd57574554000000000000000000000);
SDR 192 TDI (000000000000000005557574554000000000000000000000);
SDR 192 TDI (000000000000000005557574554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574554000000000000000000000);
! 0041 expect 02
SDR 192 TDI (00000000000000000dd5757455c000000000000000000000);
SDR 192 TDI (00000000000000000555757455c000000000000000000000);
SDR 192 TDI (00000000000000000555757455c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757455c000000000000000000000);
! 0042 expect 36
SDR 192 TDI (00000000000000000dd57574574000000000000000000000);
SDR 192 TDI (000000000000000005557574574000000000000000000000);
SDR 192 TDI (000000000000000005557574574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574574000000000000000000000);
! 0043 expect c6
SDR 192 TDI (00000000000000000dd5757457c000000000000000000000);
SDR 192 TDI (00000000000000000555757457c000000000000000000000);
SDR 192 TDI (00000000000000000555757457c000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757457c000000000000000000000);
! 0044 expect 0d
SDR 192 TDI (00000000000000000dd575745d4000000000000000000000);
SDR 192 TDI (0000000000000000055575745d4000000000000000000000);
SDR 192 TDI (0000000000000000055575745d4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575745d4000000000000000000000);
! 0045 expect 25
SDR 192 TDI (00000000000000000dd575745dc000000000000000000000);
SDR 192 TDI (0000000000000000055575745dc000000000000000000000);
SDR 192 TDI (0000000000000000055575745dc000000000000000000000) TDO(000000000000000000000000000000000110000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575745dc000000000000000000000);
! 0046 expect 3c
SDR 192 TDI (00000000000000000dd575745f4000000000000000000000);
SDR 192 TDI (0000000000000000055575745f4000000000000000000000);
SDR 192 TDI (0000000000000000055575745f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575745f4000000000000000000000);
! 0047 expect 61
SDR 192 TDI (00000000000000000dd575745fc000000000000000000000);
SDR 192 TDI (0000000000000000055575745fc000000000000000000000);
SDR 192 TDI (0000000000000000055575745fc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575745fc000000000000000000000);
! 0048 expect 60
SDR 192 TDI (00000000000000000dd57574754000000000000000000000);
SDR 192 TDI (000000000000000005557574754000000000000000000000);
SDR 192 TDI (000000000000000005557574754000000000000000000000) TDO(000000000000000000000000000000000000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574754000000000000000000000);
! 0049 expect 4d
SDR 192 TDI (00000000000000000dd5757475c000000000000000000000);
SDR 192 TDI (00000000000000000555757475c000000000000000000000);
SDR 192 TDI (00000000000000000555757475c000000000000000000000) TDO(000000000000000000000000000000000510000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757475c000000000000000000000);
! 004a expect 00
SDR 192 TDI (00000000000000000dd57574774000000000000000000000);
SDR 192 TDI (000000000000000005557574774000000000000000000000);
SDR 192 TDI (000000000000000005557574774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574774000000000000000000000);
! 004b expect 14
SDR 192 TDI (00000000000000000dd5757477c000000000000000000000);
SDR 192 TDI (00000000000000000555757477c000000000000000000000);
SDR 192 TDI (00000000000000000555757477c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757477c000000000000000000000);
! 004c expect 20
SDR 192 TDI (00000000000000000dd575747d4000000000000000000000);
SDR 192 TDI (0000000000000000055575747d4000000000000000000000);
SDR 192 TDI (0000000000000000055575747d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575747d4000000000000000000000);
! 004d expect d8
SDR 192 TDI (00000000000000000dd575747dc000000000000000000000);
SDR 192 TDI (0000000000000000055575747dc000000000000000000000);
SDR 192 TDI (0000000000000000055575747dc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575747dc000000000000000000000);
! 004e expect 1d
SDR 192 TDI (00000000000000000dd575747f4000000000000000000000);
SDR 192 TDI (0000000000000000055575747f4000000000000000000000);
SDR 192 TDI (0000000000000000055575747f4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575747f4000000000000000000000);
! 004f expect c3
SDR 192 TDI (00000000000000000dd575747fc000000000000000000000);
SDR 192 TDI (0000000000000000055575747fc000000000000000000000);
SDR 192 TDI (0000000000000000055575747fc000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575747fc000000000000000000000);
! 0050 expect 3c
SDR 192 TDI (00000000000000000dd57574d54000000000000000000000);
SDR 192 TDI (000000000000000005557574d54000000000000000000000);
SDR 192 TDI (000000000000000005557574d54000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574d54000000000000000000000);
! 0051 expect 3f
SDR 192 TDI (00000000000000000dd57574d5c000000000000000000000);
SDR 192 TDI (000000000000000005557574d5c000000000000000000000);
SDR 192 TDI (000000000000000005557574d5c000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574d5c000000000000000000000);
! 0052 expect 68
SDR 192 TDI (00000000000000000dd57574d74000000000000000000000);
SDR 192 TDI (000000000000000005557574d74000000000000000000000);
SDR 192 TDI (000000000000000005557574d74000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574d74000000000000000000000);
! 0053 expect 8c
SDR 192 TDI (00000000000000000dd57574d7c000000000000000000000);
SDR 192 TDI (000000000000000005557574d7c000000000000000000000);
SDR 192 TDI (000000000000000005557574d7c000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574d7c000000000000000000000);
! 0054 expect 01
SDR 192 TDI (00000000000000000dd57574dd4000000000000000000000);
SDR 192 TDI (000000000000000005557574dd4000000000000000000000);
SDR 192 TDI (000000000000000005557574dd4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574dd4000000000000000000000);
! 0055 expect 3c
SDR 192 TDI (00000000000000000dd57574ddc000000000000000000000);
SDR 192 TDI (000000000000000005557574ddc000000000000000000000);
SDR 192 TDI (000000000000000005557574ddc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574ddc000000000000000000000);
! 0056 expect 3a
SDR 192 TDI (00000000000000000dd57574df4000000000000000000000);
SDR 192 TDI (000000000000000005557574df4000000000000000000000);
SDR 192 TDI (000000000000000005557574df4000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574df4000000000000000000000);
! 0057 expect 68
SDR 192 TDI (00000000000000000dd57574dfc000000000000000000000);
SDR 192 TDI (000000000000000005557574dfc000000000000000000000);
SDR 192 TDI (000000000000000005557574dfc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574dfc000000000000000000000);
! 0058 expect 94
SDR 192 TDI (00000000000000000dd57574f54000000000000000000000);
SDR 192 TDI (000000000000000005557574f54000000000000000000000);
SDR 192 TDI (000000000000000005557574f54000000000000000000000) TDO(000000000000000000000000000000001100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574f54000000000000000000000);
! 0059 expect 01
SDR 192 TDI (00000000000000000dd57574f5c000000000000000000000);
SDR 192 TDI (000000000000000005557574f5c000000000000000000000);
SDR 192 TDI (000000000000000005557574f5c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574f5c000000000000000000000);
! 005a expect 3c
SDR 192 TDI (00000000000000000dd57574f74000000000000000000000);
SDR 192 TDI (000000000000000005557574f74000000000000000000000);
SDR 192 TDI (000000000000000005557574f74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574f74000000000000000000000);
! 005b expect 45
SDR 192 TDI (00000000000000000dd57574f7c000000000000000000000);
SDR 192 TDI (000000000000000005557574f7c000000000000000000000);
SDR 192 TDI (000000000000000005557574f7c000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574f7c000000000000000000000);
! 005c expect 68
SDR 192 TDI (00000000000000000dd57574fd4000000000000000000000);
SDR 192 TDI (000000000000000005557574fd4000000000000000000000);
SDR 192 TDI (000000000000000005557574fd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574fd4000000000000000000000);
! 005d expect 07
SDR 192 TDI (00000000000000000dd57574fdc000000000000000000000);
SDR 192 TDI (000000000000000005557574fdc000000000000000000000);
SDR 192 TDI (000000000000000005557574fdc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574fdc000000000000000000000);
! 005e expect 02
SDR 192 TDI (00000000000000000dd57574ff4000000000000000000000);
SDR 192 TDI (000000000000000005557574ff4000000000000000000000);
SDR 192 TDI (000000000000000005557574ff4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574ff4000000000000000000000);
! 005f expect 3c
SDR 192 TDI (00000000000000000dd57574ffc000000000000000000000);
SDR 192 TDI (000000000000000005557574ffc000000000000000000000);
SDR 192 TDI (000000000000000005557574ffc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57574ffc000000000000000000000);
! 0060 expect 49
SDR 192 TDI (00000000000000000dd5757c554000000000000000000000);
SDR 192 TDI (00000000000000000555757c554000000000000000000000);
SDR 192 TDI (00000000000000000555757c554000000000000000000000) TDO(000000000000000000000000000000000410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c554000000000000000000000);
! 0061 expect 68
SDR 192 TDI (00000000000000000dd5757c55c000000000000000000000);
SDR 192 TDI (00000000000000000555757c55c000000000000000000000);
SDR 192 TDI (00000000000000000555757c55c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c55c000000000000000000000);
! 0062 expect 9c
SDR 192 TDI (00000000000000000dd5757c574000000000000000000000);
SDR 192 TDI (00000000000000000555757c574000000000000000000000);
SDR 192 TDI (00000000000000000555757c574000000000000000000000) TDO(000000000000000000000000000000001500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c574000000000000000000000);
! 0063 expect 01
SDR 192 TDI (00000000000000000dd5757c57c000000000000000000000);
SDR 192 TDI (00000000000000000555757c57c000000000000000000000);
SDR 192 TDI (00000000000000000555757c57c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c57c000000000000000000000);
! 0064 expect 3c
SDR 192 TDI (00000000000000000dd5757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555757c5d4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c5d4000000000000000000000);
! 0065 expect 4a
SDR 192 TDI (00000000000000000dd5757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555757c5dc000000000000000000000) TDO(000000000000000000000000000000000440000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c5dc000000000000000000000);
! 0066 expect 68
SDR 192 TDI (00000000000000000dd5757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555757c5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c5f4000000000000000000000);
! 0067 expect ed
SDR 192 TDI (00000000000000000dd5757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555757c5fc000000000000000000000) TDO(0000000000000000000000000000000005100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c5fc000000000000000000000);
! 0068 expect 01
SDR 192 TDI (00000000000000000dd5757c754000000000000000000000);
SDR 192 TDI (00000000000000000555757c754000000000000000000000);
SDR 192 TDI (00000000000000000555757c754000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c754000000000000000000000);
! 0069 expect 3c
SDR 192 TDI (00000000000000000dd5757c75c000000000000000000000);
SDR 192 TDI (00000000000000000555757c75c000000000000000000000);
SDR 192 TDI (00000000000000000555757c75c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c75c000000000000000000000);
! 006a expect 4f
SDR 192 TDI (00000000000000000dd5757c774000000000000000000000);
SDR 192 TDI (00000000000000000555757c774000000000000000000000);
SDR 192 TDI (00000000000000000555757c774000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c774000000000000000000000);
! 006b expect 68
SDR 192 TDI (00000000000000000dd5757c77c000000000000000000000);
SDR 192 TDI (00000000000000000555757c77c000000000000000000000);
SDR 192 TDI (00000000000000000555757c77c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c77c000000000000000000000);
! 006c expect c4
SDR 192 TDI (00000000000000000dd5757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555757c7d4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c7d4000000000000000000000);
! 006d expect 01
SDR 192 TDI (00000000000000000dd5757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555757c7dc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c7dc000000000000000000000);
! 006e expect 3c
SDR 192 TDI (00000000000000000dd5757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555757c7f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c7f4000000000000000000000);
! 006f expect 50
SDR 192 TDI (00000000000000000dd5757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555757c7fc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757c7fc000000000000000000000);
! 0070 expect 68
SDR 192 TDI (00000000000000000dd5757cd54000000000000000000000);
SDR 192 TDI (00000000000000000555757cd54000000000000000000000);
SDR 192 TDI (00000000000000000555757cd54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cd54000000000000000000000);
! 0071 expect 5a
SDR 192 TDI (00000000000000000dd5757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555757cd5c000000000000000000000) TDO(000000000000000000000000000000001440000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cd5c000000000000000000000);
! 0072 expect 02
SDR 192 TDI (00000000000000000dd5757cd74000000000000000000000);
SDR 192 TDI (00000000000000000555757cd74000000000000000000000);
SDR 192 TDI (00000000000000000555757cd74000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cd74000000000000000000000);
! 0073 expect 3c
SDR 192 TDI (00000000000000000dd5757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555757cd7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cd7c000000000000000000000);
! 0074 expect 53
SDR 192 TDI (00000000000000000dd5757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555757cdd4000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cdd4000000000000000000000);
! 0075 expect 68
SDR 192 TDI (00000000000000000dd5757cddc000000000000000000000);
SDR 192 TDI (00000000000000000555757cddc000000000000000000000);
SDR 192 TDI (00000000000000000555757cddc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cddc000000000000000000000);
! 0076 expect 00
SDR 192 TDI (00000000000000000dd5757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555757cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cdf4000000000000000000000);
! 0077 expect 06
SDR 192 TDI (00000000000000000dd5757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555757cdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cdfc000000000000000000000);
! 0078 expect 2e
SDR 192 TDI (00000000000000000dd5757cf54000000000000000000000);
SDR 192 TDI (00000000000000000555757cf54000000000000000000000);
SDR 192 TDI (00000000000000000555757cf54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cf54000000000000000000000);
! 0079 expect 02
SDR 192 TDI (00000000000000000dd5757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555757cf5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cf5c000000000000000000000);
! 007a expect 36
SDR 192 TDI (00000000000000000dd5757cf74000000000000000000000);
SDR 192 TDI (00000000000000000555757cf74000000000000000000000);
SDR 192 TDI (00000000000000000555757cf74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cf74000000000000000000000);
! 007b expect cf
SDR 192 TDI (00000000000000000dd5757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555757cf7c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cf7c000000000000000000000);
! 007c expect 0d
SDR 192 TDI (00000000000000000dd5757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555757cfd4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cfd4000000000000000000000);
! 007d expect 44
SDR 192 TDI (00000000000000000dd5757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555757cfdc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cfdc000000000000000000000);
! 007e expect 40
SDR 192 TDI (00000000000000000dd5757cff4000000000000000000000);
SDR 192 TDI (00000000000000000555757cff4000000000000000000000);
SDR 192 TDI (00000000000000000555757cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cff4000000000000000000000);
! 007f expect 00
SDR 192 TDI (00000000000000000dd5757cffc000000000000000000000);
SDR 192 TDI (00000000000000000555757cffc000000000000000000000);
SDR 192 TDI (00000000000000000555757cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5757cffc000000000000000000000);
! 0080 expect 0e
SDR 192 TDI (00000000000000000dd575d4554000000000000000000000);
SDR 192 TDI (0000000000000000055575d4554000000000000000000000);
SDR 192 TDI (0000000000000000055575d4554000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4554000000000000000000000);
! 0081 expect 22
SDR 192 TDI (00000000000000000dd575d455c000000000000000000000);
SDR 192 TDI (0000000000000000055575d455c000000000000000000000);
SDR 192 TDI (0000000000000000055575d455c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d455c000000000000000000000);
! 0082 expect 0e
SDR 192 TDI (00000000000000000dd575d4574000000000000000000000);
SDR 192 TDI (0000000000000000055575d4574000000000000000000000);
SDR 192 TDI (0000000000000000055575d4574000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4574000000000000000000000);
! 0083 expect 0a
SDR 192 TDI (00000000000000000dd575d457c000000000000000000000);
SDR 192 TDI (0000000000000000055575d457c000000000000000000000);
SDR 192 TDI (0000000000000000055575d457c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d457c000000000000000000000);
! 0084 expect 2d
SDR 192 TDI (00000000000000000dd575d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055575d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055575d45d4000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d45d4000000000000000000000);
! 0085 expect 51
SDR 192 TDI (00000000000000000dd575d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055575d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055575d45dc000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d45dc000000000000000000000);
! 0086 expect 0a
SDR 192 TDI (00000000000000000dd575d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055575d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055575d45f4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d45f4000000000000000000000);
! 0087 expect 0e
SDR 192 TDI (00000000000000000dd575d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055575d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055575d45fc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d45fc000000000000000000000);
! 0088 expect 22
SDR 192 TDI (00000000000000000dd575d4754000000000000000000000);
SDR 192 TDI (0000000000000000055575d4754000000000000000000000);
SDR 192 TDI (0000000000000000055575d4754000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4754000000000000000000000);
! 0089 expect 0e
SDR 192 TDI (00000000000000000dd575d475c000000000000000000000);
SDR 192 TDI (0000000000000000055575d475c000000000000000000000);
SDR 192 TDI (0000000000000000055575d475c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d475c000000000000000000000);
! 008a expect 22
SDR 192 TDI (00000000000000000dd575d4774000000000000000000000);
SDR 192 TDI (0000000000000000055575d4774000000000000000000000);
SDR 192 TDI (0000000000000000055575d4774000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4774000000000000000000000);
! 008b expect 0e
SDR 192 TDI (00000000000000000dd575d477c000000000000000000000);
SDR 192 TDI (0000000000000000055575d477c000000000000000000000);
SDR 192 TDI (0000000000000000055575d477c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d477c000000000000000000000);
! 008c expect 0a
SDR 192 TDI (00000000000000000dd575d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055575d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055575d47d4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d47d4000000000000000000000);
! 008d expect 2d
SDR 192 TDI (00000000000000000dd575d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055575d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055575d47dc000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d47dc000000000000000000000);
! 008e expect 51
SDR 192 TDI (00000000000000000dd575d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055575d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055575d47f4000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d47f4000000000000000000000);
! 008f expect 0a
SDR 192 TDI (00000000000000000dd575d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055575d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055575d47fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d47fc000000000000000000000);
! 0090 expect 0e
SDR 192 TDI (00000000000000000dd575d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055575d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055575d4d54000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4d54000000000000000000000);
! 0091 expect 22
SDR 192 TDI (00000000000000000dd575d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055575d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055575d4d5c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4d5c000000000000000000000);
! 0092 expect 0e
SDR 192 TDI (00000000000000000dd575d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055575d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055575d4d74000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4d74000000000000000000000);
! 0093 expect 22
SDR 192 TDI (00000000000000000dd575d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055575d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055575d4d7c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4d7c000000000000000000000);
! 0094 expect 0e
SDR 192 TDI (00000000000000000dd575d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055575d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055575d4dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4dd4000000000000000000000);
! 0095 expect 0a
SDR 192 TDI (00000000000000000dd575d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055575d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055575d4ddc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4ddc000000000000000000000);
! 0096 expect 2d
SDR 192 TDI (00000000000000000dd575d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055575d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055575d4df4000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4df4000000000000000000000);
! 0097 expect 51
SDR 192 TDI (00000000000000000dd575d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055575d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055575d4dfc000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4dfc000000000000000000000);
! 0098 expect 0a
SDR 192 TDI (00000000000000000dd575d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055575d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055575d4f54000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4f54000000000000000000000);
! 0099 expect 0e
SDR 192 TDI (00000000000000000dd575d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055575d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055575d4f5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4f5c000000000000000000000);
! 009a expect 22
SDR 192 TDI (00000000000000000dd575d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055575d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055575d4f74000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4f74000000000000000000000);
! 009b expect 0e
SDR 192 TDI (00000000000000000dd575d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055575d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055575d4f7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4f7c000000000000000000000);
! 009c expect 22
SDR 192 TDI (00000000000000000dd575d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055575d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055575d4fd4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4fd4000000000000000000000);
! 009d expect 0e
SDR 192 TDI (00000000000000000dd575d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055575d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055575d4fdc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4fdc000000000000000000000);
! 009e expect 0a
SDR 192 TDI (00000000000000000dd575d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055575d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055575d4ff4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4ff4000000000000000000000);
! 009f expect 2d
SDR 192 TDI (00000000000000000dd575d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055575d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055575d4ffc000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575d4ffc000000000000000000000);
! 00a0 expect 51
SDR 192 TDI (00000000000000000dd575dc554000000000000000000000);
SDR 192 TDI (0000000000000000055575dc554000000000000000000000);
SDR 192 TDI (0000000000000000055575dc554000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc554000000000000000000000);
! 00a1 expect 0a
SDR 192 TDI (00000000000000000dd575dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055575dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055575dc55c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc55c000000000000000000000);
! 00a2 expect 0e
SDR 192 TDI (00000000000000000dd575dc574000000000000000000000);
SDR 192 TDI (0000000000000000055575dc574000000000000000000000);
SDR 192 TDI (0000000000000000055575dc574000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc574000000000000000000000);
! 00a3 expect 22
SDR 192 TDI (00000000000000000dd575dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055575dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055575dc57c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc57c000000000000000000000);
! 00a4 expect 0e
SDR 192 TDI (00000000000000000dd575dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055575dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055575dc5d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc5d4000000000000000000000);
! 00a5 expect 22
SDR 192 TDI (00000000000000000dd575dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055575dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055575dc5dc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc5dc000000000000000000000);
! 00a6 expect 0e
SDR 192 TDI (00000000000000000dd575dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055575dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055575dc5f4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc5f4000000000000000000000);
! 00a7 expect 0a
SDR 192 TDI (00000000000000000dd575dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055575dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055575dc5fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc5fc000000000000000000000);
! 00a8 expect 2d
SDR 192 TDI (00000000000000000dd575dc754000000000000000000000);
SDR 192 TDI (0000000000000000055575dc754000000000000000000000);
SDR 192 TDI (0000000000000000055575dc754000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc754000000000000000000000);
! 00a9 expect 51
SDR 192 TDI (00000000000000000dd575dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055575dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055575dc75c000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc75c000000000000000000000);
! 00aa expect 0a
SDR 192 TDI (00000000000000000dd575dc774000000000000000000000);
SDR 192 TDI (0000000000000000055575dc774000000000000000000000);
SDR 192 TDI (0000000000000000055575dc774000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc774000000000000000000000);
! 00ab expect 0e
SDR 192 TDI (00000000000000000dd575dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055575dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055575dc77c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc77c000000000000000000000);
! 00ac expect 22
SDR 192 TDI (00000000000000000dd575dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055575dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055575dc7d4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc7d4000000000000000000000);
! 00ad expect 0e
SDR 192 TDI (00000000000000000dd575dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055575dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055575dc7dc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc7dc000000000000000000000);
! 00ae expect 22
SDR 192 TDI (00000000000000000dd575dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055575dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055575dc7f4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc7f4000000000000000000000);
! 00af expect 0e
SDR 192 TDI (00000000000000000dd575dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055575dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055575dc7fc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dc7fc000000000000000000000);
! 00b0 expect 0a
SDR 192 TDI (00000000000000000dd575dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055575dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055575dcd54000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcd54000000000000000000000);
! 00b1 expect 2d
SDR 192 TDI (00000000000000000dd575dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055575dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055575dcd5c000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcd5c000000000000000000000);
! 00b2 expect 51
SDR 192 TDI (00000000000000000dd575dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055575dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055575dcd74000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcd74000000000000000000000);
! 00b3 expect 0a
SDR 192 TDI (00000000000000000dd575dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055575dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055575dcd7c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcd7c000000000000000000000);
! 00b4 expect 0e
SDR 192 TDI (00000000000000000dd575dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055575dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055575dcdd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcdd4000000000000000000000);
! 00b5 expect 22
SDR 192 TDI (00000000000000000dd575dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055575dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055575dcddc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcddc000000000000000000000);
! 00b6 expect 0e
SDR 192 TDI (00000000000000000dd575dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055575dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055575dcdf4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcdf4000000000000000000000);
! 00b7 expect 22
SDR 192 TDI (00000000000000000dd575dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055575dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055575dcdfc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcdfc000000000000000000000);
! 00b8 expect 0e
SDR 192 TDI (00000000000000000dd575dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055575dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055575dcf54000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcf54000000000000000000000);
! 00b9 expect 0a
SDR 192 TDI (00000000000000000dd575dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055575dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055575dcf5c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcf5c000000000000000000000);
! 00ba expect 2d
SDR 192 TDI (00000000000000000dd575dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055575dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055575dcf74000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcf74000000000000000000000);
! 00bb expect 51
SDR 192 TDI (00000000000000000dd575dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055575dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055575dcf7c000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcf7c000000000000000000000);
! 00bc expect 0a
SDR 192 TDI (00000000000000000dd575dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055575dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055575dcfd4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcfd4000000000000000000000);
! 00bd expect 0e
SDR 192 TDI (00000000000000000dd575dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055575dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055575dcfdc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcfdc000000000000000000000);
! 00be expect 22
SDR 192 TDI (00000000000000000dd575dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055575dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055575dcff4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcff4000000000000000000000);
! 00bf expect 0e
SDR 192 TDI (00000000000000000dd575dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055575dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055575dcffc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575dcffc000000000000000000000);
! 00c0 expect 22
SDR 192 TDI (00000000000000000dd575f4554000000000000000000000);
SDR 192 TDI (0000000000000000055575f4554000000000000000000000);
SDR 192 TDI (0000000000000000055575f4554000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4554000000000000000000000);
! 00c1 expect 0e
SDR 192 TDI (00000000000000000dd575f455c000000000000000000000);
SDR 192 TDI (0000000000000000055575f455c000000000000000000000);
SDR 192 TDI (0000000000000000055575f455c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f455c000000000000000000000);
! 00c2 expect 0a
SDR 192 TDI (00000000000000000dd575f4574000000000000000000000);
SDR 192 TDI (0000000000000000055575f4574000000000000000000000);
SDR 192 TDI (0000000000000000055575f4574000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4574000000000000000000000);
! 00c3 expect 2d
SDR 192 TDI (00000000000000000dd575f457c000000000000000000000);
SDR 192 TDI (0000000000000000055575f457c000000000000000000000);
SDR 192 TDI (0000000000000000055575f457c000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f457c000000000000000000000);
! 00c4 expect 51
SDR 192 TDI (00000000000000000dd575f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055575f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055575f45d4000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f45d4000000000000000000000);
! 00c5 expect 0a
SDR 192 TDI (00000000000000000dd575f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055575f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055575f45dc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f45dc000000000000000000000);
! 00c6 expect 0e
SDR 192 TDI (00000000000000000dd575f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055575f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055575f45f4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f45f4000000000000000000000);
! 00c7 expect 22
SDR 192 TDI (00000000000000000dd575f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055575f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055575f45fc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f45fc000000000000000000000);
! 00c8 expect 0e
SDR 192 TDI (00000000000000000dd575f4754000000000000000000000);
SDR 192 TDI (0000000000000000055575f4754000000000000000000000);
SDR 192 TDI (0000000000000000055575f4754000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4754000000000000000000000);
! 00c9 expect 22
SDR 192 TDI (00000000000000000dd575f475c000000000000000000000);
SDR 192 TDI (0000000000000000055575f475c000000000000000000000);
SDR 192 TDI (0000000000000000055575f475c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f475c000000000000000000000);
! 00ca expect 0e
SDR 192 TDI (00000000000000000dd575f4774000000000000000000000);
SDR 192 TDI (0000000000000000055575f4774000000000000000000000);
SDR 192 TDI (0000000000000000055575f4774000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4774000000000000000000000);
! 00cb expect 0a
SDR 192 TDI (00000000000000000dd575f477c000000000000000000000);
SDR 192 TDI (0000000000000000055575f477c000000000000000000000);
SDR 192 TDI (0000000000000000055575f477c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f477c000000000000000000000);
! 00cc expect 2d
SDR 192 TDI (00000000000000000dd575f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055575f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055575f47d4000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f47d4000000000000000000000);
! 00cd expect c8
SDR 192 TDI (00000000000000000dd575f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055575f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055575f47dc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f47dc000000000000000000000);
! 00ce expect 06
SDR 192 TDI (00000000000000000dd575f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055575f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055575f47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f47f4000000000000000000000);
! 00cf expect 01
SDR 192 TDI (00000000000000000dd575f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055575f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055575f47fc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f47fc000000000000000000000);
! 00d0 expect 51
SDR 192 TDI (00000000000000000dd575f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055575f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055575f4d54000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4d54000000000000000000000);
! 00d1 expect c1
SDR 192 TDI (00000000000000000dd575f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055575f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055575f4d5c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4d5c000000000000000000000);
! 00d2 expect 0e
SDR 192 TDI (00000000000000000dd575f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055575f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055575f4d74000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4d74000000000000000000000);
! 00d3 expect 22
SDR 192 TDI (00000000000000000dd575f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055575f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055575f4d7c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4d7c000000000000000000000);
! 00d4 expect 0e
SDR 192 TDI (00000000000000000dd575f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055575f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055575f4dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4dd4000000000000000000000);
! 00d5 expect 0a
SDR 192 TDI (00000000000000000dd575f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055575f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055575f4ddc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4ddc000000000000000000000);
! 00d6 expect 44
SDR 192 TDI (00000000000000000dd575f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055575f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055575f4df4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4df4000000000000000000000);
! 00d7 expect 28
SDR 192 TDI (00000000000000000dd575f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055575f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055575f4dfc000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4dfc000000000000000000000);
! 00d8 expect 00
SDR 192 TDI (00000000000000000dd575f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055575f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055575f4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4f54000000000000000000000);
! 00d9 expect 41
SDR 192 TDI (00000000000000000dd575f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055575f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055575f4f5c000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4f5c000000000000000000000);
! 00da expect 0a
SDR 192 TDI (00000000000000000dd575f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055575f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055575f4f74000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4f74000000000000000000000);
! 00db expect 60
SDR 192 TDI (00000000000000000dd575f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055575f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055575f4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4f7c000000000000000000000);
! 00dc expect 20
SDR 192 TDI (00000000000000000dd575f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055575f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055575f4fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4fd4000000000000000000000);
! 00dd expect 00
SDR 192 TDI (00000000000000000dd575f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055575f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055575f4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4fdc000000000000000000000);
! 00de expect 0e
SDR 192 TDI (00000000000000000dd575f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055575f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055575f4ff4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4ff4000000000000000000000);
! 00df expect 03
SDR 192 TDI (00000000000000000dd575f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055575f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055575f4ffc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575f4ffc000000000000000000000);
! 00e0 expect 2d
SDR 192 TDI (00000000000000000dd575fc554000000000000000000000);
SDR 192 TDI (0000000000000000055575fc554000000000000000000000);
SDR 192 TDI (0000000000000000055575fc554000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc554000000000000000000000);
! 00e1 expect 41
SDR 192 TDI (00000000000000000dd575fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055575fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055575fc55c000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc55c000000000000000000000);
! 00e2 expect 0a
SDR 192 TDI (00000000000000000dd575fc574000000000000000000000);
SDR 192 TDI (0000000000000000055575fc574000000000000000000000);
SDR 192 TDI (0000000000000000055575fc574000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc574000000000000000000000);
! 00e3 expect 60
SDR 192 TDI (00000000000000000dd575fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055575fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055575fc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc57c000000000000000000000);
! 00e4 expect 20
SDR 192 TDI (00000000000000000dd575fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055575fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055575fc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc5d4000000000000000000000);
! 00e5 expect 00
SDR 192 TDI (00000000000000000dd575fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055575fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055575fc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc5dc000000000000000000000);
! 00e6 expect c0
SDR 192 TDI (00000000000000000dd575fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055575fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055575fc5f4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc5f4000000000000000000000);
! 00e7 expect 0e
SDR 192 TDI (00000000000000000dd575fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055575fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055575fc5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc5fc000000000000000000000);
! 00e8 expect 0a
SDR 192 TDI (00000000000000000dd575fc754000000000000000000000);
SDR 192 TDI (0000000000000000055575fc754000000000000000000000);
SDR 192 TDI (0000000000000000055575fc754000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc754000000000000000000000);
! 00e9 expect 2d
SDR 192 TDI (00000000000000000dd575fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055575fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055575fc75c000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc75c000000000000000000000);
! 00ea expect c8
SDR 192 TDI (00000000000000000dd575fc774000000000000000000000);
SDR 192 TDI (0000000000000000055575fc774000000000000000000000);
SDR 192 TDI (0000000000000000055575fc774000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc774000000000000000000000);
! 00eb expect 41
SDR 192 TDI (00000000000000000dd575fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055575fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055575fc77c000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc77c000000000000000000000);
! 00ec expect 1a
SDR 192 TDI (00000000000000000dd575fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055575fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055575fc7d4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc7d4000000000000000000000);
! 00ed expect c1
SDR 192 TDI (00000000000000000dd575fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055575fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055575fc7dc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc7dc000000000000000000000);
! 00ee expect 1a
SDR 192 TDI (00000000000000000dd575fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055575fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055575fc7f4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc7f4000000000000000000000);
! 00ef expect c0
SDR 192 TDI (00000000000000000dd575fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055575fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055575fc7fc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fc7fc000000000000000000000);
! 00f0 expect 0e
SDR 192 TDI (00000000000000000dd575fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055575fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055575fcd54000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcd54000000000000000000000);
! 00f1 expect 0a
SDR 192 TDI (00000000000000000dd575fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055575fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055575fcd5c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcd5c000000000000000000000);
! 00f2 expect 2d
SDR 192 TDI (00000000000000000dd575fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055575fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055575fcd74000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcd74000000000000000000000);
! 00f3 expect c8
SDR 192 TDI (00000000000000000dd575fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055575fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055575fcd7c000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcd7c000000000000000000000);
! 00f4 expect 41
SDR 192 TDI (00000000000000000dd575fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055575fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055575fcdd4000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcdd4000000000000000000000);
! 00f5 expect 1a
SDR 192 TDI (00000000000000000dd575fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055575fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055575fcddc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcddc000000000000000000000);
! 00f6 expect c1
SDR 192 TDI (00000000000000000dd575fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055575fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055575fcdf4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcdf4000000000000000000000);
! 00f7 expect 1a
SDR 192 TDI (00000000000000000dd575fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055575fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055575fcdfc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcdfc000000000000000000000);
! 00f8 expect c0
SDR 192 TDI (00000000000000000dd575fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055575fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055575fcf54000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcf54000000000000000000000);
! 00f9 expect 0e
SDR 192 TDI (00000000000000000dd575fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055575fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055575fcf5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcf5c000000000000000000000);
! 00fa expect 0a
SDR 192 TDI (00000000000000000dd575fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055575fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055575fcf74000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcf74000000000000000000000);
! 00fb expect 2d
SDR 192 TDI (00000000000000000dd575fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055575fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055575fcf7c000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcf7c000000000000000000000);
! 00fc expect c8
SDR 192 TDI (00000000000000000dd575fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055575fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055575fcfd4000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcfd4000000000000000000000);
! 00fd expect 41
SDR 192 TDI (00000000000000000dd575fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055575fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055575fcfdc000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcfdc000000000000000000000);
! 00fe expect 1a
SDR 192 TDI (00000000000000000dd575fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055575fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055575fcff4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcff4000000000000000000000);
! 00ff expect c1
SDR 192 TDI (00000000000000000dd575fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055575fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055575fcffc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd575fcffc000000000000000000000);
! 0100 expect 1a
SDR 192 TDI (00000000000000000dd77554554000000000000000000000);
SDR 192 TDI (000000000000000005577554554000000000000000000000);
SDR 192 TDI (000000000000000005577554554000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554554000000000000000000000);
! 0101 expect c0
SDR 192 TDI (00000000000000000dd7755455c000000000000000000000);
SDR 192 TDI (00000000000000000557755455c000000000000000000000);
SDR 192 TDI (00000000000000000557755455c000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755455c000000000000000000000);
! 0102 expect 0e
SDR 192 TDI (00000000000000000dd77554574000000000000000000000);
SDR 192 TDI (000000000000000005577554574000000000000000000000);
SDR 192 TDI (000000000000000005577554574000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554574000000000000000000000);
! 0103 expect 0a
SDR 192 TDI (00000000000000000dd7755457c000000000000000000000);
SDR 192 TDI (00000000000000000557755457c000000000000000000000);
SDR 192 TDI (00000000000000000557755457c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755457c000000000000000000000);
! 0104 expect 2d
SDR 192 TDI (00000000000000000dd775545d4000000000000000000000);
SDR 192 TDI (0000000000000000055775545d4000000000000000000000);
SDR 192 TDI (0000000000000000055775545d4000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775545d4000000000000000000000);
! 0105 expect c8
SDR 192 TDI (00000000000000000dd775545dc000000000000000000000);
SDR 192 TDI (0000000000000000055775545dc000000000000000000000);
SDR 192 TDI (0000000000000000055775545dc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775545dc000000000000000000000);
! 0106 expect 41
SDR 192 TDI (00000000000000000dd775545f4000000000000000000000);
SDR 192 TDI (0000000000000000055775545f4000000000000000000000);
SDR 192 TDI (0000000000000000055775545f4000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775545f4000000000000000000000);
! 0107 expect 1a
SDR 192 TDI (00000000000000000dd775545fc000000000000000000000);
SDR 192 TDI (0000000000000000055775545fc000000000000000000000);
SDR 192 TDI (0000000000000000055775545fc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775545fc000000000000000000000);
! 0108 expect c1
SDR 192 TDI (00000000000000000dd77554754000000000000000000000);
SDR 192 TDI (000000000000000005577554754000000000000000000000);
SDR 192 TDI (000000000000000005577554754000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554754000000000000000000000);
! 0109 expect 1a
SDR 192 TDI (00000000000000000dd7755475c000000000000000000000);
SDR 192 TDI (00000000000000000557755475c000000000000000000000);
SDR 192 TDI (00000000000000000557755475c000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755475c000000000000000000000);
! 010a expect c0
SDR 192 TDI (00000000000000000dd77554774000000000000000000000);
SDR 192 TDI (000000000000000005577554774000000000000000000000);
SDR 192 TDI (000000000000000005577554774000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554774000000000000000000000);
! 010b expect 0e
SDR 192 TDI (00000000000000000dd7755477c000000000000000000000);
SDR 192 TDI (00000000000000000557755477c000000000000000000000);
SDR 192 TDI (00000000000000000557755477c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755477c000000000000000000000);
! 010c expect 0a
SDR 192 TDI (00000000000000000dd775547d4000000000000000000000);
SDR 192 TDI (0000000000000000055775547d4000000000000000000000);
SDR 192 TDI (0000000000000000055775547d4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775547d4000000000000000000000);
! 010d expect 2d
SDR 192 TDI (00000000000000000dd775547dc000000000000000000000);
SDR 192 TDI (0000000000000000055775547dc000000000000000000000);
SDR 192 TDI (0000000000000000055775547dc000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775547dc000000000000000000000);
! 010e expect c8
SDR 192 TDI (00000000000000000dd775547f4000000000000000000000);
SDR 192 TDI (0000000000000000055775547f4000000000000000000000);
SDR 192 TDI (0000000000000000055775547f4000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775547f4000000000000000000000);
! 010f expect 41
SDR 192 TDI (00000000000000000dd775547fc000000000000000000000);
SDR 192 TDI (0000000000000000055775547fc000000000000000000000);
SDR 192 TDI (0000000000000000055775547fc000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775547fc000000000000000000000);
! 0110 expect 1a
SDR 192 TDI (00000000000000000dd77554d54000000000000000000000);
SDR 192 TDI (000000000000000005577554d54000000000000000000000);
SDR 192 TDI (000000000000000005577554d54000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554d54000000000000000000000);
! 0111 expect c1
SDR 192 TDI (00000000000000000dd77554d5c000000000000000000000);
SDR 192 TDI (000000000000000005577554d5c000000000000000000000);
SDR 192 TDI (000000000000000005577554d5c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554d5c000000000000000000000);
! 0112 expect 1a
SDR 192 TDI (00000000000000000dd77554d74000000000000000000000);
SDR 192 TDI (000000000000000005577554d74000000000000000000000);
SDR 192 TDI (000000000000000005577554d74000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554d74000000000000000000000);
! 0113 expect c0
SDR 192 TDI (00000000000000000dd77554d7c000000000000000000000);
SDR 192 TDI (000000000000000005577554d7c000000000000000000000);
SDR 192 TDI (000000000000000005577554d7c000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554d7c000000000000000000000);
! 0114 expect 0e
SDR 192 TDI (00000000000000000dd77554dd4000000000000000000000);
SDR 192 TDI (000000000000000005577554dd4000000000000000000000);
SDR 192 TDI (000000000000000005577554dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554dd4000000000000000000000);
! 0115 expect 0a
SDR 192 TDI (00000000000000000dd77554ddc000000000000000000000);
SDR 192 TDI (000000000000000005577554ddc000000000000000000000);
SDR 192 TDI (000000000000000005577554ddc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554ddc000000000000000000000);
! 0116 expect 2d
SDR 192 TDI (00000000000000000dd77554df4000000000000000000000);
SDR 192 TDI (000000000000000005577554df4000000000000000000000);
SDR 192 TDI (000000000000000005577554df4000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554df4000000000000000000000);
! 0117 expect c8
SDR 192 TDI (00000000000000000dd77554dfc000000000000000000000);
SDR 192 TDI (000000000000000005577554dfc000000000000000000000);
SDR 192 TDI (000000000000000005577554dfc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554dfc000000000000000000000);
! 0118 expect 41
SDR 192 TDI (00000000000000000dd77554f54000000000000000000000);
SDR 192 TDI (000000000000000005577554f54000000000000000000000);
SDR 192 TDI (000000000000000005577554f54000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554f54000000000000000000000);
! 0119 expect 1a
SDR 192 TDI (00000000000000000dd77554f5c000000000000000000000);
SDR 192 TDI (000000000000000005577554f5c000000000000000000000);
SDR 192 TDI (000000000000000005577554f5c000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554f5c000000000000000000000);
! 011a expect c1
SDR 192 TDI (00000000000000000dd77554f74000000000000000000000);
SDR 192 TDI (000000000000000005577554f74000000000000000000000);
SDR 192 TDI (000000000000000005577554f74000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554f74000000000000000000000);
! 011b expect 1a
SDR 192 TDI (00000000000000000dd77554f7c000000000000000000000);
SDR 192 TDI (000000000000000005577554f7c000000000000000000000);
SDR 192 TDI (000000000000000005577554f7c000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554f7c000000000000000000000);
! 011c expect c0
SDR 192 TDI (00000000000000000dd77554fd4000000000000000000000);
SDR 192 TDI (000000000000000005577554fd4000000000000000000000);
SDR 192 TDI (000000000000000005577554fd4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554fd4000000000000000000000);
! 011d expect 0e
SDR 192 TDI (00000000000000000dd77554fdc000000000000000000000);
SDR 192 TDI (000000000000000005577554fdc000000000000000000000);
SDR 192 TDI (000000000000000005577554fdc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554fdc000000000000000000000);
! 011e expect 0a
SDR 192 TDI (00000000000000000dd77554ff4000000000000000000000);
SDR 192 TDI (000000000000000005577554ff4000000000000000000000);
SDR 192 TDI (000000000000000005577554ff4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554ff4000000000000000000000);
! 011f expect 2d
SDR 192 TDI (00000000000000000dd77554ffc000000000000000000000);
SDR 192 TDI (000000000000000005577554ffc000000000000000000000);
SDR 192 TDI (000000000000000005577554ffc000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77554ffc000000000000000000000);
! 0120 expect c8
SDR 192 TDI (00000000000000000dd7755c554000000000000000000000);
SDR 192 TDI (00000000000000000557755c554000000000000000000000);
SDR 192 TDI (00000000000000000557755c554000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c554000000000000000000000);
! 0121 expect 41
SDR 192 TDI (00000000000000000dd7755c55c000000000000000000000);
SDR 192 TDI (00000000000000000557755c55c000000000000000000000);
SDR 192 TDI (00000000000000000557755c55c000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c55c000000000000000000000);
! 0122 expect 1a
SDR 192 TDI (00000000000000000dd7755c574000000000000000000000);
SDR 192 TDI (00000000000000000557755c574000000000000000000000);
SDR 192 TDI (00000000000000000557755c574000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c574000000000000000000000);
! 0123 expect c1
SDR 192 TDI (00000000000000000dd7755c57c000000000000000000000);
SDR 192 TDI (00000000000000000557755c57c000000000000000000000);
SDR 192 TDI (00000000000000000557755c57c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c57c000000000000000000000);
! 0124 expect 1a
SDR 192 TDI (00000000000000000dd7755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557755c5d4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c5d4000000000000000000000);
! 0125 expect c0
SDR 192 TDI (00000000000000000dd7755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557755c5dc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c5dc000000000000000000000);
! 0126 expect 0e
SDR 192 TDI (00000000000000000dd7755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557755c5f4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c5f4000000000000000000000);
! 0127 expect 0a
SDR 192 TDI (00000000000000000dd7755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557755c5fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c5fc000000000000000000000);
! 0128 expect 2d
SDR 192 TDI (00000000000000000dd7755c754000000000000000000000);
SDR 192 TDI (00000000000000000557755c754000000000000000000000);
SDR 192 TDI (00000000000000000557755c754000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c754000000000000000000000);
! 0129 expect c8
SDR 192 TDI (00000000000000000dd7755c75c000000000000000000000);
SDR 192 TDI (00000000000000000557755c75c000000000000000000000);
SDR 192 TDI (00000000000000000557755c75c000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c75c000000000000000000000);
! 012a expect 41
SDR 192 TDI (00000000000000000dd7755c774000000000000000000000);
SDR 192 TDI (00000000000000000557755c774000000000000000000000);
SDR 192 TDI (00000000000000000557755c774000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c774000000000000000000000);
! 012b expect 1a
SDR 192 TDI (00000000000000000dd7755c77c000000000000000000000);
SDR 192 TDI (00000000000000000557755c77c000000000000000000000);
SDR 192 TDI (00000000000000000557755c77c000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c77c000000000000000000000);
! 012c expect c1
SDR 192 TDI (00000000000000000dd7755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557755c7d4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c7d4000000000000000000000);
! 012d expect 1a
SDR 192 TDI (00000000000000000dd7755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557755c7dc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c7dc000000000000000000000);
! 012e expect 0e
SDR 192 TDI (00000000000000000dd7755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557755c7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c7f4000000000000000000000);
! 012f expect 0a
SDR 192 TDI (00000000000000000dd7755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557755c7fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755c7fc000000000000000000000);
! 0130 expect 2d
SDR 192 TDI (00000000000000000dd7755cd54000000000000000000000);
SDR 192 TDI (00000000000000000557755cd54000000000000000000000);
SDR 192 TDI (00000000000000000557755cd54000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cd54000000000000000000000);
! 0131 expect c8
SDR 192 TDI (00000000000000000dd7755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557755cd5c000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cd5c000000000000000000000);
! 0132 expect 41
SDR 192 TDI (00000000000000000dd7755cd74000000000000000000000);
SDR 192 TDI (00000000000000000557755cd74000000000000000000000);
SDR 192 TDI (00000000000000000557755cd74000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cd74000000000000000000000);
! 0133 expect 0a
SDR 192 TDI (00000000000000000dd7755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557755cd7c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cd7c000000000000000000000);
! 0134 expect 40
SDR 192 TDI (00000000000000000dd7755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557755cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cdd4000000000000000000000);
! 0135 expect 20
SDR 192 TDI (00000000000000000dd7755cddc000000000000000000000);
SDR 192 TDI (00000000000000000557755cddc000000000000000000000);
SDR 192 TDI (00000000000000000557755cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cddc000000000000000000000);
! 0136 expect 00
SDR 192 TDI (00000000000000000dd7755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557755cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cdf4000000000000000000000);
! 0137 expect c1
SDR 192 TDI (00000000000000000dd7755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557755cdfc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cdfc000000000000000000000);
! 0138 expect 07
SDR 192 TDI (00000000000000000dd7755cf54000000000000000000000);
SDR 192 TDI (00000000000000000557755cf54000000000000000000000);
SDR 192 TDI (00000000000000000557755cf54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cf54000000000000000000000);
! 0139 expect 46
SDR 192 TDI (00000000000000000dd7755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557755cf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cf5c000000000000000000000);
! 013a expect 41
SDR 192 TDI (00000000000000000dd7755cf74000000000000000000000);
SDR 192 TDI (00000000000000000557755cf74000000000000000000000);
SDR 192 TDI (00000000000000000557755cf74000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cf74000000000000000000000);
! 013b expect 01
SDR 192 TDI (00000000000000000dd7755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557755cf7c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cf7c000000000000000000000);
! 013c expect 0b
SDR 192 TDI (00000000000000000dd7755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557755cfd4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cfd4000000000000000000000);
! 013d expect 46
SDR 192 TDI (00000000000000000dd7755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557755cfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cfdc000000000000000000000);
! 013e expect 41
SDR 192 TDI (00000000000000000dd7755cff4000000000000000000000);
SDR 192 TDI (00000000000000000557755cff4000000000000000000000);
SDR 192 TDI (00000000000000000557755cff4000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cff4000000000000000000000);
! 013f expect 01
SDR 192 TDI (00000000000000000dd7755cffc000000000000000000000);
SDR 192 TDI (00000000000000000557755cffc000000000000000000000);
SDR 192 TDI (00000000000000000557755cffc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7755cffc000000000000000000000);
! 0140 expect 0b
SDR 192 TDI (00000000000000000dd77574554000000000000000000000);
SDR 192 TDI (000000000000000005577574554000000000000000000000);
SDR 192 TDI (000000000000000005577574554000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574554000000000000000000000);
! 0141 expect c4
SDR 192 TDI (00000000000000000dd7757455c000000000000000000000);
SDR 192 TDI (00000000000000000557757455c000000000000000000000);
SDR 192 TDI (00000000000000000557757455c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757455c000000000000000000000);
! 0142 expect 24
SDR 192 TDI (00000000000000000dd77574574000000000000000000000);
SDR 192 TDI (000000000000000005577574574000000000000000000000);
SDR 192 TDI (000000000000000005577574574000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574574000000000000000000000);
! 0143 expect 1f
SDR 192 TDI (00000000000000000dd7757457c000000000000000000000);
SDR 192 TDI (00000000000000000557757457c000000000000000000000);
SDR 192 TDI (00000000000000000557757457c000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757457c000000000000000000000);
! 0144 expect 02
SDR 192 TDI (00000000000000000dd775745d4000000000000000000000);
SDR 192 TDI (0000000000000000055775745d4000000000000000000000);
SDR 192 TDI (0000000000000000055775745d4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775745d4000000000000000000000);
! 0145 expect 02
SDR 192 TDI (00000000000000000dd775745dc000000000000000000000);
SDR 192 TDI (0000000000000000055775745dc000000000000000000000);
SDR 192 TDI (0000000000000000055775745dc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775745dc000000000000000000000);
! 0146 expect 02
SDR 192 TDI (00000000000000000dd775745f4000000000000000000000);
SDR 192 TDI (0000000000000000055775745f4000000000000000000000);
SDR 192 TDI (0000000000000000055775745f4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775745f4000000000000000000000);
! 0147 expect e0
SDR 192 TDI (00000000000000000dd775745fc000000000000000000000);
SDR 192 TDI (0000000000000000055775745fc000000000000000000000);
SDR 192 TDI (0000000000000000055775745fc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775745fc000000000000000000000);
! 0148 expect 25
SDR 192 TDI (00000000000000000dd77574754000000000000000000000);
SDR 192 TDI (000000000000000005577574754000000000000000000000);
SDR 192 TDI (000000000000000005577574754000000000000000000000) TDO(000000000000000000000000000000000110000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574754000000000000000000000);
! 0149 expect 3c
SDR 192 TDI (00000000000000000dd7757475c000000000000000000000);
SDR 192 TDI (00000000000000000557757475c000000000000000000000);
SDR 192 TDI (00000000000000000557757475c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757475c000000000000000000000);
! 014a expect 1b
SDR 192 TDI (00000000000000000dd77574774000000000000000000000);
SDR 192 TDI (000000000000000005577574774000000000000000000000);
SDR 192 TDI (000000000000000005577574774000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574774000000000000000000000);
! 014b expect 68
SDR 192 TDI (00000000000000000dd7757477c000000000000000000000);
SDR 192 TDI (00000000000000000557757477c000000000000000000000);
SDR 192 TDI (00000000000000000557757477c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757477c000000000000000000000);
! 014c expect 5f
SDR 192 TDI (00000000000000000dd775747d4000000000000000000000);
SDR 192 TDI (0000000000000000055775747d4000000000000000000000);
SDR 192 TDI (0000000000000000055775747d4000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775747d4000000000000000000000);
! 014d expect 01
SDR 192 TDI (00000000000000000dd775747dc000000000000000000000);
SDR 192 TDI (0000000000000000055775747dc000000000000000000000);
SDR 192 TDI (0000000000000000055775747dc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775747dc000000000000000000000);
! 014e expect 3c
SDR 192 TDI (00000000000000000dd775747f4000000000000000000000);
SDR 192 TDI (0000000000000000055775747f4000000000000000000000);
SDR 192 TDI (0000000000000000055775747f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775747f4000000000000000000000);
! 014f expect 30
SDR 192 TDI (00000000000000000dd775747fc000000000000000000000);
SDR 192 TDI (0000000000000000055775747fc000000000000000000000);
SDR 192 TDI (0000000000000000055775747fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775747fc000000000000000000000);
! 0150 expect 60
SDR 192 TDI (00000000000000000dd77574d54000000000000000000000);
SDR 192 TDI (000000000000000005577574d54000000000000000000000);
SDR 192 TDI (000000000000000005577574d54000000000000000000000) TDO(000000000000000000000000000000000000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574d54000000000000000000000);
! 0151 expect 5f
SDR 192 TDI (00000000000000000dd77574d5c000000000000000000000);
SDR 192 TDI (000000000000000005577574d5c000000000000000000000);
SDR 192 TDI (000000000000000005577574d5c000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574d5c000000000000000000000);
! 0152 expect 01
SDR 192 TDI (00000000000000000dd77574d74000000000000000000000);
SDR 192 TDI (000000000000000005577574d74000000000000000000000);
SDR 192 TDI (000000000000000005577574d74000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574d74000000000000000000000);
! 0153 expect 3c
SDR 192 TDI (00000000000000000dd77574d7c000000000000000000000);
SDR 192 TDI (000000000000000005577574d7c000000000000000000000);
SDR 192 TDI (000000000000000005577574d7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574d7c000000000000000000000);
! 0154 expect 38
SDR 192 TDI (00000000000000000dd77574dd4000000000000000000000);
SDR 192 TDI (000000000000000005577574dd4000000000000000000000);
SDR 192 TDI (000000000000000005577574dd4000000000000000000000) TDO(000000000000000000000000000000001400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574dd4000000000000000000000);
! 0155 expect 40
SDR 192 TDI (00000000000000000dd77574ddc000000000000000000000);
SDR 192 TDI (000000000000000005577574ddc000000000000000000000);
SDR 192 TDI (000000000000000005577574ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574ddc000000000000000000000);
! 0156 expect 5f
SDR 192 TDI (00000000000000000dd77574df4000000000000000000000);
SDR 192 TDI (000000000000000005577574df4000000000000000000000);
SDR 192 TDI (000000000000000005577574df4000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574df4000000000000000000000);
! 0157 expect 01
SDR 192 TDI (00000000000000000dd77574dfc000000000000000000000);
SDR 192 TDI (000000000000000005577574dfc000000000000000000000);
SDR 192 TDI (000000000000000005577574dfc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574dfc000000000000000000000);
! 0158 expect 1d
SDR 192 TDI (00000000000000000dd77574f54000000000000000000000);
SDR 192 TDI (000000000000000005577574f54000000000000000000000);
SDR 192 TDI (000000000000000005577574f54000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574f54000000000000000000000);
! 0159 expect 24
SDR 192 TDI (00000000000000000dd77574f5c000000000000000000000);
SDR 192 TDI (000000000000000005577574f5c000000000000000000000);
SDR 192 TDI (000000000000000005577574f5c000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574f5c000000000000000000000);
! 015a expect 07
SDR 192 TDI (00000000000000000dd77574f74000000000000000000000);
SDR 192 TDI (000000000000000005577574f74000000000000000000000);
SDR 192 TDI (000000000000000005577574f74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574f74000000000000000000000);
! 015b expect b4
SDR 192 TDI (00000000000000000dd77574f7c000000000000000000000);
SDR 192 TDI (000000000000000005577574f7c000000000000000000000);
SDR 192 TDI (000000000000000005577574f7c000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574f7c000000000000000000000);
! 015c expect e0
SDR 192 TDI (00000000000000000dd77574fd4000000000000000000000);
SDR 192 TDI (000000000000000005577574fd4000000000000000000000);
SDR 192 TDI (000000000000000005577574fd4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574fd4000000000000000000000);
! 015d expect b8
SDR 192 TDI (00000000000000000dd77574fdc000000000000000000000);
SDR 192 TDI (000000000000000005577574fdc000000000000000000000);
SDR 192 TDI (000000000000000005577574fdc000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574fdc000000000000000000000);
! 015e expect 07
SDR 192 TDI (00000000000000000dd77574ff4000000000000000000000);
SDR 192 TDI (000000000000000005577574ff4000000000000000000000);
SDR 192 TDI (000000000000000005577574ff4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574ff4000000000000000000000);
! 015f expect 06
SDR 192 TDI (00000000000000000dd77574ffc000000000000000000000);
SDR 192 TDI (000000000000000005577574ffc000000000000000000000);
SDR 192 TDI (000000000000000005577574ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77574ffc000000000000000000000);
! 0160 expect 07
SDR 192 TDI (00000000000000000dd7757c554000000000000000000000);
SDR 192 TDI (00000000000000000557757c554000000000000000000000);
SDR 192 TDI (00000000000000000557757c554000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c554000000000000000000000);
! 0161 expect 1d
SDR 192 TDI (00000000000000000dd7757c55c000000000000000000000);
SDR 192 TDI (00000000000000000557757c55c000000000000000000000);
SDR 192 TDI (00000000000000000557757c55c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c55c000000000000000000000);
! 0162 expect 44
SDR 192 TDI (00000000000000000dd7757c574000000000000000000000);
SDR 192 TDI (00000000000000000557757c574000000000000000000000);
SDR 192 TDI (00000000000000000557757c574000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c574000000000000000000000);
! 0163 expect 48
SDR 192 TDI (00000000000000000dd7757c57c000000000000000000000);
SDR 192 TDI (00000000000000000557757c57c000000000000000000000);
SDR 192 TDI (00000000000000000557757c57c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c57c000000000000000000000);
! 0164 expect 01
SDR 192 TDI (00000000000000000dd7757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557757c5d4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c5d4000000000000000000000);
! 0165 expect a8
SDR 192 TDI (00000000000000000dd7757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557757c5dc000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c5dc000000000000000000000);
! 0166 expect 04
SDR 192 TDI (00000000000000000dd7757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557757c5f4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c5f4000000000000000000000);
! 0167 expect 01
SDR 192 TDI (00000000000000000dd7757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557757c5fc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c5fc000000000000000000000);
! 0168 expect 07
SDR 192 TDI (00000000000000000dd7757c754000000000000000000000);
SDR 192 TDI (00000000000000000557757c754000000000000000000000);
SDR 192 TDI (00000000000000000557757c754000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c754000000000000000000000);
! 0169 expect 2e
SDR 192 TDI (00000000000000000dd7757c75c000000000000000000000);
SDR 192 TDI (00000000000000000557757c75c000000000000000000000);
SDR 192 TDI (00000000000000000557757c75c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c75c000000000000000000000);
! 016a expect 02
SDR 192 TDI (00000000000000000dd7757c774000000000000000000000);
SDR 192 TDI (00000000000000000557757c774000000000000000000000);
SDR 192 TDI (00000000000000000557757c774000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c774000000000000000000000);
! 016b expect 36
SDR 192 TDI (00000000000000000dd7757c77c000000000000000000000);
SDR 192 TDI (00000000000000000557757c77c000000000000000000000);
SDR 192 TDI (00000000000000000557757c77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c77c000000000000000000000);
! 016c expect d4
SDR 192 TDI (00000000000000000dd7757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557757c7d4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c7d4000000000000000000000);
! 016d expect 0d
SDR 192 TDI (00000000000000000dd7757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557757c7dc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c7dc000000000000000000000);
! 016e expect 46
SDR 192 TDI (00000000000000000dd7757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557757c7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c7f4000000000000000000000);
! 016f expect 39
SDR 192 TDI (00000000000000000dd7757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557757c7fc000000000000000000000) TDO(000000000000000000000000000000001410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757c7fc000000000000000000000);
! 0170 expect 01
SDR 192 TDI (00000000000000000dd7757cd54000000000000000000000);
SDR 192 TDI (00000000000000000557757cd54000000000000000000000);
SDR 192 TDI (00000000000000000557757cd54000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cd54000000000000000000000);
! 0171 expect 0b
SDR 192 TDI (00000000000000000dd7757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557757cd5c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cd5c000000000000000000000);
! 0172 expect dc
SDR 192 TDI (00000000000000000dd7757cd74000000000000000000000);
SDR 192 TDI (00000000000000000557757cd74000000000000000000000);
SDR 192 TDI (00000000000000000557757cd74000000000000000000000) TDO(0000000000000000000000000000000015000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cd74000000000000000000000);
! 0173 expect 06
SDR 192 TDI (00000000000000000dd7757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557757cd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cd7c000000000000000000000);
! 0174 expect 3a
SDR 192 TDI (00000000000000000dd7757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557757cdd4000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cdd4000000000000000000000);
! 0175 expect 1d
SDR 192 TDI (00000000000000000dd7757cddc000000000000000000000);
SDR 192 TDI (00000000000000000557757cddc000000000000000000000);
SDR 192 TDI (00000000000000000557757cddc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cddc000000000000000000000);
! 0176 expect 44
SDR 192 TDI (00000000000000000dd7757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557757cdf4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cdf4000000000000000000000);
! 0177 expect 39
SDR 192 TDI (00000000000000000dd7757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557757cdfc000000000000000000000) TDO(000000000000000000000000000000001410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cdfc000000000000000000000);
! 0178 expect 01
SDR 192 TDI (00000000000000000dd7757cf54000000000000000000000);
SDR 192 TDI (00000000000000000557757cf54000000000000000000000);
SDR 192 TDI (00000000000000000557757cf54000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cf54000000000000000000000);
! 0179 expect 36
SDR 192 TDI (00000000000000000dd7757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557757cf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cf5c000000000000000000000);
! 017a expect 03
SDR 192 TDI (00000000000000000dd7757cf74000000000000000000000);
SDR 192 TDI (00000000000000000557757cf74000000000000000000000);
SDR 192 TDI (00000000000000000557757cf74000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cf74000000000000000000000);
! 017b expect a0
SDR 192 TDI (00000000000000000dd7757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557757cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cf7c000000000000000000000);
! 017c expect 12
SDR 192 TDI (00000000000000000dd7757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557757cfd4000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cfd4000000000000000000000);
! 017d expect 12
SDR 192 TDI (00000000000000000dd7757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557757cfdc000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cfdc000000000000000000000);
! 017e expect e8
SDR 192 TDI (00000000000000000dd7757cff4000000000000000000000);
SDR 192 TDI (00000000000000000557757cff4000000000000000000000);
SDR 192 TDI (00000000000000000557757cff4000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cff4000000000000000000000);
! 017f expect 12
SDR 192 TDI (00000000000000000dd7757cffc000000000000000000000);
SDR 192 TDI (00000000000000000557757cffc000000000000000000000);
SDR 192 TDI (00000000000000000557757cffc000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7757cffc000000000000000000000);
! 0180 expect 24
SDR 192 TDI (00000000000000000dd775d4554000000000000000000000);
SDR 192 TDI (0000000000000000055775d4554000000000000000000000);
SDR 192 TDI (0000000000000000055775d4554000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4554000000000000000000000);
! 0181 expect 07
SDR 192 TDI (00000000000000000dd775d455c000000000000000000000);
SDR 192 TDI (0000000000000000055775d455c000000000000000000000);
SDR 192 TDI (0000000000000000055775d455c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d455c000000000000000000000);
! 0182 expect 04
SDR 192 TDI (00000000000000000dd775d4574000000000000000000000);
SDR 192 TDI (0000000000000000055775d4574000000000000000000000);
SDR 192 TDI (0000000000000000055775d4574000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4574000000000000000000000);
! 0183 expect 30
SDR 192 TDI (00000000000000000dd775d457c000000000000000000000);
SDR 192 TDI (0000000000000000055775d457c000000000000000000000);
SDR 192 TDI (0000000000000000055775d457c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d457c000000000000000000000);
! 0184 expect 1d
SDR 192 TDI (00000000000000000dd775d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055775d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055775d45d4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d45d4000000000000000000000);
! 0185 expect c5
SDR 192 TDI (00000000000000000dd775d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055775d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055775d45dc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d45dc000000000000000000000);
! 0186 expect 12
SDR 192 TDI (00000000000000000dd775d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055775d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055775d45f4000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d45f4000000000000000000000);
! 0187 expect 31
SDR 192 TDI (00000000000000000dd775d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055775d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055775d45fc000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d45fc000000000000000000000);
! 0188 expect 48
SDR 192 TDI (00000000000000000dd775d4754000000000000000000000);
SDR 192 TDI (0000000000000000055775d4754000000000000000000000);
SDR 192 TDI (0000000000000000055775d4754000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4754000000000000000000000);
! 0189 expect 7c
SDR 192 TDI (00000000000000000dd775d475c000000000000000000000);
SDR 192 TDI (0000000000000000055775d475c000000000000000000000);
SDR 192 TDI (0000000000000000055775d475c000000000000000000000) TDO(000000000000000000000000000000001500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d475c000000000000000000000);
! 018a expect 01
SDR 192 TDI (00000000000000000dd775d4774000000000000000000000);
SDR 192 TDI (0000000000000000055775d4774000000000000000000000);
SDR 192 TDI (0000000000000000055775d4774000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4774000000000000000000000);
! 018b expect 07
SDR 192 TDI (00000000000000000dd775d477c000000000000000000000);
SDR 192 TDI (0000000000000000055775d477c000000000000000000000);
SDR 192 TDI (0000000000000000055775d477c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d477c000000000000000000000);
! 018c expect 2e
SDR 192 TDI (00000000000000000dd775d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055775d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055775d47d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d47d4000000000000000000000);
! 018d expect 03
SDR 192 TDI (00000000000000000dd775d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055775d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055775d47dc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d47dc000000000000000000000);
! 018e expect 36
SDR 192 TDI (00000000000000000dd775d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055775d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055775d47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d47f4000000000000000000000);
! 018f expect 17
SDR 192 TDI (00000000000000000dd775d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055775d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055775d47fc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d47fc000000000000000000000);
! 0190 expect 0d
SDR 192 TDI (00000000000000000dd775d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055775d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055775d4d54000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4d54000000000000000000000);
! 0191 expect 44
SDR 192 TDI (00000000000000000dd775d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055775d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055775d4d5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4d5c000000000000000000000);
! 0192 expect 40
SDR 192 TDI (00000000000000000dd775d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055775d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055775d4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4d74000000000000000000000);
! 0193 expect 00
SDR 192 TDI (00000000000000000dd775d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055775d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055775d4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4d7c000000000000000000000);
! 0194 expect f6
SDR 192 TDI (00000000000000000dd775d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055775d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055775d4dd4000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4dd4000000000000000000000);
! 0195 expect 00
SDR 192 TDI (00000000000000000dd775d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055775d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055775d4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4ddc000000000000000000000);
! 0196 expect 43
SDR 192 TDI (00000000000000000dd775d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055775d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055775d4df4000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4df4000000000000000000000);
! 0197 expect c8
SDR 192 TDI (00000000000000000dd775d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055775d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055775d4dfc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4dfc000000000000000000000);
! 0198 expect 34
SDR 192 TDI (00000000000000000dd775d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055775d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055775d4f54000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4f54000000000000000000000);
! 0199 expect 01
SDR 192 TDI (00000000000000000dd775d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055775d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055775d4f5c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4f5c000000000000000000000);
! 019a expect 53
SDR 192 TDI (00000000000000000dd775d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055775d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055775d4f74000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4f74000000000000000000000);
! 019b expect 07
SDR 192 TDI (00000000000000000dd775d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055775d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055775d4f7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4f7c000000000000000000000);
! 019c expect 2e
SDR 192 TDI (00000000000000000dd775d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055775d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055775d4fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4fd4000000000000000000000);
! 019d expect 03
SDR 192 TDI (00000000000000000dd775d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055775d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055775d4fdc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4fdc000000000000000000000);
! 019e expect 36
SDR 192 TDI (00000000000000000dd775d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055775d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055775d4ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4ff4000000000000000000000);
! 019f expect 0b
SDR 192 TDI (00000000000000000dd775d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055775d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055775d4ffc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775d4ffc000000000000000000000);
! 01a0 expect 0d
SDR 192 TDI (00000000000000000dd775dc554000000000000000000000);
SDR 192 TDI (0000000000000000055775dc554000000000000000000000);
SDR 192 TDI (0000000000000000055775dc554000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc554000000000000000000000);
! 01a1 expect a8
SDR 192 TDI (00000000000000000dd775dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055775dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055775dc55c000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc55c000000000000000000000);
! 01a2 expect e0
SDR 192 TDI (00000000000000000dd775dc574000000000000000000000);
SDR 192 TDI (0000000000000000055775dc574000000000000000000000);
SDR 192 TDI (0000000000000000055775dc574000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc574000000000000000000000);
! 01a3 expect 46
SDR 192 TDI (00000000000000000dd775dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055775dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055775dc57c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc57c000000000000000000000);
! 01a4 expect 41
SDR 192 TDI (00000000000000000dd775dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055775dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055775dc5d4000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc5d4000000000000000000000);
! 01a5 expect 01
SDR 192 TDI (00000000000000000dd775dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055775dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055775dc5dc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc5dc000000000000000000000);
! 01a6 expect 48
SDR 192 TDI (00000000000000000dd775dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055775dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055775dc5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc5f4000000000000000000000);
! 01a7 expect 40
SDR 192 TDI (00000000000000000dd775dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055775dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055775dc5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc5fc000000000000000000000);
! 01a8 expect 00
SDR 192 TDI (00000000000000000dd775dc754000000000000000000000);
SDR 192 TDI (0000000000000000055775dc754000000000000000000000);
SDR 192 TDI (0000000000000000055775dc754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc754000000000000000000000);
! 01a9 expect 06
SDR 192 TDI (00000000000000000dd775dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055775dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055775dc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc75c000000000000000000000);
! 01aa expect 20
SDR 192 TDI (00000000000000000dd775dc774000000000000000000000);
SDR 192 TDI (0000000000000000055775dc774000000000000000000000);
SDR 192 TDI (0000000000000000055775dc774000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc774000000000000000000000);
! 01ab expect 1d
SDR 192 TDI (00000000000000000dd775dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055775dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055775dc77c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc77c000000000000000000000);
! 01ac expect c4
SDR 192 TDI (00000000000000000dd775dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055775dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055775dc7d4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc7d4000000000000000000000);
! 01ad expect 02
SDR 192 TDI (00000000000000000dd775dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055775dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055775dc7dc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc7dc000000000000000000000);
! 01ae expect 34
SDR 192 TDI (00000000000000000dd775dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055775dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055775dc7f4000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc7f4000000000000000000000);
! 01af expect 41
SDR 192 TDI (00000000000000000dd775dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055775dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055775dc7fc000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dc7fc000000000000000000000);
! 01b0 expect 2e
SDR 192 TDI (00000000000000000dd775dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055775dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055775dcd54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcd54000000000000000000000);
! 01b1 expect 00
SDR 192 TDI (00000000000000000dd775dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055775dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055775dcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcd5c000000000000000000000);
! 01b2 expect 36
SDR 192 TDI (00000000000000000dd775dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055775dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055775dcd74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcd74000000000000000000000);
! 01b3 expect 04
SDR 192 TDI (00000000000000000dd775dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055775dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055775dcd7c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcd7c000000000000000000000);
! 01b4 expect d0
SDR 192 TDI (00000000000000000dd775dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055775dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055775dcdd4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcdd4000000000000000000000);
! 01b5 expect 46
SDR 192 TDI (00000000000000000dd775dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055775dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055775dcddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcddc000000000000000000000);
! 01b6 expect 96
SDR 192 TDI (00000000000000000dd775dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055775dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055775dcdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcdf4000000000000000000000);
! 01b7 expect 01
SDR 192 TDI (00000000000000000dd775dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055775dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055775dcdfc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcdfc000000000000000000000);
! 01b8 expect fa
SDR 192 TDI (00000000000000000dd775dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055775dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055775dcf54000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcf54000000000000000000000);
! 01b9 expect c1
SDR 192 TDI (00000000000000000dd775dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055775dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055775dcf5c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcf5c000000000000000000000);
! 01ba expect 53
SDR 192 TDI (00000000000000000dd775dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055775dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055775dcf74000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcf74000000000000000000000);
! 01bb expect 46
SDR 192 TDI (00000000000000000dd775dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055775dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055775dcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcf7c000000000000000000000);
! 01bc expect 04
SDR 192 TDI (00000000000000000dd775dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055775dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055775dcfd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcfd4000000000000000000000);
! 01bd expect 00
SDR 192 TDI (00000000000000000dd775dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055775dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055775dcfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcfdc000000000000000000000);
! 01be expect 46
SDR 192 TDI (00000000000000000dd775dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055775dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055775dcff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcff4000000000000000000000);
! 01bf expect 79
SDR 192 TDI (00000000000000000dd775dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055775dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055775dcffc000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775dcffc000000000000000000000);
! 01c0 expect 01
SDR 192 TDI (00000000000000000dd775f4554000000000000000000000);
SDR 192 TDI (0000000000000000055775f4554000000000000000000000);
SDR 192 TDI (0000000000000000055775f4554000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4554000000000000000000000);
! 01c1 expect 44
SDR 192 TDI (00000000000000000dd775f455c000000000000000000000);
SDR 192 TDI (0000000000000000055775f455c000000000000000000000);
SDR 192 TDI (0000000000000000055775f455c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f455c000000000000000000000);
! 01c2 expect 40
SDR 192 TDI (00000000000000000dd775f4574000000000000000000000);
SDR 192 TDI (0000000000000000055775f4574000000000000000000000);
SDR 192 TDI (0000000000000000055775f4574000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4574000000000000000000000);
! 01c3 expect 00
SDR 192 TDI (00000000000000000dd775f457c000000000000000000000);
SDR 192 TDI (0000000000000000055775f457c000000000000000000000);
SDR 192 TDI (0000000000000000055775f457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f457c000000000000000000000);
! 01c4 expect 2e
SDR 192 TDI (00000000000000000dd775f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055775f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055775f45d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f45d4000000000000000000000);
! 01c5 expect 03
SDR 192 TDI (00000000000000000dd775f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055775f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055775f45dc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f45dc000000000000000000000);
! 01c6 expect 36
SDR 192 TDI (00000000000000000dd775f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055775f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055775f45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f45f4000000000000000000000);
! 01c7 expect 0b
SDR 192 TDI (00000000000000000dd775f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055775f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055775f45fc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f45fc000000000000000000000);
! 01c8 expect 0d
SDR 192 TDI (00000000000000000dd775f4754000000000000000000000);
SDR 192 TDI (0000000000000000055775f4754000000000000000000000);
SDR 192 TDI (0000000000000000055775f4754000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4754000000000000000000000);
! 01c9 expect a8
SDR 192 TDI (00000000000000000dd775f475c000000000000000000000);
SDR 192 TDI (0000000000000000055775f475c000000000000000000000);
SDR 192 TDI (0000000000000000055775f475c000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f475c000000000000000000000);
! 01ca expect e0
SDR 192 TDI (00000000000000000dd775f4774000000000000000000000);
SDR 192 TDI (0000000000000000055775f4774000000000000000000000);
SDR 192 TDI (0000000000000000055775f4774000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4774000000000000000000000);
! 01cb expect 46
SDR 192 TDI (00000000000000000dd775f477c000000000000000000000);
SDR 192 TDI (0000000000000000055775f477c000000000000000000000);
SDR 192 TDI (0000000000000000055775f477c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f477c000000000000000000000);
! 01cc expect 41
SDR 192 TDI (00000000000000000dd775f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055775f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055775f47d4000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f47d4000000000000000000000);
! 01cd expect 01
SDR 192 TDI (00000000000000000dd775f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055775f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055775f47dc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f47dc000000000000000000000);
! 01ce expect 48
SDR 192 TDI (00000000000000000dd775f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055775f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055775f47f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f47f4000000000000000000000);
! 01cf expect 40
SDR 192 TDI (00000000000000000dd775f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055775f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055775f47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f47fc000000000000000000000);
! 01d0 expect 00
SDR 192 TDI (00000000000000000dd775f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055775f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055775f4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4d54000000000000000000000);
! 01d1 expect 02
SDR 192 TDI (00000000000000000dd775f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055775f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055775f4d5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4d5c000000000000000000000);
! 01d2 expect 34
SDR 192 TDI (00000000000000000dd775f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055775f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055775f4d74000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4d74000000000000000000000);
! 01d3 expect 51
SDR 192 TDI (00000000000000000dd775f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055775f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055775f4d7c000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4d7c000000000000000000000);
! 01d4 expect 2e
SDR 192 TDI (00000000000000000dd775f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055775f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055775f4dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4dd4000000000000000000000);
! 01d5 expect 00
SDR 192 TDI (00000000000000000dd775f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055775f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055775f4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4ddc000000000000000000000);
! 01d6 expect 36
SDR 192 TDI (00000000000000000dd775f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055775f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055775f4df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4df4000000000000000000000);
! 01d7 expect 04
SDR 192 TDI (00000000000000000dd775f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055775f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055775f4dfc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4dfc000000000000000000000);
! 01d8 expect d0
SDR 192 TDI (00000000000000000dd775f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055775f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055775f4f54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4f54000000000000000000000);
! 01d9 expect 46
SDR 192 TDI (00000000000000000dd775f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055775f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055775f4f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4f5c000000000000000000000);
! 01da expect 96
SDR 192 TDI (00000000000000000dd775f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055775f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055775f4f74000000000000000000000) TDO(000000000000000000000000000000001140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4f74000000000000000000000);
! 01db expect 01
SDR 192 TDI (00000000000000000dd775f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055775f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055775f4f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4f7c000000000000000000000);
! 01dc expect fa
SDR 192 TDI (00000000000000000dd775f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055775f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055775f4fd4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4fd4000000000000000000000);
! 01dd expect c1
SDR 192 TDI (00000000000000000dd775f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055775f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055775f4fdc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4fdc000000000000000000000);
! 01de expect 53
SDR 192 TDI (00000000000000000dd775f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055775f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055775f4ff4000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4ff4000000000000000000000);
! 01df expect 2e
SDR 192 TDI (00000000000000000dd775f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055775f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055775f4ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775f4ffc000000000000000000000);
! 01e0 expect 03
SDR 192 TDI (00000000000000000dd775fc554000000000000000000000);
SDR 192 TDI (0000000000000000055775fc554000000000000000000000);
SDR 192 TDI (0000000000000000055775fc554000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc554000000000000000000000);
! 01e1 expect 36
SDR 192 TDI (00000000000000000dd775fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055775fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055775fc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc55c000000000000000000000);
! 01e2 expect 0f
SDR 192 TDI (00000000000000000dd775fc574000000000000000000000);
SDR 192 TDI (0000000000000000055775fc574000000000000000000000);
SDR 192 TDI (0000000000000000055775fc574000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc574000000000000000000000);
! 01e3 expect 0d
SDR 192 TDI (00000000000000000dd775fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055775fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055775fc57c000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc57c000000000000000000000);
! 01e4 expect 46
SDR 192 TDI (00000000000000000dd775fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055775fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055775fc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc5d4000000000000000000000);
! 01e5 expect 39
SDR 192 TDI (00000000000000000dd775fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055775fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055775fc5dc000000000000000000000) TDO(000000000000000000000000000000001410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc5dc000000000000000000000);
! 01e6 expect 01
SDR 192 TDI (00000000000000000dd775fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055775fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055775fc5f4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc5f4000000000000000000000);
! 01e7 expect 46
SDR 192 TDI (00000000000000000dd775fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055775fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055775fc5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc5fc000000000000000000000);
! 01e8 expect 04
SDR 192 TDI (00000000000000000dd775fc754000000000000000000000);
SDR 192 TDI (0000000000000000055775fc754000000000000000000000);
SDR 192 TDI (0000000000000000055775fc754000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc754000000000000000000000);
! 01e9 expect 00
SDR 192 TDI (00000000000000000dd775fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055775fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055775fc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc75c000000000000000000000);
! 01ea expect 44
SDR 192 TDI (00000000000000000dd775fc774000000000000000000000);
SDR 192 TDI (0000000000000000055775fc774000000000000000000000);
SDR 192 TDI (0000000000000000055775fc774000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc774000000000000000000000);
! 01eb expect 40
SDR 192 TDI (00000000000000000dd775fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055775fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055775fc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc77c000000000000000000000);
! 01ec expect 00
SDR 192 TDI (00000000000000000dd775fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055775fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055775fc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc7d4000000000000000000000);
! 01ed expect 46
SDR 192 TDI (00000000000000000dd775fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055775fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055775fc7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc7dc000000000000000000000);
! 01ee expect 69
SDR 192 TDI (00000000000000000dd775fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055775fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055775fc7f4000000000000000000000) TDO(000000000000000000000000000000000410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc7f4000000000000000000000);
! 01ef expect 01
SDR 192 TDI (00000000000000000dd775fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055775fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055775fc7fc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fc7fc000000000000000000000);
! 01f0 expect 48
SDR 192 TDI (00000000000000000dd775fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055775fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055775fcd54000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcd54000000000000000000000);
! 01f1 expect 40
SDR 192 TDI (00000000000000000dd775fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055775fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055775fcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcd5c000000000000000000000);
! 01f2 expect 00
SDR 192 TDI (00000000000000000dd775fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055775fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055775fcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcd74000000000000000000000);
! 01f3 expect 2e
SDR 192 TDI (00000000000000000dd775fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055775fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055775fcd7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcd7c000000000000000000000);
! 01f4 expect 03
SDR 192 TDI (00000000000000000dd775fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055775fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055775fcdd4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcdd4000000000000000000000);
! 01f5 expect 36
SDR 192 TDI (00000000000000000dd775fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055775fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055775fcddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcddc000000000000000000000);
! 01f6 expect 08
SDR 192 TDI (00000000000000000dd775fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055775fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055775fcdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcdf4000000000000000000000);
! 01f7 expect 0d
SDR 192 TDI (00000000000000000dd775fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055775fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055775fcdfc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcdfc000000000000000000000);
! 01f8 expect 2e
SDR 192 TDI (00000000000000000dd775fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055775fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055775fcf54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcf54000000000000000000000);
! 01f9 expect 01
SDR 192 TDI (00000000000000000dd775fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055775fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055775fcf5c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcf5c000000000000000000000);
! 01fa expect 36
SDR 192 TDI (00000000000000000dd775fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055775fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055775fcf74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcf74000000000000000000000);
! 01fb expect 02
SDR 192 TDI (00000000000000000dd775fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055775fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055775fcf7c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcf7c000000000000000000000);
! 01fc expect 46
SDR 192 TDI (00000000000000000dd775fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055775fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055775fcfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcfd4000000000000000000000);
! 01fd expect 96
SDR 192 TDI (00000000000000000dd775fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055775fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055775fcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcfdc000000000000000000000);
! 01fe expect 01
SDR 192 TDI (00000000000000000dd775fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055775fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055775fcff4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcff4000000000000000000000);
! 01ff expect fc
SDR 192 TDI (00000000000000000dd775fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055775fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055775fcffc000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd775fcffc000000000000000000000);
! 0200 expect 30
SDR 192 TDI (00000000000000000ddd7554554000000000000000000000);
SDR 192 TDI (0000000000000000055d7554554000000000000000000000);
SDR 192 TDI (0000000000000000055d7554554000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554554000000000000000000000);
! 0201 expect fb
SDR 192 TDI (00000000000000000ddd755455c000000000000000000000);
SDR 192 TDI (0000000000000000055d755455c000000000000000000000);
SDR 192 TDI (0000000000000000055d755455c000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755455c000000000000000000000);
! 0202 expect c1
SDR 192 TDI (00000000000000000ddd7554574000000000000000000000);
SDR 192 TDI (0000000000000000055d7554574000000000000000000000);
SDR 192 TDI (0000000000000000055d7554574000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554574000000000000000000000);
! 0203 expect 53
SDR 192 TDI (00000000000000000ddd755457c000000000000000000000);
SDR 192 TDI (0000000000000000055d755457c000000000000000000000);
SDR 192 TDI (0000000000000000055d755457c000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755457c000000000000000000000);
! 0204 expect 44
SDR 192 TDI (00000000000000000ddd75545d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75545d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75545d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75545d4000000000000000000000);
! 0205 expect 01
SDR 192 TDI (00000000000000000ddd75545dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75545dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75545dc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75545dc000000000000000000000);
! 0206 expect 00
SDR 192 TDI (00000000000000000ddd75545f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75545f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75545f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75545f4000000000000000000000);
! 0207 expect 46
SDR 192 TDI (00000000000000000ddd75545fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75545fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75545fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75545fc000000000000000000000);
! 0208 expect 69
SDR 192 TDI (00000000000000000ddd7554754000000000000000000000);
SDR 192 TDI (0000000000000000055d7554754000000000000000000000);
SDR 192 TDI (0000000000000000055d7554754000000000000000000000) TDO(000000000000000000000000000000000410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554754000000000000000000000);
! 0209 expect 01
SDR 192 TDI (00000000000000000ddd755475c000000000000000000000);
SDR 192 TDI (0000000000000000055d755475c000000000000000000000);
SDR 192 TDI (0000000000000000055d755475c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755475c000000000000000000000);
! 020a expect 48
SDR 192 TDI (00000000000000000ddd7554774000000000000000000000);
SDR 192 TDI (0000000000000000055d7554774000000000000000000000);
SDR 192 TDI (0000000000000000055d7554774000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554774000000000000000000000);
! 020b expect 40
SDR 192 TDI (00000000000000000ddd755477c000000000000000000000);
SDR 192 TDI (0000000000000000055d755477c000000000000000000000);
SDR 192 TDI (0000000000000000055d755477c000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755477c000000000000000000000);
! 020c expect 00
SDR 192 TDI (00000000000000000ddd75547d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75547d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75547d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75547d4000000000000000000000);
! 020d expect 2e
SDR 192 TDI (00000000000000000ddd75547dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75547dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75547dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75547dc000000000000000000000);
! 020e expect 03
SDR 192 TDI (00000000000000000ddd75547f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75547f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75547f4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75547f4000000000000000000000);
! 020f expect 36
SDR 192 TDI (00000000000000000ddd75547fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75547fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75547fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75547fc000000000000000000000);
! 0210 expect 08
SDR 192 TDI (00000000000000000ddd7554d54000000000000000000000);
SDR 192 TDI (0000000000000000055d7554d54000000000000000000000);
SDR 192 TDI (0000000000000000055d7554d54000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554d54000000000000000000000);
! 0211 expect 0d
SDR 192 TDI (00000000000000000ddd7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7554d5c000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554d5c000000000000000000000);
! 0212 expect eb
SDR 192 TDI (00000000000000000ddd7554d74000000000000000000000);
SDR 192 TDI (0000000000000000055d7554d74000000000000000000000);
SDR 192 TDI (0000000000000000055d7554d74000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554d74000000000000000000000);
! 0213 expect f4
SDR 192 TDI (00000000000000000ddd7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7554d7c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554d7c000000000000000000000);
! 0214 expect c7
SDR 192 TDI (00000000000000000ddd7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7554dd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554dd4000000000000000000000);
! 0215 expect 46
SDR 192 TDI (00000000000000000ddd7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d7554ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554ddc000000000000000000000);
! 0216 expect 79
SDR 192 TDI (00000000000000000ddd7554df4000000000000000000000);
SDR 192 TDI (0000000000000000055d7554df4000000000000000000000);
SDR 192 TDI (0000000000000000055d7554df4000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554df4000000000000000000000);
! 0217 expect 01
SDR 192 TDI (00000000000000000ddd7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d7554dfc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554dfc000000000000000000000);
! 0218 expect 2e
SDR 192 TDI (00000000000000000ddd7554f54000000000000000000000);
SDR 192 TDI (0000000000000000055d7554f54000000000000000000000);
SDR 192 TDI (0000000000000000055d7554f54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554f54000000000000000000000);
! 0219 expect 02
SDR 192 TDI (00000000000000000ddd7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7554f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554f5c000000000000000000000);
! 021a expect 36
SDR 192 TDI (00000000000000000ddd7554f74000000000000000000000);
SDR 192 TDI (0000000000000000055d7554f74000000000000000000000);
SDR 192 TDI (0000000000000000055d7554f74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554f74000000000000000000000);
! 021b expect e0
SDR 192 TDI (00000000000000000ddd7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7554f7c000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554f7c000000000000000000000);
! 021c expect 0d
SDR 192 TDI (00000000000000000ddd7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7554fd4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554fd4000000000000000000000);
! 021d expect eb
SDR 192 TDI (00000000000000000ddd7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d7554fdc000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554fdc000000000000000000000);
! 021e expect f4
SDR 192 TDI (00000000000000000ddd7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d7554ff4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554ff4000000000000000000000);
! 021f expect 25
SDR 192 TDI (00000000000000000ddd7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d7554ffc000000000000000000000) TDO(000000000000000000000000000000000110000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7554ffc000000000000000000000);
! 0220 expect 3c
SDR 192 TDI (00000000000000000ddd755c554000000000000000000000);
SDR 192 TDI (0000000000000000055d755c554000000000000000000000);
SDR 192 TDI (0000000000000000055d755c554000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c554000000000000000000000);
! 0221 expect 1b
SDR 192 TDI (00000000000000000ddd755c55c000000000000000000000);
SDR 192 TDI (0000000000000000055d755c55c000000000000000000000);
SDR 192 TDI (0000000000000000055d755c55c000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c55c000000000000000000000);
! 0222 expect 68
SDR 192 TDI (00000000000000000ddd755c574000000000000000000000);
SDR 192 TDI (0000000000000000055d755c574000000000000000000000);
SDR 192 TDI (0000000000000000055d755c574000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c574000000000000000000000);
! 0223 expect 40
SDR 192 TDI (00000000000000000ddd755c57c000000000000000000000);
SDR 192 TDI (0000000000000000055d755c57c000000000000000000000);
SDR 192 TDI (0000000000000000055d755c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c57c000000000000000000000);
! 0224 expect 00
SDR 192 TDI (00000000000000000ddd755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d755c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c5d4000000000000000000000);
! 0225 expect 3c
SDR 192 TDI (00000000000000000ddd755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d755c5dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c5dc000000000000000000000);
! 0226 expect 20
SDR 192 TDI (00000000000000000ddd755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d755c5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c5f4000000000000000000000);
! 0227 expect 68
SDR 192 TDI (00000000000000000ddd755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d755c5fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c5fc000000000000000000000);
! 0228 expect 49
SDR 192 TDI (00000000000000000ddd755c754000000000000000000000);
SDR 192 TDI (0000000000000000055d755c754000000000000000000000);
SDR 192 TDI (0000000000000000055d755c754000000000000000000000) TDO(000000000000000000000000000000000410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c754000000000000000000000);
! 0229 expect 02
SDR 192 TDI (00000000000000000ddd755c75c000000000000000000000);
SDR 192 TDI (0000000000000000055d755c75c000000000000000000000);
SDR 192 TDI (0000000000000000055d755c75c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c75c000000000000000000000);
! 022a expect 3c
SDR 192 TDI (00000000000000000ddd755c774000000000000000000000);
SDR 192 TDI (0000000000000000055d755c774000000000000000000000);
SDR 192 TDI (0000000000000000055d755c774000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c774000000000000000000000);
! 022b expect 30
SDR 192 TDI (00000000000000000ddd755c77c000000000000000000000);
SDR 192 TDI (0000000000000000055d755c77c000000000000000000000);
SDR 192 TDI (0000000000000000055d755c77c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c77c000000000000000000000);
! 022c expect 60
SDR 192 TDI (00000000000000000ddd755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d755c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c7d4000000000000000000000);
! 022d expect 43
SDR 192 TDI (00000000000000000ddd755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d755c7dc000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c7dc000000000000000000000);
! 022e expect 02
SDR 192 TDI (00000000000000000ddd755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d755c7f4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c7f4000000000000000000000);
! 022f expect 3c
SDR 192 TDI (00000000000000000ddd755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d755c7fc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755c7fc000000000000000000000);
! 0230 expect 34
SDR 192 TDI (00000000000000000ddd755cd54000000000000000000000);
SDR 192 TDI (0000000000000000055d755cd54000000000000000000000);
SDR 192 TDI (0000000000000000055d755cd54000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cd54000000000000000000000);
! 0231 expect 40
SDR 192 TDI (00000000000000000ddd755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d755cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cd5c000000000000000000000);
! 0232 expect 43
SDR 192 TDI (00000000000000000ddd755cd74000000000000000000000);
SDR 192 TDI (0000000000000000055d755cd74000000000000000000000);
SDR 192 TDI (0000000000000000055d755cd74000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cd74000000000000000000000);
! 0233 expect 02
SDR 192 TDI (00000000000000000ddd755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d755cd7c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cd7c000000000000000000000);
! 0234 expect 1d
SDR 192 TDI (00000000000000000ddd755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d755cdd4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cdd4000000000000000000000);
! 0235 expect e0
SDR 192 TDI (00000000000000000ddd755cddc000000000000000000000);
SDR 192 TDI (0000000000000000055d755cddc000000000000000000000);
SDR 192 TDI (0000000000000000055d755cddc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cddc000000000000000000000);
! 0236 expect 46
SDR 192 TDI (00000000000000000ddd755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d755cdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cdf4000000000000000000000);
! 0237 expect 3d
SDR 192 TDI (00000000000000000ddd755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d755cdfc000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cdfc000000000000000000000);
! 0238 expect 01
SDR 192 TDI (00000000000000000ddd755cf54000000000000000000000);
SDR 192 TDI (0000000000000000055d755cf54000000000000000000000);
SDR 192 TDI (0000000000000000055d755cf54000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cf54000000000000000000000);
! 0239 expect 48
SDR 192 TDI (00000000000000000ddd755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d755cf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cf5c000000000000000000000);
! 023a expect 40
SDR 192 TDI (00000000000000000ddd755cf74000000000000000000000);
SDR 192 TDI (0000000000000000055d755cf74000000000000000000000);
SDR 192 TDI (0000000000000000055d755cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cf74000000000000000000000);
! 023b expect 00
SDR 192 TDI (00000000000000000ddd755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d755cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cf7c000000000000000000000);
! 023c expect f6
SDR 192 TDI (00000000000000000ddd755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d755cfd4000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cfd4000000000000000000000);
! 023d expect fc
SDR 192 TDI (00000000000000000ddd755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d755cfdc000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cfdc000000000000000000000);
! 023e expect dd
SDR 192 TDI (00000000000000000ddd755cff4000000000000000000000);
SDR 192 TDI (0000000000000000055d755cff4000000000000000000000);
SDR 192 TDI (0000000000000000055d755cff4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cff4000000000000000000000);
! 023f expect e6
SDR 192 TDI (00000000000000000ddd755cffc000000000000000000000);
SDR 192 TDI (0000000000000000055d755cffc000000000000000000000);
SDR 192 TDI (0000000000000000055d755cffc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd755cffc000000000000000000000);
! 0240 expect 44
SDR 192 TDI (00000000000000000ddd7574554000000000000000000000);
SDR 192 TDI (0000000000000000055d7574554000000000000000000000);
SDR 192 TDI (0000000000000000055d7574554000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574554000000000000000000000);
! 0241 expect 4f
SDR 192 TDI (00000000000000000ddd757455c000000000000000000000);
SDR 192 TDI (0000000000000000055d757455c000000000000000000000);
SDR 192 TDI (0000000000000000055d757455c000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757455c000000000000000000000);
! 0242 expect 02
SDR 192 TDI (00000000000000000ddd7574574000000000000000000000);
SDR 192 TDI (0000000000000000055d7574574000000000000000000000);
SDR 192 TDI (0000000000000000055d7574574000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574574000000000000000000000);
! 0243 expect 06
SDR 192 TDI (00000000000000000ddd757457c000000000000000000000);
SDR 192 TDI (0000000000000000055d757457c000000000000000000000);
SDR 192 TDI (0000000000000000055d757457c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757457c000000000000000000000);
! 0244 expect 07
SDR 192 TDI (00000000000000000ddd75745d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75745d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75745d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75745d4000000000000000000000);
! 0245 expect 1d
SDR 192 TDI (00000000000000000ddd75745dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75745dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75745dc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75745dc000000000000000000000);
! 0246 expect 44
SDR 192 TDI (00000000000000000ddd75745f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75745f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75745f4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75745f4000000000000000000000);
! 0247 expect 1d
SDR 192 TDI (00000000000000000ddd75745fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75745fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75745fc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75745fc000000000000000000000);
! 0248 expect 02
SDR 192 TDI (00000000000000000ddd7574754000000000000000000000);
SDR 192 TDI (0000000000000000055d7574754000000000000000000000);
SDR 192 TDI (0000000000000000055d7574754000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574754000000000000000000000);
! 0249 expect eb
SDR 192 TDI (00000000000000000ddd757475c000000000000000000000);
SDR 192 TDI (0000000000000000055d757475c000000000000000000000);
SDR 192 TDI (0000000000000000055d757475c000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757475c000000000000000000000);
! 024a expect f4
SDR 192 TDI (00000000000000000ddd7574774000000000000000000000);
SDR 192 TDI (0000000000000000055d7574774000000000000000000000);
SDR 192 TDI (0000000000000000055d7574774000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574774000000000000000000000);
! 024b expect c7
SDR 192 TDI (00000000000000000ddd757477c000000000000000000000);
SDR 192 TDI (0000000000000000055d757477c000000000000000000000);
SDR 192 TDI (0000000000000000055d757477c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757477c000000000000000000000);
! 024c expect 46
SDR 192 TDI (00000000000000000ddd75747d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75747d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75747d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75747d4000000000000000000000);
! 024d expect 79
SDR 192 TDI (00000000000000000ddd75747dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75747dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75747dc000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75747dc000000000000000000000);
! 024e expect 01
SDR 192 TDI (00000000000000000ddd75747f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75747f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75747f4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75747f4000000000000000000000);
! 024f expect 06
SDR 192 TDI (00000000000000000ddd75747fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75747fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75747fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75747fc000000000000000000000);
! 0250 expect 20
SDR 192 TDI (00000000000000000ddd7574d54000000000000000000000);
SDR 192 TDI (0000000000000000055d7574d54000000000000000000000);
SDR 192 TDI (0000000000000000055d7574d54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574d54000000000000000000000);
! 0251 expect 1d
SDR 192 TDI (00000000000000000ddd7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7574d5c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574d5c000000000000000000000);
! 0252 expect 20
SDR 192 TDI (00000000000000000ddd7574d74000000000000000000000);
SDR 192 TDI (0000000000000000055d7574d74000000000000000000000);
SDR 192 TDI (0000000000000000055d7574d74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574d74000000000000000000000);
! 0253 expect 48
SDR 192 TDI (00000000000000000ddd7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7574d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574d7c000000000000000000000);
! 0254 expect 12
SDR 192 TDI (00000000000000000ddd7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7574dd4000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574dd4000000000000000000000);
! 0255 expect 02
SDR 192 TDI (00000000000000000ddd7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d7574ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574ddc000000000000000000000);
! 0256 expect 18
SDR 192 TDI (00000000000000000ddd7574df4000000000000000000000);
SDR 192 TDI (0000000000000000055d7574df4000000000000000000000);
SDR 192 TDI (0000000000000000055d7574df4000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574df4000000000000000000000);
! 0257 expect 44
SDR 192 TDI (00000000000000000ddd7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d7574dfc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574dfc000000000000000000000);
! 0258 expect 12
SDR 192 TDI (00000000000000000ddd7574f54000000000000000000000);
SDR 192 TDI (0000000000000000055d7574f54000000000000000000000);
SDR 192 TDI (0000000000000000055d7574f54000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574f54000000000000000000000);
! 0259 expect 02
SDR 192 TDI (00000000000000000ddd7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7574f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574f5c000000000000000000000);
! 025a expect 46
SDR 192 TDI (00000000000000000ddd7574f74000000000000000000000);
SDR 192 TDI (0000000000000000055d7574f74000000000000000000000);
SDR 192 TDI (0000000000000000055d7574f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574f74000000000000000000000);
! 025b expect 69
SDR 192 TDI (00000000000000000ddd7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7574f7c000000000000000000000) TDO(000000000000000000000000000000000410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574f7c000000000000000000000);
! 025c expect 01
SDR 192 TDI (00000000000000000ddd7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7574fd4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574fd4000000000000000000000);
! 025d expect 48
SDR 192 TDI (00000000000000000ddd7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d7574fdc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574fdc000000000000000000000);
! 025e expect 40
SDR 192 TDI (00000000000000000ddd7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d7574ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574ff4000000000000000000000);
! 025f expect 00
SDR 192 TDI (00000000000000000ddd7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d7574ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7574ffc000000000000000000000);
! 0260 expect 2e
SDR 192 TDI (00000000000000000ddd757c554000000000000000000000);
SDR 192 TDI (0000000000000000055d757c554000000000000000000000);
SDR 192 TDI (0000000000000000055d757c554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c554000000000000000000000);
! 0261 expect 02
SDR 192 TDI (00000000000000000ddd757c55c000000000000000000000);
SDR 192 TDI (0000000000000000055d757c55c000000000000000000000);
SDR 192 TDI (0000000000000000055d757c55c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c55c000000000000000000000);
! 0262 expect 36
SDR 192 TDI (00000000000000000ddd757c574000000000000000000000);
SDR 192 TDI (0000000000000000055d757c574000000000000000000000);
SDR 192 TDI (0000000000000000055d757c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c574000000000000000000000);
! 0263 expect e4
SDR 192 TDI (00000000000000000ddd757c57c000000000000000000000);
SDR 192 TDI (0000000000000000055d757c57c000000000000000000000);
SDR 192 TDI (0000000000000000055d757c57c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c57c000000000000000000000);
! 0264 expect 0d
SDR 192 TDI (00000000000000000ddd757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d757c5d4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c5d4000000000000000000000);
! 0265 expect c3
SDR 192 TDI (00000000000000000ddd757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d757c5dc000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c5dc000000000000000000000);
! 0266 expect 46
SDR 192 TDI (00000000000000000ddd757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d757c5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c5f4000000000000000000000);
! 0267 expect 79
SDR 192 TDI (00000000000000000ddd757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d757c5fc000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c5fc000000000000000000000);
! 0268 expect 01
SDR 192 TDI (00000000000000000ddd757c754000000000000000000000);
SDR 192 TDI (0000000000000000055d757c754000000000000000000000);
SDR 192 TDI (0000000000000000055d757c754000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c754000000000000000000000);
! 0269 expect 06
SDR 192 TDI (00000000000000000ddd757c75c000000000000000000000);
SDR 192 TDI (0000000000000000055d757c75c000000000000000000000);
SDR 192 TDI (0000000000000000055d757c75c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c75c000000000000000000000);
! 026a expect 3a
SDR 192 TDI (00000000000000000ddd757c774000000000000000000000);
SDR 192 TDI (0000000000000000055d757c774000000000000000000000);
SDR 192 TDI (0000000000000000055d757c774000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c774000000000000000000000);
! 026b expect 1d
SDR 192 TDI (00000000000000000ddd757c77c000000000000000000000);
SDR 192 TDI (0000000000000000055d757c77c000000000000000000000);
SDR 192 TDI (0000000000000000055d757c77c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c77c000000000000000000000);
! 026c expect c4
SDR 192 TDI (00000000000000000ddd757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d757c7d4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c7d4000000000000000000000);
! 026d expect 46
SDR 192 TDI (00000000000000000ddd757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d757c7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c7dc000000000000000000000);
! 026e expect 79
SDR 192 TDI (00000000000000000ddd757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d757c7f4000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c7f4000000000000000000000);
! 026f expect 01
SDR 192 TDI (00000000000000000ddd757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d757c7fc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757c7fc000000000000000000000);
! 0270 expect 16
SDR 192 TDI (00000000000000000ddd757cd54000000000000000000000);
SDR 192 TDI (0000000000000000055d757cd54000000000000000000000);
SDR 192 TDI (0000000000000000055d757cd54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cd54000000000000000000000);
! 0271 expect 08
SDR 192 TDI (00000000000000000ddd757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d757cd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cd5c000000000000000000000);
! 0272 expect 06
SDR 192 TDI (00000000000000000ddd757cd74000000000000000000000);
SDR 192 TDI (0000000000000000055d757cd74000000000000000000000);
SDR 192 TDI (0000000000000000055d757cd74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cd74000000000000000000000);
! 0273 expect 20
SDR 192 TDI (00000000000000000ddd757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d757cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cd7c000000000000000000000);
! 0274 expect 1d
SDR 192 TDI (00000000000000000ddd757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d757cdd4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cdd4000000000000000000000);
! 0275 expect eb
SDR 192 TDI (00000000000000000ddd757cddc000000000000000000000);
SDR 192 TDI (0000000000000000055d757cddc000000000000000000000);
SDR 192 TDI (0000000000000000055d757cddc000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cddc000000000000000000000);
! 0276 expect f4
SDR 192 TDI (00000000000000000ddd757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d757cdf4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cdf4000000000000000000000);
! 0277 expect c7
SDR 192 TDI (00000000000000000ddd757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d757cdfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cdfc000000000000000000000);
! 0278 expect 46
SDR 192 TDI (00000000000000000ddd757cf54000000000000000000000);
SDR 192 TDI (0000000000000000055d757cf54000000000000000000000);
SDR 192 TDI (0000000000000000055d757cf54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cf54000000000000000000000);
! 0279 expect 79
SDR 192 TDI (00000000000000000ddd757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d757cf5c000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cf5c000000000000000000000);
! 027a expect 01
SDR 192 TDI (00000000000000000ddd757cf74000000000000000000000);
SDR 192 TDI (0000000000000000055d757cf74000000000000000000000);
SDR 192 TDI (0000000000000000055d757cf74000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cf74000000000000000000000);
! 027b expect 20
SDR 192 TDI (00000000000000000ddd757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d757cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cf7c000000000000000000000);
! 027c expect 48
SDR 192 TDI (00000000000000000ddd757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d757cfd4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cfd4000000000000000000000);
! 027d expect 80
SDR 192 TDI (00000000000000000ddd757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d757cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cfdc000000000000000000000);
! 027e expect 02
SDR 192 TDI (00000000000000000ddd757cff4000000000000000000000);
SDR 192 TDI (0000000000000000055d757cff4000000000000000000000);
SDR 192 TDI (0000000000000000055d757cff4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cff4000000000000000000000);
! 027f expect 18
SDR 192 TDI (00000000000000000ddd757cffc000000000000000000000);
SDR 192 TDI (0000000000000000055d757cffc000000000000000000000);
SDR 192 TDI (0000000000000000055d757cffc000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd757cffc000000000000000000000);
! 0280 expect 11
SDR 192 TDI (00000000000000000ddd75d4554000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4554000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4554000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4554000000000000000000000);
! 0281 expect 48
SDR 192 TDI (00000000000000000ddd75d455c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d455c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d455c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d455c000000000000000000000);
! 0282 expect 72
SDR 192 TDI (00000000000000000ddd75d4574000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4574000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4574000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4574000000000000000000000);
! 0283 expect 02
SDR 192 TDI (00000000000000000ddd75d457c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d457c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d457c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d457c000000000000000000000);
! 0284 expect 25
SDR 192 TDI (00000000000000000ddd75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d45d4000000000000000000000) TDO(000000000000000000000000000000000110000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d45d4000000000000000000000);
! 0285 expect 2e
SDR 192 TDI (00000000000000000ddd75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d45dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d45dc000000000000000000000);
! 0286 expect 03
SDR 192 TDI (00000000000000000ddd75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d45f4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d45f4000000000000000000000);
! 0287 expect 36
SDR 192 TDI (00000000000000000ddd75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d45fc000000000000000000000);
! 0288 expect 08
SDR 192 TDI (00000000000000000ddd75d4754000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4754000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4754000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4754000000000000000000000);
! 0289 expect 3c
SDR 192 TDI (00000000000000000ddd75d475c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d475c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d475c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d475c000000000000000000000);
! 028a expect 0d
SDR 192 TDI (00000000000000000ddd75d4774000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4774000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4774000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4774000000000000000000000);
! 028b expect 68
SDR 192 TDI (00000000000000000ddd75d477c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d477c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d477c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d477c000000000000000000000);
! 028c expect 64
SDR 192 TDI (00000000000000000ddd75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d47d4000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d47d4000000000000000000000);
! 028d expect 02
SDR 192 TDI (00000000000000000ddd75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d47dc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d47dc000000000000000000000);
! 028e expect 3c
SDR 192 TDI (00000000000000000ddd75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d47f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d47f4000000000000000000000);
! 028f expect 1b
SDR 192 TDI (00000000000000000ddd75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d47fc000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d47fc000000000000000000000);
! 0290 expect 68
SDR 192 TDI (00000000000000000ddd75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4d54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4d54000000000000000000000);
! 0291 expect 40
SDR 192 TDI (00000000000000000ddd75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4d5c000000000000000000000);
! 0292 expect 00
SDR 192 TDI (00000000000000000ddd75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4d74000000000000000000000);
! 0293 expect 06
SDR 192 TDI (00000000000000000ddd75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4d7c000000000000000000000);
! 0294 expect 07
SDR 192 TDI (00000000000000000ddd75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4dd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4dd4000000000000000000000);
! 0295 expect 1d
SDR 192 TDI (00000000000000000ddd75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4ddc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4ddc000000000000000000000);
! 0296 expect 44
SDR 192 TDI (00000000000000000ddd75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4df4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4df4000000000000000000000);
! 0297 expect 84
SDR 192 TDI (00000000000000000ddd75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4dfc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4dfc000000000000000000000);
! 0298 expect 02
SDR 192 TDI (00000000000000000ddd75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4f54000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4f54000000000000000000000);
! 0299 expect 0d
SDR 192 TDI (00000000000000000ddd75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4f5c000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4f5c000000000000000000000);
! 029a expect 0a
SDR 192 TDI (00000000000000000ddd75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4f74000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4f74000000000000000000000);
! 029b expect 66
SDR 192 TDI (00000000000000000ddd75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4f7c000000000000000000000);
! 029c expect 61
SDR 192 TDI (00000000000000000ddd75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4fd4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4fd4000000000000000000000);
! 029d expect 74
SDR 192 TDI (00000000000000000ddd75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4fdc000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4fdc000000000000000000000);
! 029e expect 38
SDR 192 TDI (00000000000000000ddd75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4ff4000000000000000000000) TDO(000000000000000000000000000000001400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4ff4000000000000000000000);
! 029f expect 20
SDR 192 TDI (00000000000000000ddd75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d75d4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75d4ffc000000000000000000000);
! 02a0 expect 6d
SDR 192 TDI (00000000000000000ddd75dc554000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc554000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc554000000000000000000000) TDO(000000000000000000000000000000000510000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc554000000000000000000000);
! 02a1 expect 6f
SDR 192 TDI (00000000000000000ddd75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc55c000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc55c000000000000000000000);
! 02a2 expect 6e
SDR 192 TDI (00000000000000000ddd75dc574000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc574000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc574000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc574000000000000000000000);
! 02a3 expect 69
SDR 192 TDI (00000000000000000ddd75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc57c000000000000000000000) TDO(000000000000000000000000000000000410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc57c000000000000000000000);
! 02a4 expect 74
SDR 192 TDI (00000000000000000ddd75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc5d4000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc5d4000000000000000000000);
! 02a5 expect 6f
SDR 192 TDI (00000000000000000ddd75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc5dc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc5dc000000000000000000000);
! 02a6 expect 72
SDR 192 TDI (00000000000000000ddd75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc5f4000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc5f4000000000000000000000);
! 02a7 expect 2e
SDR 192 TDI (00000000000000000ddd75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc5fc000000000000000000000);
! 02a8 expect 20
SDR 192 TDI (00000000000000000ddd75dc754000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc754000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc754000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc754000000000000000000000);
! 02a9 expect 3f
SDR 192 TDI (00000000000000000ddd75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc75c000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc75c000000000000000000000);
! 02aa expect 20
SDR 192 TDI (00000000000000000ddd75dc774000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc774000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc774000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc774000000000000000000000);
! 02ab expect 66
SDR 192 TDI (00000000000000000ddd75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc77c000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc77c000000000000000000000);
! 02ac expect 6f
SDR 192 TDI (00000000000000000ddd75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc7d4000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc7d4000000000000000000000);
! 02ad expect 72
SDR 192 TDI (00000000000000000ddd75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc7dc000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc7dc000000000000000000000);
! 02ae expect 20
SDR 192 TDI (00000000000000000ddd75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc7f4000000000000000000000);
! 02af expect 68
SDR 192 TDI (00000000000000000ddd75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dc7fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dc7fc000000000000000000000);
! 02b0 expect 65
SDR 192 TDI (00000000000000000ddd75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcd54000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcd54000000000000000000000);
! 02b1 expect 6c
SDR 192 TDI (00000000000000000ddd75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcd5c000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcd5c000000000000000000000);
! 02b2 expect 70
SDR 192 TDI (00000000000000000ddd75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcd74000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcd74000000000000000000000);
! 02b3 expect 2e
SDR 192 TDI (00000000000000000ddd75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcd7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcd7c000000000000000000000);
! 02b4 expect 20
SDR 192 TDI (00000000000000000ddd75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcdd4000000000000000000000);
! 02b5 expect 45
SDR 192 TDI (00000000000000000ddd75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcddc000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcddc000000000000000000000);
! 02b6 expect 73
SDR 192 TDI (00000000000000000ddd75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcdf4000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcdf4000000000000000000000);
! 02b7 expect 63
SDR 192 TDI (00000000000000000ddd75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcdfc000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcdfc000000000000000000000);
! 02b8 expect 20
SDR 192 TDI (00000000000000000ddd75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcf54000000000000000000000);
! 02b9 expect 74
SDR 192 TDI (00000000000000000ddd75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcf5c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcf5c000000000000000000000);
! 02ba expect 6f
SDR 192 TDI (00000000000000000ddd75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcf74000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcf74000000000000000000000);
! 02bb expect 20
SDR 192 TDI (00000000000000000ddd75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcf7c000000000000000000000);
! 02bc expect 63
SDR 192 TDI (00000000000000000ddd75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcfd4000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcfd4000000000000000000000);
! 02bd expect 61
SDR 192 TDI (00000000000000000ddd75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcfdc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcfdc000000000000000000000);
! 02be expect 6e
SDR 192 TDI (00000000000000000ddd75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcff4000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcff4000000000000000000000);
! 02bf expect 63
SDR 192 TDI (00000000000000000ddd75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055d75dcffc000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75dcffc000000000000000000000);
! 02c0 expect 65
SDR 192 TDI (00000000000000000ddd75f4554000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4554000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4554000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4554000000000000000000000);
! 02c1 expect 6c
SDR 192 TDI (00000000000000000ddd75f455c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f455c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f455c000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f455c000000000000000000000);
! 02c2 expect 2e
SDR 192 TDI (00000000000000000ddd75f4574000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4574000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4574000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4574000000000000000000000);
! 02c3 expect 0d
SDR 192 TDI (00000000000000000ddd75f457c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f457c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f457c000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f457c000000000000000000000);
! 02c4 expect 0a
SDR 192 TDI (00000000000000000ddd75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f45d4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f45d4000000000000000000000);
! 02c5 expect 00
SDR 192 TDI (00000000000000000ddd75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f45dc000000000000000000000);
! 02c6 expect 0d
SDR 192 TDI (00000000000000000ddd75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f45f4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f45f4000000000000000000000);
! 02c7 expect 0a
SDR 192 TDI (00000000000000000ddd75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f45fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f45fc000000000000000000000);
! 02c8 expect 66
SDR 192 TDI (00000000000000000ddd75f4754000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4754000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4754000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4754000000000000000000000);
! 02c9 expect 61
SDR 192 TDI (00000000000000000ddd75f475c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f475c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f475c000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f475c000000000000000000000);
! 02ca expect 74
SDR 192 TDI (00000000000000000ddd75f4774000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4774000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4774000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4774000000000000000000000);
! 02cb expect 38
SDR 192 TDI (00000000000000000ddd75f477c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f477c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f477c000000000000000000000) TDO(000000000000000000000000000000001400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f477c000000000000000000000);
! 02cc expect 3e
SDR 192 TDI (00000000000000000ddd75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f47d4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f47d4000000000000000000000);
! 02cd expect 20
SDR 192 TDI (00000000000000000ddd75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f47dc000000000000000000000);
! 02ce expect 00
SDR 192 TDI (00000000000000000ddd75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f47f4000000000000000000000);
! 02cf expect 07
SDR 192 TDI (00000000000000000ddd75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f47fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f47fc000000000000000000000);
! 02d0 expect 20
SDR 192 TDI (00000000000000000ddd75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4d54000000000000000000000);
! 02d1 expect 3f
SDR 192 TDI (00000000000000000ddd75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4d5c000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4d5c000000000000000000000);
! 02d2 expect 3f
SDR 192 TDI (00000000000000000ddd75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4d74000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4d74000000000000000000000);
! 02d3 expect 00
SDR 192 TDI (00000000000000000ddd75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4d7c000000000000000000000);
! 02d4 expect 20
SDR 192 TDI (00000000000000000ddd75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4dd4000000000000000000000);
! 02d5 expect 5f
SDR 192 TDI (00000000000000000ddd75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4ddc000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4ddc000000000000000000000);
! 02d6 expect 5f
SDR 192 TDI (00000000000000000ddd75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4df4000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4df4000000000000000000000);
! 02d7 expect 5f
SDR 192 TDI (00000000000000000ddd75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4dfc000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4dfc000000000000000000000);
! 02d8 expect 3a
SDR 192 TDI (00000000000000000ddd75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4f54000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4f54000000000000000000000);
! 02d9 expect 5f
SDR 192 TDI (00000000000000000ddd75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4f5c000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4f5c000000000000000000000);
! 02da expect 5f
SDR 192 TDI (00000000000000000ddd75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4f74000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4f74000000000000000000000);
! 02db expect 5f
SDR 192 TDI (00000000000000000ddd75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4f7c000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4f7c000000000000000000000);
! 02dc expect 08
SDR 192 TDI (00000000000000000ddd75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4fd4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4fd4000000000000000000000);
! 02dd expect 08
SDR 192 TDI (00000000000000000ddd75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4fdc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4fdc000000000000000000000);
! 02de expect 08
SDR 192 TDI (00000000000000000ddd75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4ff4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4ff4000000000000000000000);
! 02df expect 08
SDR 192 TDI (00000000000000000ddd75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d75f4ffc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75f4ffc000000000000000000000);
! 02e0 expect 08
SDR 192 TDI (00000000000000000ddd75fc554000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc554000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc554000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc554000000000000000000000);
! 02e1 expect 08
SDR 192 TDI (00000000000000000ddd75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc55c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc55c000000000000000000000);
! 02e2 expect 08
SDR 192 TDI (00000000000000000ddd75fc574000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc574000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc574000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc574000000000000000000000);
! 02e3 expect 00
SDR 192 TDI (00000000000000000ddd75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc57c000000000000000000000);
! 02e4 expect 20
SDR 192 TDI (00000000000000000ddd75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc5d4000000000000000000000);
! 02e5 expect 3c
SDR 192 TDI (00000000000000000ddd75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc5dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc5dc000000000000000000000);
! 02e6 expect 45
SDR 192 TDI (00000000000000000ddd75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc5f4000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc5f4000000000000000000000);
! 02e7 expect 6e
SDR 192 TDI (00000000000000000ddd75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc5fc000000000000000000000);
! 02e8 expect 74
SDR 192 TDI (00000000000000000ddd75fc754000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc754000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc754000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc754000000000000000000000);
! 02e9 expect 65
SDR 192 TDI (00000000000000000ddd75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc75c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc75c000000000000000000000);
! 02ea expect 72
SDR 192 TDI (00000000000000000ddd75fc774000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc774000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc774000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc774000000000000000000000);
! 02eb expect 3e
SDR 192 TDI (00000000000000000ddd75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc77c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc77c000000000000000000000);
! 02ec expect 20
SDR 192 TDI (00000000000000000ddd75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc7d4000000000000000000000);
! 02ed expect 66
SDR 192 TDI (00000000000000000ddd75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc7dc000000000000000000000);
! 02ee expect 6f
SDR 192 TDI (00000000000000000ddd75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc7f4000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc7f4000000000000000000000);
! 02ef expect 72
SDR 192 TDI (00000000000000000ddd75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fc7fc000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fc7fc000000000000000000000);
! 02f0 expect 20
SDR 192 TDI (00000000000000000ddd75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcd54000000000000000000000);
! 02f1 expect 6e
SDR 192 TDI (00000000000000000ddd75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcd5c000000000000000000000);
! 02f2 expect 65
SDR 192 TDI (00000000000000000ddd75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcd74000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcd74000000000000000000000);
! 02f3 expect 78
SDR 192 TDI (00000000000000000ddd75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcd7c000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcd7c000000000000000000000);
! 02f4 expect 74
SDR 192 TDI (00000000000000000ddd75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcdd4000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcdd4000000000000000000000);
! 02f5 expect 20
SDR 192 TDI (00000000000000000ddd75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcddc000000000000000000000);
! 02f6 expect 6c
SDR 192 TDI (00000000000000000ddd75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcdf4000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcdf4000000000000000000000);
! 02f7 expect 69
SDR 192 TDI (00000000000000000ddd75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcdfc000000000000000000000) TDO(000000000000000000000000000000000410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcdfc000000000000000000000);
! 02f8 expect 6e
SDR 192 TDI (00000000000000000ddd75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcf54000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcf54000000000000000000000);
! 02f9 expect 65
SDR 192 TDI (00000000000000000ddd75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcf5c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcf5c000000000000000000000);
! 02fa expect 2c
SDR 192 TDI (00000000000000000ddd75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcf74000000000000000000000) TDO(000000000000000000000000000000000500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcf74000000000000000000000);
! 02fb expect 20
SDR 192 TDI (00000000000000000ddd75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcf7c000000000000000000000);
! 02fc expect 3c
SDR 192 TDI (00000000000000000ddd75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcfd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcfd4000000000000000000000);
! 02fd expect 45
SDR 192 TDI (00000000000000000ddd75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcfdc000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcfdc000000000000000000000);
! 02fe expect 73
SDR 192 TDI (00000000000000000ddd75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcff4000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcff4000000000000000000000);
! 02ff expect 63
SDR 192 TDI (00000000000000000ddd75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055d75fcffc000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd75fcffc000000000000000000000);
! 0300 expect 3e
SDR 192 TDI (00000000000000000ddf7554554000000000000000000000);
SDR 192 TDI (0000000000000000055f7554554000000000000000000000);
SDR 192 TDI (0000000000000000055f7554554000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554554000000000000000000000);
! 0301 expect 20
SDR 192 TDI (00000000000000000ddf755455c000000000000000000000);
SDR 192 TDI (0000000000000000055f755455c000000000000000000000);
SDR 192 TDI (0000000000000000055f755455c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755455c000000000000000000000);
! 0302 expect 74
SDR 192 TDI (00000000000000000ddf7554574000000000000000000000);
SDR 192 TDI (0000000000000000055f7554574000000000000000000000);
SDR 192 TDI (0000000000000000055f7554574000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554574000000000000000000000);
! 0303 expect 6f
SDR 192 TDI (00000000000000000ddf755457c000000000000000000000);
SDR 192 TDI (0000000000000000055f755457c000000000000000000000);
SDR 192 TDI (0000000000000000055f755457c000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755457c000000000000000000000);
! 0304 expect 20
SDR 192 TDI (00000000000000000ddf75545d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75545d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75545d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75545d4000000000000000000000);
! 0305 expect 65
SDR 192 TDI (00000000000000000ddf75545dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75545dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75545dc000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75545dc000000000000000000000);
! 0306 expect 6e
SDR 192 TDI (00000000000000000ddf75545f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75545f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75545f4000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75545f4000000000000000000000);
! 0307 expect 64
SDR 192 TDI (00000000000000000ddf75545fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75545fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75545fc000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75545fc000000000000000000000);
! 0308 expect 0d
SDR 192 TDI (00000000000000000ddf7554754000000000000000000000);
SDR 192 TDI (0000000000000000055f7554754000000000000000000000);
SDR 192 TDI (0000000000000000055f7554754000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554754000000000000000000000);
! 0309 expect 0a
SDR 192 TDI (00000000000000000ddf755475c000000000000000000000);
SDR 192 TDI (0000000000000000055f755475c000000000000000000000);
SDR 192 TDI (0000000000000000055f755475c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755475c000000000000000000000);
! 030a expect 00
SDR 192 TDI (00000000000000000ddf7554774000000000000000000000);
SDR 192 TDI (0000000000000000055f7554774000000000000000000000);
SDR 192 TDI (0000000000000000055f7554774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554774000000000000000000000);
! 030b expect 20
SDR 192 TDI (00000000000000000ddf755477c000000000000000000000);
SDR 192 TDI (0000000000000000055f755477c000000000000000000000);
SDR 192 TDI (0000000000000000055f755477c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755477c000000000000000000000);
! 030c expect 5f
SDR 192 TDI (00000000000000000ddf75547d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75547d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75547d4000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75547d4000000000000000000000);
! 030d expect 08
SDR 192 TDI (00000000000000000ddf75547dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75547dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75547dc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75547dc000000000000000000000);
! 030e expect 00
SDR 192 TDI (00000000000000000ddf75547f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75547f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75547f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75547f4000000000000000000000);
! 030f expect 20
SDR 192 TDI (00000000000000000ddf75547fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75547fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75547fc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75547fc000000000000000000000);
! 0310 expect 5f
SDR 192 TDI (00000000000000000ddf7554d54000000000000000000000);
SDR 192 TDI (0000000000000000055f7554d54000000000000000000000);
SDR 192 TDI (0000000000000000055f7554d54000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554d54000000000000000000000);
! 0311 expect 5f
SDR 192 TDI (00000000000000000ddf7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7554d5c000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554d5c000000000000000000000);
! 0312 expect 5f
SDR 192 TDI (00000000000000000ddf7554d74000000000000000000000);
SDR 192 TDI (0000000000000000055f7554d74000000000000000000000);
SDR 192 TDI (0000000000000000055f7554d74000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554d74000000000000000000000);
! 0313 expect 08
SDR 192 TDI (00000000000000000ddf7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7554d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554d7c000000000000000000000);
! 0314 expect 08
SDR 192 TDI (00000000000000000ddf7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7554dd4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554dd4000000000000000000000);
! 0315 expect 08
SDR 192 TDI (00000000000000000ddf7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f7554ddc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554ddc000000000000000000000);
! 0316 expect 00
SDR 192 TDI (00000000000000000ddf7554df4000000000000000000000);
SDR 192 TDI (0000000000000000055f7554df4000000000000000000000);
SDR 192 TDI (0000000000000000055f7554df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554df4000000000000000000000);
! 0317 expect 0d
SDR 192 TDI (00000000000000000ddf7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f7554dfc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554dfc000000000000000000000);
! 0318 expect 0a
SDR 192 TDI (00000000000000000ddf7554f54000000000000000000000);
SDR 192 TDI (0000000000000000055f7554f54000000000000000000000);
SDR 192 TDI (0000000000000000055f7554f54000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554f54000000000000000000000);
! 0319 expect 50
SDR 192 TDI (00000000000000000ddf7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7554f5c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554f5c000000000000000000000);
! 031a expect 20
SDR 192 TDI (00000000000000000ddf7554f74000000000000000000000);
SDR 192 TDI (0000000000000000055f7554f74000000000000000000000);
SDR 192 TDI (0000000000000000055f7554f74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554f74000000000000000000000);
! 031b expect 61
SDR 192 TDI (00000000000000000ddf7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7554f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554f7c000000000000000000000);
! 031c expect 61
SDR 192 TDI (00000000000000000ddf7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7554fd4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554fd4000000000000000000000);
! 031d expect 61
SDR 192 TDI (00000000000000000ddf7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f7554fdc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554fdc000000000000000000000);
! 031e expect 3a
SDR 192 TDI (00000000000000000ddf7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f7554ff4000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554ff4000000000000000000000);
! 031f expect 61
SDR 192 TDI (00000000000000000ddf7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f7554ffc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7554ffc000000000000000000000);
! 0320 expect 61
SDR 192 TDI (00000000000000000ddf755c554000000000000000000000);
SDR 192 TDI (0000000000000000055f755c554000000000000000000000);
SDR 192 TDI (0000000000000000055f755c554000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c554000000000000000000000);
! 0321 expect 61
SDR 192 TDI (00000000000000000ddf755c55c000000000000000000000);
SDR 192 TDI (0000000000000000055f755c55c000000000000000000000);
SDR 192 TDI (0000000000000000055f755c55c000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c55c000000000000000000000);
! 0322 expect 20
SDR 192 TDI (00000000000000000ddf755c574000000000000000000000);
SDR 192 TDI (0000000000000000055f755c574000000000000000000000);
SDR 192 TDI (0000000000000000055f755c574000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c574000000000000000000000);
! 0323 expect 20
SDR 192 TDI (00000000000000000ddf755c57c000000000000000000000);
SDR 192 TDI (0000000000000000055f755c57c000000000000000000000);
SDR 192 TDI (0000000000000000055f755c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c57c000000000000000000000);
! 0324 expect 7c
SDR 192 TDI (00000000000000000ddf755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f755c5d4000000000000000000000) TDO(000000000000000000000000000000001500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c5d4000000000000000000000);
! 0325 expect 20
SDR 192 TDI (00000000000000000ddf755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f755c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c5dc000000000000000000000);
! 0326 expect 70
SDR 192 TDI (00000000000000000ddf755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f755c5f4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c5f4000000000000000000000);
! 0327 expect 72
SDR 192 TDI (00000000000000000ddf755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f755c5fc000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c5fc000000000000000000000);
! 0328 expect 69
SDR 192 TDI (00000000000000000ddf755c754000000000000000000000);
SDR 192 TDI (0000000000000000055f755c754000000000000000000000);
SDR 192 TDI (0000000000000000055f755c754000000000000000000000) TDO(000000000000000000000000000000000410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c754000000000000000000000);
! 0329 expect 6e
SDR 192 TDI (00000000000000000ddf755c75c000000000000000000000);
SDR 192 TDI (0000000000000000055f755c75c000000000000000000000);
SDR 192 TDI (0000000000000000055f755c75c000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c75c000000000000000000000);
! 032a expect 74
SDR 192 TDI (00000000000000000ddf755c774000000000000000000000);
SDR 192 TDI (0000000000000000055f755c774000000000000000000000);
SDR 192 TDI (0000000000000000055f755c774000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c774000000000000000000000);
! 032b expect 20
SDR 192 TDI (00000000000000000ddf755c77c000000000000000000000);
SDR 192 TDI (0000000000000000055f755c77c000000000000000000000);
SDR 192 TDI (0000000000000000055f755c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c77c000000000000000000000);
! 032c expect 38
SDR 192 TDI (00000000000000000ddf755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f755c7d4000000000000000000000) TDO(000000000000000000000000000000001400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c7d4000000000000000000000);
! 032d expect 20
SDR 192 TDI (00000000000000000ddf755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f755c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c7dc000000000000000000000);
! 032e expect 62
SDR 192 TDI (00000000000000000ddf755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f755c7f4000000000000000000000) TDO(000000000000000000000000000000000040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c7f4000000000000000000000);
! 032f expect 79
SDR 192 TDI (00000000000000000ddf755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f755c7fc000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755c7fc000000000000000000000);
! 0330 expect 74
SDR 192 TDI (00000000000000000ddf755cd54000000000000000000000);
SDR 192 TDI (0000000000000000055f755cd54000000000000000000000);
SDR 192 TDI (0000000000000000055f755cd54000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cd54000000000000000000000);
! 0331 expect 65
SDR 192 TDI (00000000000000000ddf755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f755cd5c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cd5c000000000000000000000);
! 0332 expect 73
SDR 192 TDI (00000000000000000ddf755cd74000000000000000000000);
SDR 192 TDI (0000000000000000055f755cd74000000000000000000000);
SDR 192 TDI (0000000000000000055f755cd74000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cd74000000000000000000000);
! 0333 expect 2c
SDR 192 TDI (00000000000000000ddf755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f755cd7c000000000000000000000) TDO(000000000000000000000000000000000500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cd7c000000000000000000000);
! 0334 expect 20
SDR 192 TDI (00000000000000000ddf755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f755cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cdd4000000000000000000000);
! 0335 expect 3c
SDR 192 TDI (00000000000000000ddf755cddc000000000000000000000);
SDR 192 TDI (0000000000000000055f755cddc000000000000000000000);
SDR 192 TDI (0000000000000000055f755cddc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cddc000000000000000000000);
! 0336 expect 45
SDR 192 TDI (00000000000000000ddf755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f755cdf4000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cdf4000000000000000000000);
! 0337 expect 6e
SDR 192 TDI (00000000000000000ddf755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f755cdfc000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cdfc000000000000000000000);
! 0338 expect 74
SDR 192 TDI (00000000000000000ddf755cf54000000000000000000000);
SDR 192 TDI (0000000000000000055f755cf54000000000000000000000);
SDR 192 TDI (0000000000000000055f755cf54000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cf54000000000000000000000);
! 0339 expect 65
SDR 192 TDI (00000000000000000ddf755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f755cf5c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cf5c000000000000000000000);
! 033a expect 72
SDR 192 TDI (00000000000000000ddf755cf74000000000000000000000);
SDR 192 TDI (0000000000000000055f755cf74000000000000000000000);
SDR 192 TDI (0000000000000000055f755cf74000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cf74000000000000000000000);
! 033b expect 3e
SDR 192 TDI (00000000000000000ddf755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f755cf7c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cf7c000000000000000000000);
! 033c expect 2f
SDR 192 TDI (00000000000000000ddf755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f755cfd4000000000000000000000) TDO(000000000000000000000000000000000550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cfd4000000000000000000000);
! 033d expect 3c
SDR 192 TDI (00000000000000000ddf755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f755cfdc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cfdc000000000000000000000);
! 033e expect 45
SDR 192 TDI (00000000000000000ddf755cff4000000000000000000000);
SDR 192 TDI (0000000000000000055f755cff4000000000000000000000);
SDR 192 TDI (0000000000000000055f755cff4000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cff4000000000000000000000);
! 033f expect 73
SDR 192 TDI (00000000000000000ddf755cffc000000000000000000000);
SDR 192 TDI (0000000000000000055f755cffc000000000000000000000);
SDR 192 TDI (0000000000000000055f755cffc000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf755cffc000000000000000000000);
! 0340 expect 63
SDR 192 TDI (00000000000000000ddf7574554000000000000000000000);
SDR 192 TDI (0000000000000000055f7574554000000000000000000000);
SDR 192 TDI (0000000000000000055f7574554000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574554000000000000000000000);
! 0341 expect 3e
SDR 192 TDI (00000000000000000ddf757455c000000000000000000000);
SDR 192 TDI (0000000000000000055f757455c000000000000000000000);
SDR 192 TDI (0000000000000000055f757455c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757455c000000000000000000000);
! 0342 expect 0d
SDR 192 TDI (00000000000000000ddf7574574000000000000000000000);
SDR 192 TDI (0000000000000000055f7574574000000000000000000000);
SDR 192 TDI (0000000000000000055f7574574000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574574000000000000000000000);
! 0343 expect 0a
SDR 192 TDI (00000000000000000ddf757457c000000000000000000000);
SDR 192 TDI (0000000000000000055f757457c000000000000000000000);
SDR 192 TDI (0000000000000000055f757457c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757457c000000000000000000000);
! 0344 expect 45
SDR 192 TDI (00000000000000000ddf75745d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75745d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75745d4000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75745d4000000000000000000000);
! 0345 expect 20
SDR 192 TDI (00000000000000000ddf75745dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75745dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75745dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75745dc000000000000000000000);
! 0346 expect 61
SDR 192 TDI (00000000000000000ddf75745f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75745f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75745f4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75745f4000000000000000000000);
! 0347 expect 61
SDR 192 TDI (00000000000000000ddf75745fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75745fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75745fc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75745fc000000000000000000000);
! 0348 expect 61
SDR 192 TDI (00000000000000000ddf7574754000000000000000000000);
SDR 192 TDI (0000000000000000055f7574754000000000000000000000);
SDR 192 TDI (0000000000000000055f7574754000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574754000000000000000000000);
! 0349 expect 3a
SDR 192 TDI (00000000000000000ddf757475c000000000000000000000);
SDR 192 TDI (0000000000000000055f757475c000000000000000000000);
SDR 192 TDI (0000000000000000055f757475c000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757475c000000000000000000000);
! 034a expect 61
SDR 192 TDI (00000000000000000ddf7574774000000000000000000000);
SDR 192 TDI (0000000000000000055f7574774000000000000000000000);
SDR 192 TDI (0000000000000000055f7574774000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574774000000000000000000000);
! 034b expect 61
SDR 192 TDI (00000000000000000ddf757477c000000000000000000000);
SDR 192 TDI (0000000000000000055f757477c000000000000000000000);
SDR 192 TDI (0000000000000000055f757477c000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757477c000000000000000000000);
! 034c expect 61
SDR 192 TDI (00000000000000000ddf75747d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75747d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75747d4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75747d4000000000000000000000);
! 034d expect 20
SDR 192 TDI (00000000000000000ddf75747dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75747dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75747dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75747dc000000000000000000000);
! 034e expect 20
SDR 192 TDI (00000000000000000ddf75747f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75747f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75747f4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75747f4000000000000000000000);
! 034f expect 7c
SDR 192 TDI (00000000000000000ddf75747fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75747fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75747fc000000000000000000000) TDO(000000000000000000000000000000001500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75747fc000000000000000000000);
! 0350 expect 20
SDR 192 TDI (00000000000000000ddf7574d54000000000000000000000);
SDR 192 TDI (0000000000000000055f7574d54000000000000000000000);
SDR 192 TDI (0000000000000000055f7574d54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574d54000000000000000000000);
! 0351 expect 65
SDR 192 TDI (00000000000000000ddf7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7574d5c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574d5c000000000000000000000);
! 0352 expect 6e
SDR 192 TDI (00000000000000000ddf7574d74000000000000000000000);
SDR 192 TDI (0000000000000000055f7574d74000000000000000000000);
SDR 192 TDI (0000000000000000055f7574d74000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574d74000000000000000000000);
! 0353 expect 74
SDR 192 TDI (00000000000000000ddf7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7574d7c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574d7c000000000000000000000);
! 0354 expect 65
SDR 192 TDI (00000000000000000ddf7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7574dd4000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574dd4000000000000000000000);
! 0355 expect 72
SDR 192 TDI (00000000000000000ddf7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f7574ddc000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574ddc000000000000000000000);
! 0356 expect 20
SDR 192 TDI (00000000000000000ddf7574df4000000000000000000000);
SDR 192 TDI (0000000000000000055f7574df4000000000000000000000);
SDR 192 TDI (0000000000000000055f7574df4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574df4000000000000000000000);
! 0357 expect 62
SDR 192 TDI (00000000000000000ddf7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f7574dfc000000000000000000000) TDO(000000000000000000000000000000000040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574dfc000000000000000000000);
! 0358 expect 79
SDR 192 TDI (00000000000000000ddf7574f54000000000000000000000);
SDR 192 TDI (0000000000000000055f7574f54000000000000000000000);
SDR 192 TDI (0000000000000000055f7574f54000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574f54000000000000000000000);
! 0359 expect 74
SDR 192 TDI (00000000000000000ddf7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7574f5c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574f5c000000000000000000000);
! 035a expect 65
SDR 192 TDI (00000000000000000ddf7574f74000000000000000000000);
SDR 192 TDI (0000000000000000055f7574f74000000000000000000000);
SDR 192 TDI (0000000000000000055f7574f74000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574f74000000000000000000000);
! 035b expect 73
SDR 192 TDI (00000000000000000ddf7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7574f7c000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574f7c000000000000000000000);
! 035c expect 20
SDR 192 TDI (00000000000000000ddf7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7574fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574fd4000000000000000000000);
! 035d expect 75
SDR 192 TDI (00000000000000000ddf7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f7574fdc000000000000000000000) TDO(000000000000000000000000000000001110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574fdc000000000000000000000);
! 035e expect 6e
SDR 192 TDI (00000000000000000ddf7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f7574ff4000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574ff4000000000000000000000);
! 035f expect 74
SDR 192 TDI (00000000000000000ddf7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f7574ffc000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7574ffc000000000000000000000);
! 0360 expect 69
SDR 192 TDI (00000000000000000ddf757c554000000000000000000000);
SDR 192 TDI (0000000000000000055f757c554000000000000000000000);
SDR 192 TDI (0000000000000000055f757c554000000000000000000000) TDO(000000000000000000000000000000000410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c554000000000000000000000);
! 0361 expect 6c
SDR 192 TDI (00000000000000000ddf757c55c000000000000000000000);
SDR 192 TDI (0000000000000000055f757c55c000000000000000000000);
SDR 192 TDI (0000000000000000055f757c55c000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c55c000000000000000000000);
! 0362 expect 20
SDR 192 TDI (00000000000000000ddf757c574000000000000000000000);
SDR 192 TDI (0000000000000000055f757c574000000000000000000000);
SDR 192 TDI (0000000000000000055f757c574000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c574000000000000000000000);
! 0363 expect 3c
SDR 192 TDI (00000000000000000ddf757c57c000000000000000000000);
SDR 192 TDI (0000000000000000055f757c57c000000000000000000000);
SDR 192 TDI (0000000000000000055f757c57c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c57c000000000000000000000);
! 0364 expect 45
SDR 192 TDI (00000000000000000ddf757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f757c5d4000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c5d4000000000000000000000);
! 0365 expect 73
SDR 192 TDI (00000000000000000ddf757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f757c5dc000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c5dc000000000000000000000);
! 0366 expect 63
SDR 192 TDI (00000000000000000ddf757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f757c5f4000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c5f4000000000000000000000);
! 0367 expect 3e
SDR 192 TDI (00000000000000000ddf757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f757c5fc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c5fc000000000000000000000);
! 0368 expect 0d
SDR 192 TDI (00000000000000000ddf757c754000000000000000000000);
SDR 192 TDI (0000000000000000055f757c754000000000000000000000);
SDR 192 TDI (0000000000000000055f757c754000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c754000000000000000000000);
! 0369 expect 0a
SDR 192 TDI (00000000000000000ddf757c75c000000000000000000000);
SDR 192 TDI (0000000000000000055f757c75c000000000000000000000);
SDR 192 TDI (0000000000000000055f757c75c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c75c000000000000000000000);
! 036a expect 4a
SDR 192 TDI (00000000000000000ddf757c774000000000000000000000);
SDR 192 TDI (0000000000000000055f757c774000000000000000000000);
SDR 192 TDI (0000000000000000055f757c774000000000000000000000) TDO(000000000000000000000000000000000440000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c774000000000000000000000);
! 036b expect 20
SDR 192 TDI (00000000000000000ddf757c77c000000000000000000000);
SDR 192 TDI (0000000000000000055f757c77c000000000000000000000);
SDR 192 TDI (0000000000000000055f757c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c77c000000000000000000000);
! 036c expect 61
SDR 192 TDI (00000000000000000ddf757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f757c7d4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c7d4000000000000000000000);
! 036d expect 61
SDR 192 TDI (00000000000000000ddf757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f757c7dc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c7dc000000000000000000000);
! 036e expect 61
SDR 192 TDI (00000000000000000ddf757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f757c7f4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c7f4000000000000000000000);
! 036f expect 3a
SDR 192 TDI (00000000000000000ddf757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f757c7fc000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757c7fc000000000000000000000);
! 0370 expect 61
SDR 192 TDI (00000000000000000ddf757cd54000000000000000000000);
SDR 192 TDI (0000000000000000055f757cd54000000000000000000000);
SDR 192 TDI (0000000000000000055f757cd54000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cd54000000000000000000000);
! 0371 expect 61
SDR 192 TDI (00000000000000000ddf757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f757cd5c000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cd5c000000000000000000000);
! 0372 expect 61
SDR 192 TDI (00000000000000000ddf757cd74000000000000000000000);
SDR 192 TDI (0000000000000000055f757cd74000000000000000000000);
SDR 192 TDI (0000000000000000055f757cd74000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cd74000000000000000000000);
! 0373 expect 20
SDR 192 TDI (00000000000000000ddf757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f757cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cd7c000000000000000000000);
! 0374 expect 20
SDR 192 TDI (00000000000000000ddf757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f757cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cdd4000000000000000000000);
! 0375 expect 7c
SDR 192 TDI (00000000000000000ddf757cddc000000000000000000000);
SDR 192 TDI (0000000000000000055f757cddc000000000000000000000);
SDR 192 TDI (0000000000000000055f757cddc000000000000000000000) TDO(000000000000000000000000000000001500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cddc000000000000000000000);
! 0376 expect 20
SDR 192 TDI (00000000000000000ddf757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f757cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cdf4000000000000000000000);
! 0377 expect 6a
SDR 192 TDI (00000000000000000ddf757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f757cdfc000000000000000000000) TDO(000000000000000000000000000000000440000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cdfc000000000000000000000);
! 0378 expect 75
SDR 192 TDI (00000000000000000ddf757cf54000000000000000000000);
SDR 192 TDI (0000000000000000055f757cf54000000000000000000000);
SDR 192 TDI (0000000000000000055f757cf54000000000000000000000) TDO(000000000000000000000000000000001110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cf54000000000000000000000);
! 0379 expect 6d
SDR 192 TDI (00000000000000000ddf757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f757cf5c000000000000000000000) TDO(000000000000000000000000000000000510000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cf5c000000000000000000000);
! 037a expect 70
SDR 192 TDI (00000000000000000ddf757cf74000000000000000000000);
SDR 192 TDI (0000000000000000055f757cf74000000000000000000000);
SDR 192 TDI (0000000000000000055f757cf74000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cf74000000000000000000000);
! 037b expect 20
SDR 192 TDI (00000000000000000ddf757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f757cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cf7c000000000000000000000);
! 037c expect 74
SDR 192 TDI (00000000000000000ddf757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f757cfd4000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cfd4000000000000000000000);
! 037d expect 6f
SDR 192 TDI (00000000000000000ddf757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f757cfdc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cfdc000000000000000000000);
! 037e expect 20
SDR 192 TDI (00000000000000000ddf757cff4000000000000000000000);
SDR 192 TDI (0000000000000000055f757cff4000000000000000000000);
SDR 192 TDI (0000000000000000055f757cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cff4000000000000000000000);
! 037f expect 61
SDR 192 TDI (00000000000000000ddf757cffc000000000000000000000);
SDR 192 TDI (0000000000000000055f757cffc000000000000000000000);
SDR 192 TDI (0000000000000000055f757cffc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf757cffc000000000000000000000);
! 0380 expect 64
SDR 192 TDI (00000000000000000ddf75d4554000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4554000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4554000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4554000000000000000000000);
! 0381 expect 64
SDR 192 TDI (00000000000000000ddf75d455c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d455c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d455c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d455c000000000000000000000);
! 0382 expect 72
SDR 192 TDI (00000000000000000ddf75d4574000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4574000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4574000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4574000000000000000000000);
! 0383 expect 65
SDR 192 TDI (00000000000000000ddf75d457c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d457c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d457c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d457c000000000000000000000);
! 0384 expect 73
SDR 192 TDI (00000000000000000ddf75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d45d4000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d45d4000000000000000000000);
! 0385 expect 73
SDR 192 TDI (00000000000000000ddf75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d45dc000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d45dc000000000000000000000);
! 0386 expect 0d
SDR 192 TDI (00000000000000000ddf75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d45f4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d45f4000000000000000000000);
! 0387 expect 0a
SDR 192 TDI (00000000000000000ddf75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d45fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d45fc000000000000000000000);
! 0388 expect 49
SDR 192 TDI (00000000000000000ddf75d4754000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4754000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4754000000000000000000000) TDO(000000000000000000000000000000000410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4754000000000000000000000);
! 0389 expect 20
SDR 192 TDI (00000000000000000ddf75d475c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d475c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d475c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d475c000000000000000000000);
! 038a expect 70
SDR 192 TDI (00000000000000000ddf75d4774000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4774000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4774000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4774000000000000000000000);
! 038b expect 20
SDR 192 TDI (00000000000000000ddf75d477c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d477c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d477c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d477c000000000000000000000);
! 038c expect 20
SDR 192 TDI (00000000000000000ddf75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d47d4000000000000000000000);
! 038d expect 20
SDR 192 TDI (00000000000000000ddf75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d47dc000000000000000000000);
! 038e expect 20
SDR 192 TDI (00000000000000000ddf75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d47f4000000000000000000000);
! 038f expect 20
SDR 192 TDI (00000000000000000ddf75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d47fc000000000000000000000);
! 0390 expect 20
SDR 192 TDI (00000000000000000ddf75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4d54000000000000000000000);
! 0391 expect 20
SDR 192 TDI (00000000000000000ddf75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4d5c000000000000000000000);
! 0392 expect 20
SDR 192 TDI (00000000000000000ddf75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4d74000000000000000000000);
! 0393 expect 7c
SDR 192 TDI (00000000000000000ddf75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4d7c000000000000000000000) TDO(000000000000000000000000000000001500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4d7c000000000000000000000);
! 0394 expect 20
SDR 192 TDI (00000000000000000ddf75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4dd4000000000000000000000);
! 0395 expect 69
SDR 192 TDI (00000000000000000ddf75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4ddc000000000000000000000) TDO(000000000000000000000000000000000410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4ddc000000000000000000000);
! 0396 expect 6e
SDR 192 TDI (00000000000000000ddf75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4df4000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4df4000000000000000000000);
! 0397 expect 70
SDR 192 TDI (00000000000000000ddf75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4dfc000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4dfc000000000000000000000);
! 0398 expect 75
SDR 192 TDI (00000000000000000ddf75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4f54000000000000000000000) TDO(000000000000000000000000000000001110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4f54000000000000000000000);
! 0399 expect 74
SDR 192 TDI (00000000000000000ddf75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4f5c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4f5c000000000000000000000);
! 039a expect 0d
SDR 192 TDI (00000000000000000ddf75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4f74000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4f74000000000000000000000);
! 039b expect 0a
SDR 192 TDI (00000000000000000ddf75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4f7c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4f7c000000000000000000000);
! 039c expect 4f
SDR 192 TDI (00000000000000000ddf75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4fd4000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4fd4000000000000000000000);
! 039d expect 20
SDR 192 TDI (00000000000000000ddf75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4fdc000000000000000000000);
! 039e expect 70
SDR 192 TDI (00000000000000000ddf75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4ff4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4ff4000000000000000000000);
! 039f expect 20
SDR 192 TDI (00000000000000000ddf75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f75d4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75d4ffc000000000000000000000);
! 03a0 expect 64
SDR 192 TDI (00000000000000000ddf75dc554000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc554000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc554000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc554000000000000000000000);
! 03a1 expect 64
SDR 192 TDI (00000000000000000ddf75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc55c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc55c000000000000000000000);
! 03a2 expect 64
SDR 192 TDI (00000000000000000ddf75dc574000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc574000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc574000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc574000000000000000000000);
! 03a3 expect 20
SDR 192 TDI (00000000000000000ddf75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc57c000000000000000000000);
! 03a4 expect 20
SDR 192 TDI (00000000000000000ddf75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc5d4000000000000000000000);
! 03a5 expect 20
SDR 192 TDI (00000000000000000ddf75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc5dc000000000000000000000);
! 03a6 expect 20
SDR 192 TDI (00000000000000000ddf75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc5f4000000000000000000000);
! 03a7 expect 7c
SDR 192 TDI (00000000000000000ddf75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc5fc000000000000000000000) TDO(000000000000000000000000000000001500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc5fc000000000000000000000);
! 03a8 expect 20
SDR 192 TDI (00000000000000000ddf75dc754000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc754000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc754000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc754000000000000000000000);
! 03a9 expect 6f
SDR 192 TDI (00000000000000000ddf75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc75c000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc75c000000000000000000000);
! 03aa expect 75
SDR 192 TDI (00000000000000000ddf75dc774000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc774000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc774000000000000000000000) TDO(000000000000000000000000000000001110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc774000000000000000000000);
! 03ab expect 74
SDR 192 TDI (00000000000000000ddf75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc77c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc77c000000000000000000000);
! 03ac expect 70
SDR 192 TDI (00000000000000000ddf75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc7d4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc7d4000000000000000000000);
! 03ad expect 75
SDR 192 TDI (00000000000000000ddf75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc7dc000000000000000000000) TDO(000000000000000000000000000000001110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc7dc000000000000000000000);
! 03ae expect 74
SDR 192 TDI (00000000000000000ddf75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc7f4000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc7f4000000000000000000000);
! 03af expect 0d
SDR 192 TDI (00000000000000000ddf75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dc7fc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dc7fc000000000000000000000);
! 03b0 expect 0a
SDR 192 TDI (00000000000000000ddf75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcd54000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcd54000000000000000000000);
! 03b1 expect 53
SDR 192 TDI (00000000000000000ddf75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcd5c000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcd5c000000000000000000000);
! 03b2 expect 20
SDR 192 TDI (00000000000000000ddf75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcd74000000000000000000000);
! 03b3 expect 20
SDR 192 TDI (00000000000000000ddf75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcd7c000000000000000000000);
! 03b4 expect 20
SDR 192 TDI (00000000000000000ddf75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcdd4000000000000000000000);
! 03b5 expect 20
SDR 192 TDI (00000000000000000ddf75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcddc000000000000000000000);
! 03b6 expect 20
SDR 192 TDI (00000000000000000ddf75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcdf4000000000000000000000);
! 03b7 expect 20
SDR 192 TDI (00000000000000000ddf75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcdfc000000000000000000000);
! 03b8 expect 20
SDR 192 TDI (00000000000000000ddf75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcf54000000000000000000000);
! 03b9 expect 20
SDR 192 TDI (00000000000000000ddf75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcf5c000000000000000000000);
! 03ba expect 20
SDR 192 TDI (00000000000000000ddf75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcf74000000000000000000000);
! 03bb expect 20
SDR 192 TDI (00000000000000000ddf75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcf7c000000000000000000000);
! 03bc expect 7c
SDR 192 TDI (00000000000000000ddf75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcfd4000000000000000000000) TDO(000000000000000000000000000000001500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcfd4000000000000000000000);
! 03bd expect 20
SDR 192 TDI (00000000000000000ddf75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcfdc000000000000000000000);
! 03be expect 73
SDR 192 TDI (00000000000000000ddf75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcff4000000000000000000000) TDO(000000000000000000000000000000001050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcff4000000000000000000000);
! 03bf expect 74
SDR 192 TDI (00000000000000000ddf75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055f75dcffc000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75dcffc000000000000000000000);
! 03c0 expect 61
SDR 192 TDI (00000000000000000ddf75f4554000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4554000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4554000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4554000000000000000000000);
! 03c1 expect 72
SDR 192 TDI (00000000000000000ddf75f455c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f455c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f455c000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f455c000000000000000000000);
! 03c2 expect 74
SDR 192 TDI (00000000000000000ddf75f4574000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4574000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4574000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4574000000000000000000000);
! 03c3 expect 20
SDR 192 TDI (00000000000000000ddf75f457c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f457c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f457c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f457c000000000000000000000);
! 03c4 expect 53
SDR 192 TDI (00000000000000000ddf75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f45d4000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f45d4000000000000000000000);
! 03c5 expect 43
SDR 192 TDI (00000000000000000ddf75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f45dc000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f45dc000000000000000000000);
! 03c6 expect 45
SDR 192 TDI (00000000000000000ddf75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f45f4000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f45f4000000000000000000000);
! 03c7 expect 4c
SDR 192 TDI (00000000000000000ddf75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f45fc000000000000000000000) TDO(000000000000000000000000000000000500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f45fc000000000000000000000);
! 03c8 expect 42
SDR 192 TDI (00000000000000000ddf75f4754000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4754000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4754000000000000000000000) TDO(000000000000000000000000000000000040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4754000000000000000000000);
! 03c9 expect 41
SDR 192 TDI (00000000000000000ddf75f475c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f475c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f475c000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f475c000000000000000000000);
! 03ca expect 4c
SDR 192 TDI (00000000000000000ddf75f4774000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4774000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4774000000000000000000000) TDO(000000000000000000000000000000000500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4774000000000000000000000);
! 03cb expect 0d
SDR 192 TDI (00000000000000000ddf75f477c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f477c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f477c000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f477c000000000000000000000);
! 03cc expect 0a
SDR 192 TDI (00000000000000000ddf75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f47d4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f47d4000000000000000000000);
! 03cd expect 3a
SDR 192 TDI (00000000000000000ddf75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f47dc000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f47dc000000000000000000000);
! 03ce expect 3c
SDR 192 TDI (00000000000000000ddf75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f47f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f47f4000000000000000000000);
! 03cf expect 64
SDR 192 TDI (00000000000000000ddf75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f47fc000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f47fc000000000000000000000);
! 03d0 expect 61
SDR 192 TDI (00000000000000000ddf75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4d54000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4d54000000000000000000000);
! 03d1 expect 74
SDR 192 TDI (00000000000000000ddf75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4d5c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4d5c000000000000000000000);
! 03d2 expect 61
SDR 192 TDI (00000000000000000ddf75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4d74000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4d74000000000000000000000);
! 03d3 expect 3e
SDR 192 TDI (00000000000000000ddf75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4d7c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4d7c000000000000000000000);
! 03d4 expect 20
SDR 192 TDI (00000000000000000ddf75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4dd4000000000000000000000);
! 03d5 expect 20
SDR 192 TDI (00000000000000000ddf75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4ddc000000000000000000000);
! 03d6 expect 20
SDR 192 TDI (00000000000000000ddf75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4df4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4df4000000000000000000000);
! 03d7 expect 20
SDR 192 TDI (00000000000000000ddf75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4dfc000000000000000000000);
! 03d8 expect 7c
SDR 192 TDI (00000000000000000ddf75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4f54000000000000000000000) TDO(000000000000000000000000000000001500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4f54000000000000000000000);
! 03d9 expect 20
SDR 192 TDI (00000000000000000ddf75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4f5c000000000000000000000);
! 03da expect 49
SDR 192 TDI (00000000000000000ddf75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4f74000000000000000000000) TDO(000000000000000000000000000000000410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4f74000000000000000000000);
! 03db expect 6e
SDR 192 TDI (00000000000000000ddf75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4f7c000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4f7c000000000000000000000);
! 03dc expect 74
SDR 192 TDI (00000000000000000ddf75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4fd4000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4fd4000000000000000000000);
! 03dd expect 65
SDR 192 TDI (00000000000000000ddf75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4fdc000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4fdc000000000000000000000);
! 03de expect 6c
SDR 192 TDI (00000000000000000ddf75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4ff4000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4ff4000000000000000000000);
! 03df expect 20
SDR 192 TDI (00000000000000000ddf75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f75f4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75f4ffc000000000000000000000);
! 03e0 expect 68
SDR 192 TDI (00000000000000000ddf75fc554000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc554000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc554000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc554000000000000000000000);
! 03e1 expect 65
SDR 192 TDI (00000000000000000ddf75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc55c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc55c000000000000000000000);
! 03e2 expect 78
SDR 192 TDI (00000000000000000ddf75fc574000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc574000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc574000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc574000000000000000000000);
! 03e3 expect 20
SDR 192 TDI (00000000000000000ddf75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc57c000000000000000000000);
! 03e4 expect 6c
SDR 192 TDI (00000000000000000ddf75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc5d4000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc5d4000000000000000000000);
! 03e5 expect 6f
SDR 192 TDI (00000000000000000ddf75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc5dc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc5dc000000000000000000000);
! 03e6 expect 61
SDR 192 TDI (00000000000000000ddf75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc5f4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc5f4000000000000000000000);
! 03e7 expect 64
SDR 192 TDI (00000000000000000ddf75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc5fc000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc5fc000000000000000000000);
! 03e8 expect 65
SDR 192 TDI (00000000000000000ddf75fc754000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc754000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc754000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc754000000000000000000000);
! 03e9 expect 72
SDR 192 TDI (00000000000000000ddf75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc75c000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc75c000000000000000000000);
! 03ea expect 0d
SDR 192 TDI (00000000000000000ddf75fc774000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc774000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc774000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc774000000000000000000000);
! 03eb expect 0a
SDR 192 TDI (00000000000000000ddf75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc77c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc77c000000000000000000000);
! 03ec expect 00
SDR 192 TDI (00000000000000000ddf75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f75fc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf75fc7d4000000000000000000000);
! 0600 expect 44
SDR 192 TDI (00000000000000000fdd7554554000000000000000000000);
SDR 192 TDI (0000000000000000075d7554554000000000000000000000);
SDR 192 TDI (0000000000000000075d7554554000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554554000000000000000000000);
! 0601 expect c3
SDR 192 TDI (00000000000000000fdd755455c000000000000000000000);
SDR 192 TDI (0000000000000000075d755455c000000000000000000000);
SDR 192 TDI (0000000000000000075d755455c000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755455c000000000000000000000);
! 0602 expect 0c
SDR 192 TDI (00000000000000000fdd7554574000000000000000000000);
SDR 192 TDI (0000000000000000075d7554574000000000000000000000);
SDR 192 TDI (0000000000000000075d7554574000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554574000000000000000000000);
! 0603 expect 46
SDR 192 TDI (00000000000000000fdd755457c000000000000000000000);
SDR 192 TDI (0000000000000000075d755457c000000000000000000000);
SDR 192 TDI (0000000000000000075d755457c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755457c000000000000000000000);
! 0604 expect b0
SDR 192 TDI (00000000000000000fdd75545d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75545d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75545d4000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75545d4000000000000000000000);
! 0605 expect 06
SDR 192 TDI (00000000000000000fdd75545dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75545dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75545dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75545dc000000000000000000000);
! 0606 expect 36
SDR 192 TDI (00000000000000000fdd75545f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75545f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75545f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75545f4000000000000000000000);
! 0607 expect e0
SDR 192 TDI (00000000000000000fdd75545fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75545fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75545fc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75545fc000000000000000000000);
! 0608 expect 2e
SDR 192 TDI (00000000000000000fdd7554754000000000000000000000);
SDR 192 TDI (0000000000000000075d7554754000000000000000000000);
SDR 192 TDI (0000000000000000075d7554754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554754000000000000000000000);
! 0609 expect 21
SDR 192 TDI (00000000000000000fdd755475c000000000000000000000);
SDR 192 TDI (0000000000000000075d755475c000000000000000000000);
SDR 192 TDI (0000000000000000075d755475c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755475c000000000000000000000);
! 060a expect 3e
SDR 192 TDI (00000000000000000fdd7554774000000000000000000000);
SDR 192 TDI (0000000000000000075d7554774000000000000000000000);
SDR 192 TDI (0000000000000000075d7554774000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554774000000000000000000000);
! 060b expect 00
SDR 192 TDI (00000000000000000fdd755477c000000000000000000000);
SDR 192 TDI (0000000000000000075d755477c000000000000000000000);
SDR 192 TDI (0000000000000000075d755477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755477c000000000000000000000);
! 060c expect 36
SDR 192 TDI (00000000000000000fdd75547d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75547d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75547d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75547d4000000000000000000000);
! 060d expect 81
SDR 192 TDI (00000000000000000fdd75547dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75547dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75547dc000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75547dc000000000000000000000);
! 060e expect 3e
SDR 192 TDI (00000000000000000fdd75547f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75547f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75547f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75547f4000000000000000000000);
! 060f expect 01
SDR 192 TDI (00000000000000000fdd75547fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75547fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75547fc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75547fc000000000000000000000);
! 0610 expect 36
SDR 192 TDI (00000000000000000fdd7554d54000000000000000000000);
SDR 192 TDI (0000000000000000075d7554d54000000000000000000000);
SDR 192 TDI (0000000000000000075d7554d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554d54000000000000000000000);
! 0611 expect 81
SDR 192 TDI (00000000000000000fdd7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7554d5c000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554d5c000000000000000000000);
! 0612 expect 46
SDR 192 TDI (00000000000000000fdd7554d74000000000000000000000);
SDR 192 TDI (0000000000000000075d7554d74000000000000000000000);
SDR 192 TDI (0000000000000000075d7554d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554d74000000000000000000000);
! 0613 expect a3
SDR 192 TDI (00000000000000000fdd7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7554d7c000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554d7c000000000000000000000);
! 0614 expect 06
SDR 192 TDI (00000000000000000fdd7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7554dd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554dd4000000000000000000000);
! 0615 expect 68
SDR 192 TDI (00000000000000000fdd7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d7554ddc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554ddc000000000000000000000);
! 0616 expect 27
SDR 192 TDI (00000000000000000fdd7554df4000000000000000000000);
SDR 192 TDI (0000000000000000075d7554df4000000000000000000000);
SDR 192 TDI (0000000000000000075d7554df4000000000000000000000) TDO(000000000000000000000000000000000150000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554df4000000000000000000000);
! 0617 expect 06
SDR 192 TDI (00000000000000000fdd7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d7554dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554dfc000000000000000000000);
! 0618 expect 3c
SDR 192 TDI (00000000000000000fdd7554f54000000000000000000000);
SDR 192 TDI (0000000000000000075d7554f54000000000000000000000);
SDR 192 TDI (0000000000000000075d7554f54000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554f54000000000000000000000);
! 0619 expect b0
SDR 192 TDI (00000000000000000fdd7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7554f5c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554f5c000000000000000000000);
! 061a expect 70
SDR 192 TDI (00000000000000000fdd7554f74000000000000000000000);
SDR 192 TDI (0000000000000000075d7554f74000000000000000000000);
SDR 192 TDI (0000000000000000075d7554f74000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554f74000000000000000000000);
! 061b expect 34
SDR 192 TDI (00000000000000000fdd7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7554f7c000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554f7c000000000000000000000);
! 061c expect 06
SDR 192 TDI (00000000000000000fdd7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7554fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554fd4000000000000000000000);
! 061d expect 3c
SDR 192 TDI (00000000000000000fdd7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d7554fdc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554fdc000000000000000000000);
! 061e expect ba
SDR 192 TDI (00000000000000000fdd7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d7554ff4000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554ff4000000000000000000000);
! 061f expect 50
SDR 192 TDI (00000000000000000fdd7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d7554ffc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7554ffc000000000000000000000);
! 0620 expect 34
SDR 192 TDI (00000000000000000fdd755c554000000000000000000000);
SDR 192 TDI (0000000000000000075d755c554000000000000000000000);
SDR 192 TDI (0000000000000000075d755c554000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c554000000000000000000000);
! 0621 expect 06
SDR 192 TDI (00000000000000000fdd755c55c000000000000000000000);
SDR 192 TDI (0000000000000000075d755c55c000000000000000000000);
SDR 192 TDI (0000000000000000075d755c55c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c55c000000000000000000000);
! 0622 expect 36
SDR 192 TDI (00000000000000000fdd755c574000000000000000000000);
SDR 192 TDI (0000000000000000075d755c574000000000000000000000);
SDR 192 TDI (0000000000000000075d755c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c574000000000000000000000);
! 0623 expect e0
SDR 192 TDI (00000000000000000fdd755c57c000000000000000000000);
SDR 192 TDI (0000000000000000075d755c57c000000000000000000000);
SDR 192 TDI (0000000000000000075d755c57c000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c57c000000000000000000000);
! 0624 expect 46
SDR 192 TDI (00000000000000000fdd755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d755c5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c5d4000000000000000000000);
! 0625 expect cf
SDR 192 TDI (00000000000000000fdd755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d755c5dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c5dc000000000000000000000);
! 0626 expect 06
SDR 192 TDI (00000000000000000fdd755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d755c5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c5f4000000000000000000000);
! 0627 expect 36
SDR 192 TDI (00000000000000000fdd755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d755c5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c5fc000000000000000000000);
! 0628 expect 81
SDR 192 TDI (00000000000000000fdd755c754000000000000000000000);
SDR 192 TDI (0000000000000000075d755c754000000000000000000000);
SDR 192 TDI (0000000000000000075d755c754000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c754000000000000000000000);
! 0629 expect 46
SDR 192 TDI (00000000000000000fdd755c75c000000000000000000000);
SDR 192 TDI (0000000000000000075d755c75c000000000000000000000);
SDR 192 TDI (0000000000000000075d755c75c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c75c000000000000000000000);
! 062a expect 06
SDR 192 TDI (00000000000000000fdd755c774000000000000000000000);
SDR 192 TDI (0000000000000000075d755c774000000000000000000000);
SDR 192 TDI (0000000000000000075d755c774000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c774000000000000000000000);
! 062b expect 07
SDR 192 TDI (00000000000000000fdd755c77c000000000000000000000);
SDR 192 TDI (0000000000000000075d755c77c000000000000000000000);
SDR 192 TDI (0000000000000000075d755c77c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c77c000000000000000000000);
! 062c expect 48
SDR 192 TDI (00000000000000000fdd755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d755c7d4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c7d4000000000000000000000);
! 062d expect 10
SDR 192 TDI (00000000000000000fdd755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d755c7dc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c7dc000000000000000000000);
! 062e expect 06
SDR 192 TDI (00000000000000000fdd755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d755c7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c7f4000000000000000000000);
! 062f expect 36
SDR 192 TDI (00000000000000000fdd755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d755c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755c7fc000000000000000000000);
! 0630 expect 83
SDR 192 TDI (00000000000000000fdd755cd54000000000000000000000);
SDR 192 TDI (0000000000000000075d755cd54000000000000000000000);
SDR 192 TDI (0000000000000000075d755cd54000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cd54000000000000000000000);
! 0631 expect 3e
SDR 192 TDI (00000000000000000fdd755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d755cd5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cd5c000000000000000000000);
! 0632 expect 00
SDR 192 TDI (00000000000000000fdd755cd74000000000000000000000);
SDR 192 TDI (0000000000000000075d755cd74000000000000000000000);
SDR 192 TDI (0000000000000000075d755cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cd74000000000000000000000);
! 0633 expect 07
SDR 192 TDI (00000000000000000fdd755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d755cd7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cd7c000000000000000000000);
! 0634 expect 36
SDR 192 TDI (00000000000000000fdd755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d755cdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cdd4000000000000000000000);
! 0635 expect 81
SDR 192 TDI (00000000000000000fdd755cddc000000000000000000000);
SDR 192 TDI (0000000000000000075d755cddc000000000000000000000);
SDR 192 TDI (0000000000000000075d755cddc000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cddc000000000000000000000);
! 0636 expect cf
SDR 192 TDI (00000000000000000fdd755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d755cdf4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cdf4000000000000000000000);
! 0637 expect 36
SDR 192 TDI (00000000000000000fdd755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d755cdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cdfc000000000000000000000);
! 0638 expect 82
SDR 192 TDI (00000000000000000fdd755cf54000000000000000000000);
SDR 192 TDI (0000000000000000075d755cf54000000000000000000000);
SDR 192 TDI (0000000000000000075d755cf54000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cf54000000000000000000000);
! 0639 expect f9
SDR 192 TDI (00000000000000000fdd755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d755cf5c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cf5c000000000000000000000);
! 063a expect 36
SDR 192 TDI (00000000000000000fdd755cf74000000000000000000000);
SDR 192 TDI (0000000000000000075d755cf74000000000000000000000);
SDR 192 TDI (0000000000000000075d755cf74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cf74000000000000000000000);
! 063b expect 82
SDR 192 TDI (00000000000000000fdd755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d755cf7c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cf7c000000000000000000000);
! 063c expect 46
SDR 192 TDI (00000000000000000fdd755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d755cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cfd4000000000000000000000);
! 063d expect a3
SDR 192 TDI (00000000000000000fdd755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d755cfdc000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cfdc000000000000000000000);
! 063e expect 06
SDR 192 TDI (00000000000000000fdd755cff4000000000000000000000);
SDR 192 TDI (0000000000000000075d755cff4000000000000000000000);
SDR 192 TDI (0000000000000000075d755cff4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cff4000000000000000000000);
! 063f expect 68
SDR 192 TDI (00000000000000000fdd755cffc000000000000000000000);
SDR 192 TDI (0000000000000000075d755cffc000000000000000000000);
SDR 192 TDI (0000000000000000075d755cffc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd755cffc000000000000000000000);
! 0640 expect 57
SDR 192 TDI (00000000000000000fdd7574554000000000000000000000);
SDR 192 TDI (0000000000000000075d7574554000000000000000000000);
SDR 192 TDI (0000000000000000075d7574554000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574554000000000000000000000);
! 0641 expect 06
SDR 192 TDI (00000000000000000fdd757455c000000000000000000000);
SDR 192 TDI (0000000000000000075d757455c000000000000000000000);
SDR 192 TDI (0000000000000000075d757455c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757455c000000000000000000000);
! 0642 expect 3c
SDR 192 TDI (00000000000000000fdd7574574000000000000000000000);
SDR 192 TDI (0000000000000000075d7574574000000000000000000000);
SDR 192 TDI (0000000000000000075d7574574000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574574000000000000000000000);
! 0643 expect bd
SDR 192 TDI (00000000000000000fdd757457c000000000000000000000);
SDR 192 TDI (0000000000000000075d757457c000000000000000000000);
SDR 192 TDI (0000000000000000075d757457c000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757457c000000000000000000000);
! 0644 expect 68
SDR 192 TDI (00000000000000000fdd75745d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75745d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75745d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75745d4000000000000000000000);
! 0645 expect 8b
SDR 192 TDI (00000000000000000fdd75745dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75745dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75745dc000000000000000000000) TDO(000000000000000000000000000000000450000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75745dc000000000000000000000);
! 0646 expect 06
SDR 192 TDI (00000000000000000fdd75745f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75745f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75745f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75745f4000000000000000000000);
! 0647 expect 3c
SDR 192 TDI (00000000000000000fdd75745fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75745fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75745fc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75745fc000000000000000000000);
! 0648 expect a8
SDR 192 TDI (00000000000000000fdd7574754000000000000000000000);
SDR 192 TDI (0000000000000000075d7574754000000000000000000000);
SDR 192 TDI (0000000000000000075d7574754000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574754000000000000000000000);
! 0649 expect 68
SDR 192 TDI (00000000000000000fdd757475c000000000000000000000);
SDR 192 TDI (0000000000000000075d757475c000000000000000000000);
SDR 192 TDI (0000000000000000075d757475c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757475c000000000000000000000);
! 064a expect 90
SDR 192 TDI (00000000000000000fdd7574774000000000000000000000);
SDR 192 TDI (0000000000000000075d7574774000000000000000000000);
SDR 192 TDI (0000000000000000075d7574774000000000000000000000) TDO(000000000000000000000000000000001000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574774000000000000000000000);
! 064b expect 06
SDR 192 TDI (00000000000000000fdd757477c000000000000000000000);
SDR 192 TDI (0000000000000000075d757477c000000000000000000000);
SDR 192 TDI (0000000000000000075d757477c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757477c000000000000000000000);
! 064c expect 46
SDR 192 TDI (00000000000000000fdd75747d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75747d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75747d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75747d4000000000000000000000);
! 064d expect cb
SDR 192 TDI (00000000000000000fdd75747dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75747dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75747dc000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75747dc000000000000000000000);
! 064e expect 06
SDR 192 TDI (00000000000000000fdd75747f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75747f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75747f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75747f4000000000000000000000);
! 064f expect 36
SDR 192 TDI (00000000000000000fdd75747fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75747fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75747fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75747fc000000000000000000000);
! 0650 expect 82
SDR 192 TDI (00000000000000000fdd7574d54000000000000000000000);
SDR 192 TDI (0000000000000000075d7574d54000000000000000000000);
SDR 192 TDI (0000000000000000075d7574d54000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574d54000000000000000000000);
! 0651 expect 46
SDR 192 TDI (00000000000000000fdd7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7574d5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574d5c000000000000000000000);
! 0652 expect 06
SDR 192 TDI (00000000000000000fdd7574d74000000000000000000000);
SDR 192 TDI (0000000000000000075d7574d74000000000000000000000);
SDR 192 TDI (0000000000000000075d7574d74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574d74000000000000000000000);
! 0653 expect 07
SDR 192 TDI (00000000000000000fdd7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7574d7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574d7c000000000000000000000);
! 0654 expect 48
SDR 192 TDI (00000000000000000fdd7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7574dd4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574dd4000000000000000000000);
! 0655 expect 3a
SDR 192 TDI (00000000000000000fdd7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d7574ddc000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574ddc000000000000000000000);
! 0656 expect 06
SDR 192 TDI (00000000000000000fdd7574df4000000000000000000000);
SDR 192 TDI (0000000000000000075d7574df4000000000000000000000);
SDR 192 TDI (0000000000000000075d7574df4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574df4000000000000000000000);
! 0657 expect 36
SDR 192 TDI (00000000000000000fdd7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d7574dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574dfc000000000000000000000);
! 0658 expect 83
SDR 192 TDI (00000000000000000fdd7574f54000000000000000000000);
SDR 192 TDI (0000000000000000075d7574f54000000000000000000000);
SDR 192 TDI (0000000000000000075d7574f54000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574f54000000000000000000000);
! 0659 expect 3e
SDR 192 TDI (00000000000000000fdd7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7574f5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574f5c000000000000000000000);
! 065a expect 01
SDR 192 TDI (00000000000000000fdd7574f74000000000000000000000);
SDR 192 TDI (0000000000000000075d7574f74000000000000000000000);
SDR 192 TDI (0000000000000000075d7574f74000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574f74000000000000000000000);
! 065b expect 2e
SDR 192 TDI (00000000000000000fdd7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7574f7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574f7c000000000000000000000);
! 065c expect 22
SDR 192 TDI (00000000000000000fdd7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7574fd4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574fd4000000000000000000000);
! 065d expect 36
SDR 192 TDI (00000000000000000fdd7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d7574fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574fdc000000000000000000000);
! 065e expect 00
SDR 192 TDI (00000000000000000fdd7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d7574ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574ff4000000000000000000000);
! 065f expect 1e
SDR 192 TDI (00000000000000000fdd7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d7574ffc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7574ffc000000000000000000000);
! 0660 expect 21
SDR 192 TDI (00000000000000000fdd757c554000000000000000000000);
SDR 192 TDI (0000000000000000075d757c554000000000000000000000);
SDR 192 TDI (0000000000000000075d757c554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c554000000000000000000000);
! 0661 expect 26
SDR 192 TDI (00000000000000000fdd757c55c000000000000000000000);
SDR 192 TDI (0000000000000000075d757c55c000000000000000000000);
SDR 192 TDI (0000000000000000075d757c55c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c55c000000000000000000000);
! 0662 expect 50
SDR 192 TDI (00000000000000000fdd757c574000000000000000000000);
SDR 192 TDI (0000000000000000075d757c574000000000000000000000);
SDR 192 TDI (0000000000000000075d757c574000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c574000000000000000000000);
! 0663 expect 46
SDR 192 TDI (00000000000000000fdd757c57c000000000000000000000);
SDR 192 TDI (0000000000000000075d757c57c000000000000000000000);
SDR 192 TDI (0000000000000000075d757c57c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c57c000000000000000000000);
! 0664 expect dd
SDR 192 TDI (00000000000000000fdd757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d757c5d4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c5d4000000000000000000000);
! 0665 expect 06
SDR 192 TDI (00000000000000000fdd757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d757c5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c5dc000000000000000000000);
! 0666 expect 2b
SDR 192 TDI (00000000000000000fdd757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d757c5f4000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c5f4000000000000000000000);
! 0667 expect 46
SDR 192 TDI (00000000000000000fdd757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d757c5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c5fc000000000000000000000);
! 0668 expect e7
SDR 192 TDI (00000000000000000fdd757c754000000000000000000000);
SDR 192 TDI (0000000000000000075d757c754000000000000000000000);
SDR 192 TDI (0000000000000000075d757c754000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c754000000000000000000000);
! 0669 expect 16
SDR 192 TDI (00000000000000000fdd757c75c000000000000000000000);
SDR 192 TDI (0000000000000000075d757c75c000000000000000000000);
SDR 192 TDI (0000000000000000075d757c75c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c75c000000000000000000000);
! 066a expect 30
SDR 192 TDI (00000000000000000fdd757c774000000000000000000000);
SDR 192 TDI (0000000000000000075d757c774000000000000000000000);
SDR 192 TDI (0000000000000000075d757c774000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c774000000000000000000000);
! 066b expect c7
SDR 192 TDI (00000000000000000fdd757c77c000000000000000000000);
SDR 192 TDI (0000000000000000075d757c77c000000000000000000000);
SDR 192 TDI (0000000000000000075d757c77c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c77c000000000000000000000);
! 066c expect 24
SDR 192 TDI (00000000000000000fdd757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d757c7d4000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c7d4000000000000000000000);
! 066d expect c0
SDR 192 TDI (00000000000000000fdd757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d757c7dc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c7dc000000000000000000000);
! 066e expect 48
SDR 192 TDI (00000000000000000fdd757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d757c7f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c7f4000000000000000000000);
! 066f expect 6a
SDR 192 TDI (00000000000000000fdd757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d757c7fc000000000000000000000) TDO(000000000000000000000000000000000440000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757c7fc000000000000000000000);
! 0670 expect 06
SDR 192 TDI (00000000000000000fdd757cd54000000000000000000000);
SDR 192 TDI (0000000000000000075d757cd54000000000000000000000);
SDR 192 TDI (0000000000000000075d757cd54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cd54000000000000000000000);
! 0671 expect 46
SDR 192 TDI (00000000000000000fdd757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d757cd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cd5c000000000000000000000);
! 0672 expect e7
SDR 192 TDI (00000000000000000fdd757cd74000000000000000000000);
SDR 192 TDI (0000000000000000075d757cd74000000000000000000000);
SDR 192 TDI (0000000000000000075d757cd74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cd74000000000000000000000);
! 0673 expect 16
SDR 192 TDI (00000000000000000fdd757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d757cd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cd7c000000000000000000000);
! 0674 expect 36
SDR 192 TDI (00000000000000000fdd757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d757cdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cdd4000000000000000000000);
! 0675 expect 83
SDR 192 TDI (00000000000000000fdd757cddc000000000000000000000);
SDR 192 TDI (0000000000000000075d757cddc000000000000000000000);
SDR 192 TDI (0000000000000000075d757cddc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cddc000000000000000000000);
! 0676 expect 2e
SDR 192 TDI (00000000000000000fdd757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d757cdf4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cdf4000000000000000000000);
! 0677 expect 21
SDR 192 TDI (00000000000000000fdd757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d757cdfc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cdfc000000000000000000000);
! 0678 expect cf
SDR 192 TDI (00000000000000000fdd757cf54000000000000000000000);
SDR 192 TDI (0000000000000000075d757cf54000000000000000000000);
SDR 192 TDI (0000000000000000075d757cf54000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cf54000000000000000000000);
! 0679 expect 08
SDR 192 TDI (00000000000000000fdd757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d757cf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cf5c000000000000000000000);
! 067a expect f9
SDR 192 TDI (00000000000000000fdd757cf74000000000000000000000);
SDR 192 TDI (0000000000000000075d757cf74000000000000000000000);
SDR 192 TDI (0000000000000000075d757cf74000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cf74000000000000000000000);
! 067b expect 46
SDR 192 TDI (00000000000000000fdd757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d757cf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cf7c000000000000000000000);
! 067c expect e7
SDR 192 TDI (00000000000000000fdd757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d757cfd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cfd4000000000000000000000);
! 067d expect 16
SDR 192 TDI (00000000000000000fdd757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d757cfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cfdc000000000000000000000);
! 067e expect c1
SDR 192 TDI (00000000000000000fdd757cff4000000000000000000000);
SDR 192 TDI (0000000000000000075d757cff4000000000000000000000);
SDR 192 TDI (0000000000000000075d757cff4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cff4000000000000000000000);
! 067f expect 3c
SDR 192 TDI (00000000000000000fdd757cffc000000000000000000000);
SDR 192 TDI (0000000000000000075d757cffc000000000000000000000);
SDR 192 TDI (0000000000000000075d757cffc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd757cffc000000000000000000000);
! 0680 expect 0d
SDR 192 TDI (00000000000000000fdd75d4554000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4554000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4554000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4554000000000000000000000);
! 0681 expect 48
SDR 192 TDI (00000000000000000fdd75d455c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d455c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d455c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d455c000000000000000000000);
! 0682 expect 5f
SDR 192 TDI (00000000000000000fdd75d4574000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4574000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4574000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4574000000000000000000000);
! 0683 expect 06
SDR 192 TDI (00000000000000000fdd75d457c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d457c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d457c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d457c000000000000000000000);
! 0684 expect 2e
SDR 192 TDI (00000000000000000fdd75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d45d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d45d4000000000000000000000);
! 0685 expect 21
SDR 192 TDI (00000000000000000fdd75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d45dc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d45dc000000000000000000000);
! 0686 expect 36
SDR 192 TDI (00000000000000000fdd75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d45f4000000000000000000000);
! 0687 expect 83
SDR 192 TDI (00000000000000000fdd75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d45fc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d45fc000000000000000000000);
! 0688 expect 3e
SDR 192 TDI (00000000000000000fdd75d4754000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4754000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4754000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4754000000000000000000000);
! 0689 expect ff
SDR 192 TDI (00000000000000000fdd75d475c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d475c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d475c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d475c000000000000000000000);
! 068a expect 07
SDR 192 TDI (00000000000000000fdd75d4774000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4774000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4774000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4774000000000000000000000);
! 068b expect 36
SDR 192 TDI (00000000000000000fdd75d477c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d477c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d477c000000000000000000000);
! 068c expect 83
SDR 192 TDI (00000000000000000fdd75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d47d4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d47d4000000000000000000000);
! 068d expect 3e
SDR 192 TDI (00000000000000000fdd75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d47dc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d47dc000000000000000000000);
! 068e expect 0d
SDR 192 TDI (00000000000000000fdd75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d47f4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d47f4000000000000000000000);
! 068f expect 07
SDR 192 TDI (00000000000000000fdd75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d47fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d47fc000000000000000000000);
! 0690 expect 36
SDR 192 TDI (00000000000000000fdd75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4d54000000000000000000000);
! 0691 expect 83
SDR 192 TDI (00000000000000000fdd75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4d5c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4d5c000000000000000000000);
! 0692 expect 3e
SDR 192 TDI (00000000000000000fdd75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4d74000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4d74000000000000000000000);
! 0693 expect 0e
SDR 192 TDI (00000000000000000fdd75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4d7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4d7c000000000000000000000);
! 0694 expect 07
SDR 192 TDI (00000000000000000fdd75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4dd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4dd4000000000000000000000);
! 0695 expect 06
SDR 192 TDI (00000000000000000fdd75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4ddc000000000000000000000);
! 0696 expect c2
SDR 192 TDI (00000000000000000fdd75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4df4000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4df4000000000000000000000);
! 0697 expect 16
SDR 192 TDI (00000000000000000fdd75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4dfc000000000000000000000);
! 0698 expect c7
SDR 192 TDI (00000000000000000fdd75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4f54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4f54000000000000000000000);
! 0699 expect 46
SDR 192 TDI (00000000000000000fdd75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4f5c000000000000000000000);
! 069a expect 85
SDR 192 TDI (00000000000000000fdd75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4f74000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4f74000000000000000000000);
! 069b expect 07
SDR 192 TDI (00000000000000000fdd75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4f7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4f7c000000000000000000000);
! 069c expect c2
SDR 192 TDI (00000000000000000fdd75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4fd4000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4fd4000000000000000000000);
! 069d expect 46
SDR 192 TDI (00000000000000000fdd75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4fdc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4fdc000000000000000000000);
! 069e expect 85
SDR 192 TDI (00000000000000000fdd75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4ff4000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4ff4000000000000000000000);
! 069f expect 07
SDR 192 TDI (00000000000000000fdd75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d75d4ffc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75d4ffc000000000000000000000);
! 06a0 expect 44
SDR 192 TDI (00000000000000000fdd75dc554000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc554000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc554000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc554000000000000000000000);
! 06a1 expect d3
SDR 192 TDI (00000000000000000fdd75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc55c000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc55c000000000000000000000);
! 06a2 expect 0e
SDR 192 TDI (00000000000000000fdd75dc574000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc574000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc574000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc574000000000000000000000);
! 06a3 expect c7
SDR 192 TDI (00000000000000000fdd75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc57c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc57c000000000000000000000);
! 06a4 expect 3c
SDR 192 TDI (00000000000000000fdd75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc5d4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc5d4000000000000000000000);
! 06a5 expect 50
SDR 192 TDI (00000000000000000fdd75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc5dc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc5dc000000000000000000000);
! 06a6 expect 50
SDR 192 TDI (00000000000000000fdd75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc5f4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc5f4000000000000000000000);
! 06a7 expect 95
SDR 192 TDI (00000000000000000fdd75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc5fc000000000000000000000) TDO(000000000000000000000000000000001110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc5fc000000000000000000000);
! 06a8 expect 06
SDR 192 TDI (00000000000000000fdd75dc754000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc754000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc754000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc754000000000000000000000);
! 06a9 expect f0
SDR 192 TDI (00000000000000000fdd75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc75c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc75c000000000000000000000);
! 06aa expect 2e
SDR 192 TDI (00000000000000000fdd75dc774000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc774000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc774000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc774000000000000000000000);
! 06ab expect 21
SDR 192 TDI (00000000000000000fdd75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc77c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc77c000000000000000000000);
! 06ac expect c7
SDR 192 TDI (00000000000000000fdd75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc7d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc7d4000000000000000000000);
! 06ad expect 3c
SDR 192 TDI (00000000000000000fdd75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc7dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc7dc000000000000000000000);
! 06ae expect a0
SDR 192 TDI (00000000000000000fdd75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc7f4000000000000000000000);
! 06af expect 07
SDR 192 TDI (00000000000000000fdd75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dc7fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dc7fc000000000000000000000);
! 06b0 expect 36
SDR 192 TDI (00000000000000000fdd75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcd54000000000000000000000);
! 06b1 expect 50
SDR 192 TDI (00000000000000000fdd75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcd5c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcd5c000000000000000000000);
! 06b2 expect 2e
SDR 192 TDI (00000000000000000fdd75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcd74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcd74000000000000000000000);
! 06b3 expect 21
SDR 192 TDI (00000000000000000fdd75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcd7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcd7c000000000000000000000);
! 06b4 expect 3e
SDR 192 TDI (00000000000000000fdd75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcdd4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcdd4000000000000000000000);
! 06b5 expect 00
SDR 192 TDI (00000000000000000fdd75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcddc000000000000000000000);
! 06b6 expect 07
SDR 192 TDI (00000000000000000fdd75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcdf4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcdf4000000000000000000000);
! 06b7 expect 3c
SDR 192 TDI (00000000000000000fdd75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcdfc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcdfc000000000000000000000);
! 06b8 expect c1
SDR 192 TDI (00000000000000000fdd75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcf54000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcf54000000000000000000000);
! 06b9 expect 70
SDR 192 TDI (00000000000000000fdd75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcf5c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcf5c000000000000000000000);
! 06ba expect c1
SDR 192 TDI (00000000000000000fdd75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcf74000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcf74000000000000000000000);
! 06bb expect 06
SDR 192 TDI (00000000000000000fdd75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcf7c000000000000000000000);
! 06bc expect 3c
SDR 192 TDI (00000000000000000fdd75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcfd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcfd4000000000000000000000);
! 06bd expect db
SDR 192 TDI (00000000000000000fdd75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcfdc000000000000000000000) TDO(0000000000000000000000000000000014500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcfdc000000000000000000000);
! 06be expect 70
SDR 192 TDI (00000000000000000fdd75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcff4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcff4000000000000000000000);
! 06bf expect cb
SDR 192 TDI (00000000000000000fdd75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075d75dcffc000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75dcffc000000000000000000000);
! 06c0 expect 06
SDR 192 TDI (00000000000000000fdd75f4554000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4554000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4554000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4554000000000000000000000);
! 06c1 expect 3c
SDR 192 TDI (00000000000000000fdd75f455c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f455c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f455c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f455c000000000000000000000);
! 06c2 expect b0
SDR 192 TDI (00000000000000000fdd75f4574000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4574000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4574000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4574000000000000000000000);
! 06c3 expect 70
SDR 192 TDI (00000000000000000fdd75f457c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f457c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f457c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f457c000000000000000000000);
! 06c4 expect da
SDR 192 TDI (00000000000000000fdd75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f45d4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f45d4000000000000000000000);
! 06c5 expect 06
SDR 192 TDI (00000000000000000fdd75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f45dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f45dc000000000000000000000);
! 06c6 expect 3c
SDR 192 TDI (00000000000000000fdd75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f45f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f45f4000000000000000000000);
! 06c7 expect ba
SDR 192 TDI (00000000000000000fdd75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f45fc000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f45fc000000000000000000000);
! 06c8 expect 50
SDR 192 TDI (00000000000000000fdd75f4754000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4754000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4754000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4754000000000000000000000);
! 06c9 expect da
SDR 192 TDI (00000000000000000fdd75f475c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f475c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f475c000000000000000000000) TDO(0000000000000000000000000000000014400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f475c000000000000000000000);
! 06ca expect 06
SDR 192 TDI (00000000000000000fdd75f4774000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4774000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4774000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4774000000000000000000000);
! 06cb expect 36
SDR 192 TDI (00000000000000000fdd75f477c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f477c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f477c000000000000000000000);
! 06cc expect 50
SDR 192 TDI (00000000000000000fdd75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f47d4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f47d4000000000000000000000);
! 06cd expect 2e
SDR 192 TDI (00000000000000000fdd75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f47dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f47dc000000000000000000000);
! 06ce expect 21
SDR 192 TDI (00000000000000000fdd75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f47f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f47f4000000000000000000000);
! 06cf expect d7
SDR 192 TDI (00000000000000000fdd75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f47fc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f47fc000000000000000000000);
! 06d0 expect 10
SDR 192 TDI (00000000000000000fdd75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4d54000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4d54000000000000000000000);
! 06d1 expect fa
SDR 192 TDI (00000000000000000fdd75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4d5c000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4d5c000000000000000000000);
! 06d2 expect c8
SDR 192 TDI (00000000000000000fdd75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4d74000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4d74000000000000000000000);
! 06d3 expect 46
SDR 192 TDI (00000000000000000fdd75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4d7c000000000000000000000);
! 06d4 expect 17
SDR 192 TDI (00000000000000000fdd75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4dd4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4dd4000000000000000000000);
! 06d5 expect 17
SDR 192 TDI (00000000000000000fdd75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4ddc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4ddc000000000000000000000);
! 06d6 expect f9
SDR 192 TDI (00000000000000000fdd75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4df4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4df4000000000000000000000);
! 06d7 expect 06
SDR 192 TDI (00000000000000000fdd75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4dfc000000000000000000000);
! 06d8 expect 00
SDR 192 TDI (00000000000000000fdd75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4f54000000000000000000000);
! 06d9 expect 07
SDR 192 TDI (00000000000000000fdd75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4f5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4f5c000000000000000000000);
! 06da expect 44
SDR 192 TDI (00000000000000000fdd75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4f74000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4f74000000000000000000000);
! 06db expect 79
SDR 192 TDI (00000000000000000fdd75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4f7c000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4f7c000000000000000000000);
! 06dc expect 0d
SDR 192 TDI (00000000000000000fdd75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4fd4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4fd4000000000000000000000);
! 06dd expect c7
SDR 192 TDI (00000000000000000fdd75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4fdc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4fdc000000000000000000000);
! 06de expect 46
SDR 192 TDI (00000000000000000fdd75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4ff4000000000000000000000);
! 06df expect e7
SDR 192 TDI (00000000000000000fdd75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d75f4ffc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75f4ffc000000000000000000000);
! 06e0 expect 16
SDR 192 TDI (00000000000000000fdd75fc554000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc554000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc554000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc554000000000000000000000);
! 06e1 expect cf
SDR 192 TDI (00000000000000000fdd75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc55c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc55c000000000000000000000);
! 06e2 expect b9
SDR 192 TDI (00000000000000000fdd75fc574000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc574000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc574000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc574000000000000000000000);
! 06e3 expect 0b
SDR 192 TDI (00000000000000000fdd75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc57c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc57c000000000000000000000);
! 06e4 expect 46
SDR 192 TDI (00000000000000000fdd75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc5d4000000000000000000000);
! 06e5 expect e7
SDR 192 TDI (00000000000000000fdd75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc5dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc5dc000000000000000000000);
! 06e6 expect 16
SDR 192 TDI (00000000000000000fdd75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc5f4000000000000000000000);
! 06e7 expect 46
SDR 192 TDI (00000000000000000fdd75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc5fc000000000000000000000);
! 06e8 expect 02
SDR 192 TDI (00000000000000000fdd75fc754000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc754000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc754000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc754000000000000000000000);
! 06e9 expect 07
SDR 192 TDI (00000000000000000fdd75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc75c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc75c000000000000000000000);
! 06ea expect c7
SDR 192 TDI (00000000000000000fdd75fc774000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc774000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc774000000000000000000000);
! 06eb expect 46
SDR 192 TDI (00000000000000000fdd75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc77c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc77c000000000000000000000);
! 06ec expect e7
SDR 192 TDI (00000000000000000fdd75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc7d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc7d4000000000000000000000);
! 06ed expect 16
SDR 192 TDI (00000000000000000fdd75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc7dc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc7dc000000000000000000000);
! 06ee expect 46
SDR 192 TDI (00000000000000000fdd75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc7f4000000000000000000000);
! 06ef expect 02
SDR 192 TDI (00000000000000000fdd75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fc7fc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fc7fc000000000000000000000);
! 06f0 expect 07
SDR 192 TDI (00000000000000000fdd75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcd54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcd54000000000000000000000);
! 06f1 expect bf
SDR 192 TDI (00000000000000000fdd75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcd5c000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcd5c000000000000000000000);
! 06f2 expect 0b
SDR 192 TDI (00000000000000000fdd75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcd74000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcd74000000000000000000000);
! 06f3 expect 46
SDR 192 TDI (00000000000000000fdd75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcd7c000000000000000000000);
! 06f4 expect e7
SDR 192 TDI (00000000000000000fdd75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcdd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcdd4000000000000000000000);
! 06f5 expect 16
SDR 192 TDI (00000000000000000fdd75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcddc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcddc000000000000000000000);
! 06f6 expect 09
SDR 192 TDI (00000000000000000fdd75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcdf4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcdf4000000000000000000000);
! 06f7 expect 48
SDR 192 TDI (00000000000000000fdd75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcdfc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcdfc000000000000000000000);
! 06f8 expect e7
SDR 192 TDI (00000000000000000fdd75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcf54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcf54000000000000000000000);
! 06f9 expect 06
SDR 192 TDI (00000000000000000fdd75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcf5c000000000000000000000);
! 06fa expect 07
SDR 192 TDI (00000000000000000fdd75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcf74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcf74000000000000000000000);
! 06fb expect c7
SDR 192 TDI (00000000000000000fdd75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcf7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcf7c000000000000000000000);
! 06fc expect 46
SDR 192 TDI (00000000000000000fdd75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcfd4000000000000000000000);
! 06fd expect e7
SDR 192 TDI (00000000000000000fdd75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcfdc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcfdc000000000000000000000);
! 06fe expect 16
SDR 192 TDI (00000000000000000fdd75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcff4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcff4000000000000000000000);
! 06ff expect 44
SDR 192 TDI (00000000000000000fdd75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075d75fcffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd75fcffc000000000000000000000);
! 0700 expect f1
SDR 192 TDI (00000000000000000fdf7554554000000000000000000000);
SDR 192 TDI (0000000000000000075f7554554000000000000000000000);
SDR 192 TDI (0000000000000000075f7554554000000000000000000000) TDO(0000000000000000000000000000000010100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554554000000000000000000000);
! 0701 expect 06
SDR 192 TDI (00000000000000000fdf755455c000000000000000000000);
SDR 192 TDI (0000000000000000075f755455c000000000000000000000);
SDR 192 TDI (0000000000000000075f755455c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755455c000000000000000000000);
! 0702 expect 30
SDR 192 TDI (00000000000000000fdf7554574000000000000000000000);
SDR 192 TDI (0000000000000000075f7554574000000000000000000000);
SDR 192 TDI (0000000000000000075f7554574000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554574000000000000000000000);
! 0703 expect 0b
SDR 192 TDI (00000000000000000fdf755457c000000000000000000000);
SDR 192 TDI (0000000000000000075f755457c000000000000000000000);
SDR 192 TDI (0000000000000000075f755457c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755457c000000000000000000000);
! 0704 expect 28
SDR 192 TDI (00000000000000000fdf75545d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75545d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75545d4000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75545d4000000000000000000000);
! 0705 expect 07
SDR 192 TDI (00000000000000000fdf75545dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75545dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75545dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75545dc000000000000000000000);
! 0706 expect cf
SDR 192 TDI (00000000000000000fdf75545f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75545f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75545f4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75545f4000000000000000000000);
! 0707 expect 08
SDR 192 TDI (00000000000000000fdf75545fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75545fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75545fc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75545fc000000000000000000000);
! 0708 expect f9
SDR 192 TDI (00000000000000000fdf7554754000000000000000000000);
SDR 192 TDI (0000000000000000075f7554754000000000000000000000);
SDR 192 TDI (0000000000000000075f7554754000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554754000000000000000000000);
! 0709 expect 36
SDR 192 TDI (00000000000000000fdf755475c000000000000000000000);
SDR 192 TDI (0000000000000000075f755475c000000000000000000000);
SDR 192 TDI (0000000000000000075f755475c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755475c000000000000000000000);
! 070a expect 00
SDR 192 TDI (00000000000000000fdf7554774000000000000000000000);
SDR 192 TDI (0000000000000000075f7554774000000000000000000000);
SDR 192 TDI (0000000000000000075f7554774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554774000000000000000000000);
! 070b expect c7
SDR 192 TDI (00000000000000000fdf755477c000000000000000000000);
SDR 192 TDI (0000000000000000075f755477c000000000000000000000);
SDR 192 TDI (0000000000000000075f755477c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755477c000000000000000000000);
! 070c expect 09
SDR 192 TDI (00000000000000000fdf75547d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75547d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75547d4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75547d4000000000000000000000);
! 070d expect b9
SDR 192 TDI (00000000000000000fdf75547dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75547dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75547dc000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75547dc000000000000000000000);
! 070e expect 07
SDR 192 TDI (00000000000000000fdf75547f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75547f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75547f4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75547f4000000000000000000000);
! 070f expect 16
SDR 192 TDI (00000000000000000fdf75547fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75547fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75547fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75547fc000000000000000000000);
! 0710 expect 00
SDR 192 TDI (00000000000000000fdf7554d54000000000000000000000);
SDR 192 TDI (0000000000000000075f7554d54000000000000000000000);
SDR 192 TDI (0000000000000000075f7554d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554d54000000000000000000000);
! 0711 expect 46
SDR 192 TDI (00000000000000000fdf7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7554d5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554d5c000000000000000000000);
! 0712 expect 98
SDR 192 TDI (00000000000000000fdf7554d74000000000000000000000);
SDR 192 TDI (0000000000000000075f7554d74000000000000000000000);
SDR 192 TDI (0000000000000000075f7554d74000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554d74000000000000000000000);
! 0713 expect 07
SDR 192 TDI (00000000000000000fdf7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7554d7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554d7c000000000000000000000);
! 0714 expect 3c
SDR 192 TDI (00000000000000000fdf7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7554dd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554dd4000000000000000000000);
! 0715 expect ff
SDR 192 TDI (00000000000000000fdf7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f7554ddc000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554ddc000000000000000000000);
! 0716 expect 48
SDR 192 TDI (00000000000000000fdf7554df4000000000000000000000);
SDR 192 TDI (0000000000000000075f7554df4000000000000000000000);
SDR 192 TDI (0000000000000000075f7554df4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554df4000000000000000000000);
! 0717 expect 28
SDR 192 TDI (00000000000000000fdf7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f7554dfc000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554dfc000000000000000000000);
! 0718 expect 07
SDR 192 TDI (00000000000000000fdf7554f54000000000000000000000);
SDR 192 TDI (0000000000000000075f7554f54000000000000000000000);
SDR 192 TDI (0000000000000000075f7554f54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554f54000000000000000000000);
! 0719 expect 06
SDR 192 TDI (00000000000000000fdf7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7554f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554f5c000000000000000000000);
! 071a expect dc
SDR 192 TDI (00000000000000000fdf7554f74000000000000000000000);
SDR 192 TDI (0000000000000000075f7554f74000000000000000000000);
SDR 192 TDI (0000000000000000075f7554f74000000000000000000000) TDO(0000000000000000000000000000000015000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554f74000000000000000000000);
! 071b expect 46
SDR 192 TDI (00000000000000000fdf7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7554f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554f7c000000000000000000000);
! 071c expect 85
SDR 192 TDI (00000000000000000fdf7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7554fd4000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554fd4000000000000000000000);
! 071d expect 07
SDR 192 TDI (00000000000000000fdf7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f7554fdc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554fdc000000000000000000000);
! 071e expect 11
SDR 192 TDI (00000000000000000fdf7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f7554ff4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554ff4000000000000000000000);
! 071f expect 70
SDR 192 TDI (00000000000000000fdf7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f7554ffc000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7554ffc000000000000000000000);
! 0720 expect 0f
SDR 192 TDI (00000000000000000fdf755c554000000000000000000000);
SDR 192 TDI (0000000000000000075f755c554000000000000000000000);
SDR 192 TDI (0000000000000000075f755c554000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c554000000000000000000000);
! 0721 expect 07
SDR 192 TDI (00000000000000000fdf755c55c000000000000000000000);
SDR 192 TDI (0000000000000000075f755c55c000000000000000000000);
SDR 192 TDI (0000000000000000075f755c55c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c55c000000000000000000000);
! 0722 expect 46
SDR 192 TDI (00000000000000000fdf755c574000000000000000000000);
SDR 192 TDI (0000000000000000075f755c574000000000000000000000);
SDR 192 TDI (0000000000000000075f755c574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c574000000000000000000000);
! 0723 expect 77
SDR 192 TDI (00000000000000000fdf755c57c000000000000000000000);
SDR 192 TDI (0000000000000000075f755c57c000000000000000000000);
SDR 192 TDI (0000000000000000075f755c57c000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c57c000000000000000000000);
! 0724 expect 07
SDR 192 TDI (00000000000000000fdf755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f755c5d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c5d4000000000000000000000);
! 0725 expect 44
SDR 192 TDI (00000000000000000fdf755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f755c5dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c5dc000000000000000000000);
! 0726 expect 11
SDR 192 TDI (00000000000000000fdf755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f755c5f4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c5f4000000000000000000000);
! 0727 expect 07
SDR 192 TDI (00000000000000000fdf755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f755c5fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c5fc000000000000000000000);
! 0728 expect 3c
SDR 192 TDI (00000000000000000fdf755c754000000000000000000000);
SDR 192 TDI (0000000000000000075f755c754000000000000000000000);
SDR 192 TDI (0000000000000000075f755c754000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c754000000000000000000000);
! 0729 expect 83
SDR 192 TDI (00000000000000000fdf755c75c000000000000000000000);
SDR 192 TDI (0000000000000000075f755c75c000000000000000000000);
SDR 192 TDI (0000000000000000075f755c75c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c75c000000000000000000000);
! 072a expect 68
SDR 192 TDI (00000000000000000fdf755c774000000000000000000000);
SDR 192 TDI (0000000000000000075f755c774000000000000000000000);
SDR 192 TDI (0000000000000000075f755c774000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c774000000000000000000000);
! 072b expect cc
SDR 192 TDI (00000000000000000fdf755c77c000000000000000000000);
SDR 192 TDI (0000000000000000075f755c77c000000000000000000000);
SDR 192 TDI (0000000000000000075f755c77c000000000000000000000) TDO(0000000000000000000000000000000005000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c77c000000000000000000000);
! 072c expect 0e
SDR 192 TDI (00000000000000000fdf755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f755c7d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c7d4000000000000000000000);
! 072d expect 3c
SDR 192 TDI (00000000000000000fdf755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f755c7dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c7dc000000000000000000000);
! 072e expect 8d
SDR 192 TDI (00000000000000000fdf755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f755c7f4000000000000000000000) TDO(000000000000000000000000000000000510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c7f4000000000000000000000);
! 072f expect 68
SDR 192 TDI (00000000000000000fdf755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f755c7fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755c7fc000000000000000000000);
! 0730 expect 45
SDR 192 TDI (00000000000000000fdf755cd54000000000000000000000);
SDR 192 TDI (0000000000000000075f755cd54000000000000000000000);
SDR 192 TDI (0000000000000000075f755cd54000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cd54000000000000000000000);
! 0731 expect 07
SDR 192 TDI (00000000000000000fdf755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f755cd5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cd5c000000000000000000000);
! 0732 expect 3c
SDR 192 TDI (00000000000000000fdf755cd74000000000000000000000);
SDR 192 TDI (0000000000000000075f755cd74000000000000000000000);
SDR 192 TDI (0000000000000000075f755cd74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cd74000000000000000000000);
! 0733 expect 8a
SDR 192 TDI (00000000000000000fdf755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f755cd7c000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cd7c000000000000000000000);
! 0734 expect 68
SDR 192 TDI (00000000000000000fdf755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f755cdd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cdd4000000000000000000000);
! 0735 expect 11
SDR 192 TDI (00000000000000000fdf755cddc000000000000000000000);
SDR 192 TDI (0000000000000000075f755cddc000000000000000000000);
SDR 192 TDI (0000000000000000075f755cddc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cddc000000000000000000000);
! 0736 expect 07
SDR 192 TDI (00000000000000000fdf755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f755cdf4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cdf4000000000000000000000);
! 0737 expect 46
SDR 192 TDI (00000000000000000fdf755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f755cdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cdfc000000000000000000000);
! 0738 expect 02
SDR 192 TDI (00000000000000000fdf755cf54000000000000000000000);
SDR 192 TDI (0000000000000000075f755cf54000000000000000000000);
SDR 192 TDI (0000000000000000075f755cf54000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cf54000000000000000000000);
! 0739 expect 07
SDR 192 TDI (00000000000000000fdf755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f755cf5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cf5c000000000000000000000);
! 073a expect 10
SDR 192 TDI (00000000000000000fdf755cf74000000000000000000000);
SDR 192 TDI (0000000000000000075f755cf74000000000000000000000);
SDR 192 TDI (0000000000000000075f755cf74000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cf74000000000000000000000);
! 073b expect f8
SDR 192 TDI (00000000000000000fdf755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f755cf7c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cf7c000000000000000000000);
! 073c expect c2
SDR 192 TDI (00000000000000000fdf755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f755cfd4000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cfd4000000000000000000000);
! 073d expect 3c
SDR 192 TDI (00000000000000000fdf755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f755cfdc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cfdc000000000000000000000);
! 073e expect 50
SDR 192 TDI (00000000000000000fdf755cff4000000000000000000000);
SDR 192 TDI (0000000000000000075f755cff4000000000000000000000);
SDR 192 TDI (0000000000000000075f755cff4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cff4000000000000000000000);
! 073f expect 50
SDR 192 TDI (00000000000000000fdf755cffc000000000000000000000);
SDR 192 TDI (0000000000000000075f755cffc000000000000000000000);
SDR 192 TDI (0000000000000000075f755cffc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf755cffc000000000000000000000);
! 0740 expect 95
SDR 192 TDI (00000000000000000fdf7574554000000000000000000000);
SDR 192 TDI (0000000000000000075f7574554000000000000000000000);
SDR 192 TDI (0000000000000000075f7574554000000000000000000000) TDO(000000000000000000000000000000001110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574554000000000000000000000);
! 0741 expect 06
SDR 192 TDI (00000000000000000fdf757455c000000000000000000000);
SDR 192 TDI (0000000000000000075f757455c000000000000000000000);
SDR 192 TDI (0000000000000000075f757455c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757455c000000000000000000000);
! 0742 expect 44
SDR 192 TDI (00000000000000000fdf7574574000000000000000000000);
SDR 192 TDI (0000000000000000075f7574574000000000000000000000);
SDR 192 TDI (0000000000000000075f7574574000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574574000000000000000000000);
! 0743 expect 11
SDR 192 TDI (00000000000000000fdf757457c000000000000000000000);
SDR 192 TDI (0000000000000000075f757457c000000000000000000000);
SDR 192 TDI (0000000000000000075f757457c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757457c000000000000000000000);
! 0744 expect 07
SDR 192 TDI (00000000000000000fdf75745d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75745d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75745d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75745d4000000000000000000000);
! 0745 expect ca
SDR 192 TDI (00000000000000000fdf75745dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75745dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75745dc000000000000000000000) TDO(0000000000000000000000000000000004400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75745dc000000000000000000000);
! 0746 expect 46
SDR 192 TDI (00000000000000000fdf75745f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75745f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75745f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75745f4000000000000000000000);
! 0747 expect 4e
SDR 192 TDI (00000000000000000fdf75745fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75745fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75745fc000000000000000000000) TDO(000000000000000000000000000000000540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75745fc000000000000000000000);
! 0748 expect 07
SDR 192 TDI (00000000000000000fdf7574754000000000000000000000);
SDR 192 TDI (0000000000000000075f7574754000000000000000000000);
SDR 192 TDI (0000000000000000075f7574754000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574754000000000000000000000);
! 0749 expect fa
SDR 192 TDI (00000000000000000fdf757475c000000000000000000000);
SDR 192 TDI (0000000000000000075f757475c000000000000000000000);
SDR 192 TDI (0000000000000000075f757475c000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757475c000000000000000000000);
! 074a expect 46
SDR 192 TDI (00000000000000000fdf7574774000000000000000000000);
SDR 192 TDI (0000000000000000075f7574774000000000000000000000);
SDR 192 TDI (0000000000000000075f7574774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574774000000000000000000000);
! 074b expect 64
SDR 192 TDI (00000000000000000fdf757477c000000000000000000000);
SDR 192 TDI (0000000000000000075f757477c000000000000000000000);
SDR 192 TDI (0000000000000000075f757477c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757477c000000000000000000000);
! 074c expect 07
SDR 192 TDI (00000000000000000fdf75747d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75747d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75747d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75747d4000000000000000000000);
! 074d expect 07
SDR 192 TDI (00000000000000000fdf75747dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75747dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75747dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75747dc000000000000000000000);
! 074e expect c6
SDR 192 TDI (00000000000000000fdf75747f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75747f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75747f4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75747f4000000000000000000000);
! 074f expect 91
SDR 192 TDI (00000000000000000fdf75747fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75747fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75747fc000000000000000000000) TDO(000000000000000000000000000000001010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75747fc000000000000000000000);
! 0750 expect f0
SDR 192 TDI (00000000000000000fdf7574d54000000000000000000000);
SDR 192 TDI (0000000000000000075f7574d54000000000000000000000);
SDR 192 TDI (0000000000000000075f7574d54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574d54000000000000000000000);
! 0751 expect 03
SDR 192 TDI (00000000000000000fdf7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7574d5c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574d5c000000000000000000000);
! 0752 expect 29
SDR 192 TDI (00000000000000000fdf7574d74000000000000000000000);
SDR 192 TDI (0000000000000000075f7574d74000000000000000000000);
SDR 192 TDI (0000000000000000075f7574d74000000000000000000000) TDO(000000000000000000000000000000000410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574d74000000000000000000000);
! 0753 expect 07
SDR 192 TDI (00000000000000000fdf7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7574d7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574d7c000000000000000000000);
! 0754 expect d7
SDR 192 TDI (00000000000000000fdf7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7574dd4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574dd4000000000000000000000);
! 0755 expect c7
SDR 192 TDI (00000000000000000fdf7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f7574ddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574ddc000000000000000000000);
! 0756 expect a0
SDR 192 TDI (00000000000000000fdf7574df4000000000000000000000);
SDR 192 TDI (0000000000000000075f7574df4000000000000000000000);
SDR 192 TDI (0000000000000000075f7574df4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574df4000000000000000000000);
! 0757 expect 2b
SDR 192 TDI (00000000000000000fdf7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f7574dfc000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574dfc000000000000000000000);
! 0758 expect 46
SDR 192 TDI (00000000000000000fdf7574f54000000000000000000000);
SDR 192 TDI (0000000000000000075f7574f54000000000000000000000);
SDR 192 TDI (0000000000000000075f7574f54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574f54000000000000000000000);
! 0759 expect 02
SDR 192 TDI (00000000000000000fdf7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7574f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574f5c000000000000000000000);
! 075a expect 07
SDR 192 TDI (00000000000000000fdf7574f74000000000000000000000);
SDR 192 TDI (0000000000000000075f7574f74000000000000000000000);
SDR 192 TDI (0000000000000000075f7574f74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574f74000000000000000000000);
! 075b expect c7
SDR 192 TDI (00000000000000000fdf7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7574f7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574f7c000000000000000000000);
! 075c expect 46
SDR 192 TDI (00000000000000000fdf7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7574fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574fd4000000000000000000000);
! 075d expect 85
SDR 192 TDI (00000000000000000fdf7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f7574fdc000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574fdc000000000000000000000);
! 075e expect 07
SDR 192 TDI (00000000000000000fdf7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f7574ff4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574ff4000000000000000000000);
! 075f expect 11
SDR 192 TDI (00000000000000000fdf7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f7574ffc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7574ffc000000000000000000000);
! 0760 expect 48
SDR 192 TDI (00000000000000000fdf757c554000000000000000000000);
SDR 192 TDI (0000000000000000075f757c554000000000000000000000);
SDR 192 TDI (0000000000000000075f757c554000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c554000000000000000000000);
! 0761 expect 58
SDR 192 TDI (00000000000000000fdf757c55c000000000000000000000);
SDR 192 TDI (0000000000000000075f757c55c000000000000000000000);
SDR 192 TDI (0000000000000000075f757c55c000000000000000000000) TDO(000000000000000000000000000000001400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c55c000000000000000000000);
! 0762 expect 07
SDR 192 TDI (00000000000000000fdf757c574000000000000000000000);
SDR 192 TDI (0000000000000000075f757c574000000000000000000000);
SDR 192 TDI (0000000000000000075f757c574000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c574000000000000000000000);
! 0763 expect 07
SDR 192 TDI (00000000000000000fdf757c57c000000000000000000000);
SDR 192 TDI (0000000000000000075f757c57c000000000000000000000);
SDR 192 TDI (0000000000000000075f757c57c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c57c000000000000000000000);
! 0764 expect 06
SDR 192 TDI (00000000000000000fdf757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f757c5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c5d4000000000000000000000);
! 0765 expect 8d
SDR 192 TDI (00000000000000000fdf757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f757c5dc000000000000000000000) TDO(000000000000000000000000000000000510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c5dc000000000000000000000);
! 0766 expect 46
SDR 192 TDI (00000000000000000fdf757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f757c5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c5f4000000000000000000000);
! 0767 expect 85
SDR 192 TDI (00000000000000000fdf757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f757c5fc000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c5fc000000000000000000000);
! 0768 expect 07
SDR 192 TDI (00000000000000000fdf757c754000000000000000000000);
SDR 192 TDI (0000000000000000075f757c754000000000000000000000);
SDR 192 TDI (0000000000000000075f757c754000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c754000000000000000000000);
! 0769 expect 06
SDR 192 TDI (00000000000000000fdf757c75c000000000000000000000);
SDR 192 TDI (0000000000000000075f757c75c000000000000000000000);
SDR 192 TDI (0000000000000000075f757c75c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c75c000000000000000000000);
! 076a expect 8a
SDR 192 TDI (00000000000000000fdf757c774000000000000000000000);
SDR 192 TDI (0000000000000000075f757c774000000000000000000000);
SDR 192 TDI (0000000000000000075f757c774000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c774000000000000000000000);
! 076b expect 46
SDR 192 TDI (00000000000000000fdf757c77c000000000000000000000);
SDR 192 TDI (0000000000000000075f757c77c000000000000000000000);
SDR 192 TDI (0000000000000000075f757c77c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c77c000000000000000000000);
! 076c expect 85
SDR 192 TDI (00000000000000000fdf757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f757c7d4000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c7d4000000000000000000000);
! 076d expect 07
SDR 192 TDI (00000000000000000fdf757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f757c7dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c7dc000000000000000000000);
! 076e expect 36
SDR 192 TDI (00000000000000000fdf757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f757c7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c7f4000000000000000000000);
! 076f expect 23
SDR 192 TDI (00000000000000000fdf757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f757c7fc000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757c7fc000000000000000000000);
! 0770 expect 2e
SDR 192 TDI (00000000000000000fdf757cd54000000000000000000000);
SDR 192 TDI (0000000000000000075f757cd54000000000000000000000);
SDR 192 TDI (0000000000000000075f757cd54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cd54000000000000000000000);
! 0771 expect 20
SDR 192 TDI (00000000000000000fdf757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f757cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cd5c000000000000000000000);
! 0772 expect 3e
SDR 192 TDI (00000000000000000fdf757cd74000000000000000000000);
SDR 192 TDI (0000000000000000075f757cd74000000000000000000000);
SDR 192 TDI (0000000000000000075f757cd74000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cd74000000000000000000000);
! 0773 expect 01
SDR 192 TDI (00000000000000000fdf757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f757cd7c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cd7c000000000000000000000);
! 0774 expect eb
SDR 192 TDI (00000000000000000fdf757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f757cdd4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cdd4000000000000000000000);
! 0775 expect f4
SDR 192 TDI (00000000000000000fdf757cddc000000000000000000000);
SDR 192 TDI (0000000000000000075f757cddc000000000000000000000);
SDR 192 TDI (0000000000000000075f757cddc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cddc000000000000000000000);
! 0776 expect 07
SDR 192 TDI (00000000000000000fdf757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f757cdf4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cdf4000000000000000000000);
! 0777 expect 31
SDR 192 TDI (00000000000000000fdf757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f757cdfc000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cdfc000000000000000000000);
! 0778 expect 30
SDR 192 TDI (00000000000000000fdf757cf54000000000000000000000);
SDR 192 TDI (0000000000000000075f757cf54000000000000000000000);
SDR 192 TDI (0000000000000000075f757cf54000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cf54000000000000000000000);
! 0779 expect 48
SDR 192 TDI (00000000000000000fdf757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f757cf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cf5c000000000000000000000);
! 077a expect 7d
SDR 192 TDI (00000000000000000fdf757cf74000000000000000000000);
SDR 192 TDI (0000000000000000075f757cf74000000000000000000000);
SDR 192 TDI (0000000000000000075f757cf74000000000000000000000) TDO(000000000000000000000000000000001510000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cf74000000000000000000000);
! 077b expect 07
SDR 192 TDI (00000000000000000fdf757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f757cf7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cf7c000000000000000000000);
! 077c expect 29
SDR 192 TDI (00000000000000000fdf757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f757cfd4000000000000000000000) TDO(000000000000000000000000000000000410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cfd4000000000000000000000);
! 077d expect 31
SDR 192 TDI (00000000000000000fdf757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f757cfdc000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cfdc000000000000000000000);
! 077e expect 07
SDR 192 TDI (00000000000000000fdf757cff4000000000000000000000);
SDR 192 TDI (0000000000000000075f757cff4000000000000000000000);
SDR 192 TDI (0000000000000000075f757cff4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cff4000000000000000000000);
! 077f expect c6
SDR 192 TDI (00000000000000000fdf757cffc000000000000000000000);
SDR 192 TDI (0000000000000000075f757cffc000000000000000000000);
SDR 192 TDI (0000000000000000075f757cffc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf757cffc000000000000000000000);
! 0780 expect 81
SDR 192 TDI (00000000000000000fdf75d4554000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4554000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4554000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4554000000000000000000000);
! 0781 expect f0
SDR 192 TDI (00000000000000000fdf75d455c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d455c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d455c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d455c000000000000000000000);
! 0782 expect 03
SDR 192 TDI (00000000000000000fdf75d4574000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4574000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4574000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4574000000000000000000000);
! 0783 expect 28
SDR 192 TDI (00000000000000000fdf75d457c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d457c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d457c000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d457c000000000000000000000);
! 0784 expect 07
SDR 192 TDI (00000000000000000fdf75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d45d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d45d4000000000000000000000);
! 0785 expect dd
SDR 192 TDI (00000000000000000fdf75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d45dc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d45dc000000000000000000000);
! 0786 expect e6
SDR 192 TDI (00000000000000000fdf75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d45f4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d45f4000000000000000000000);
! 0787 expect 36
SDR 192 TDI (00000000000000000fdf75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d45fc000000000000000000000);
! 0788 expect 23
SDR 192 TDI (00000000000000000fdf75d4754000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4754000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4754000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4754000000000000000000000);
! 0789 expect 2e
SDR 192 TDI (00000000000000000fdf75d475c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d475c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d475c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d475c000000000000000000000);
! 078a expect 20
SDR 192 TDI (00000000000000000fdf75d4774000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4774000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4774000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4774000000000000000000000);
! 078b expect cf
SDR 192 TDI (00000000000000000fdf75d477c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d477c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d477c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d477c000000000000000000000);
! 078c expect 08
SDR 192 TDI (00000000000000000fdf75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d47d4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d47d4000000000000000000000);
! 078d expect f9
SDR 192 TDI (00000000000000000fdf75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d47dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d47dc000000000000000000000);
! 078e expect 46
SDR 192 TDI (00000000000000000fdf75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d47f4000000000000000000000);
! 078f expect 9b
SDR 192 TDI (00000000000000000fdf75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d47fc000000000000000000000) TDO(000000000000000000000000000000001450000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d47fc000000000000000000000);
! 0790 expect 07
SDR 192 TDI (00000000000000000fdf75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4d54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4d54000000000000000000000);
! 0791 expect eb
SDR 192 TDI (00000000000000000fdf75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4d5c000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4d5c000000000000000000000);
! 0792 expect f4
SDR 192 TDI (00000000000000000fdf75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4d74000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4d74000000000000000000000);
! 0793 expect 07
SDR 192 TDI (00000000000000000fdf75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4d7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4d7c000000000000000000000);
! 0794 expect 25
SDR 192 TDI (00000000000000000fdf75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4dd4000000000000000000000) TDO(000000000000000000000000000000000110000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4dd4000000000000000000000);
! 0795 expect 34
SDR 192 TDI (00000000000000000fdf75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4ddc000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4ddc000000000000000000000);
! 0796 expect 80
SDR 192 TDI (00000000000000000fdf75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4df4000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4df4000000000000000000000);
! 0797 expect 07
SDR 192 TDI (00000000000000000fdf75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4dfc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4dfc000000000000000000000);
! 0798 expect 46
SDR 192 TDI (00000000000000000fdf75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4f54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4f54000000000000000000000);
! 0799 expect 94
SDR 192 TDI (00000000000000000fdf75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4f5c000000000000000000000) TDO(000000000000000000000000000000001100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4f5c000000000000000000000);
! 079a expect 07
SDR 192 TDI (00000000000000000fdf75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4f74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4f74000000000000000000000);
! 079b expect 24
SDR 192 TDI (00000000000000000fdf75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4f7c000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4f7c000000000000000000000);
! 079c expect 7f
SDR 192 TDI (00000000000000000fdf75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4fd4000000000000000000000) TDO(000000000000000000000000000000001550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4fd4000000000000000000000);
! 079d expect 1d
SDR 192 TDI (00000000000000000fdf75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4fdc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4fdc000000000000000000000);
! 079e expect 34
SDR 192 TDI (00000000000000000fdf75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4ff4000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4ff4000000000000000000000);
! 079f expect 80
SDR 192 TDI (00000000000000000fdf75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f75d4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75d4ffc000000000000000000000);
! 07a0 expect 07
SDR 192 TDI (00000000000000000fdf75dc554000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc554000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc554000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc554000000000000000000000);
! 07a1 expect 36
SDR 192 TDI (00000000000000000fdf75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc55c000000000000000000000);
! 07a2 expect 97
SDR 192 TDI (00000000000000000fdf75dc574000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc574000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc574000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc574000000000000000000000);
! 07a3 expect 2e
SDR 192 TDI (00000000000000000fdf75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc57c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc57c000000000000000000000);
! 07a4 expect 20
SDR 192 TDI (00000000000000000fdf75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc5d4000000000000000000000);
! 07a5 expect 3e
SDR 192 TDI (00000000000000000fdf75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc5dc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc5dc000000000000000000000);
! 07a6 expect 94
SDR 192 TDI (00000000000000000fdf75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc5f4000000000000000000000) TDO(000000000000000000000000000000001100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc5f4000000000000000000000);
! 07a7 expect 30
SDR 192 TDI (00000000000000000fdf75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc5fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc5fc000000000000000000000);
! 07a8 expect 2e
SDR 192 TDI (00000000000000000fdf75dc754000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc754000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc754000000000000000000000);
! 07a9 expect 21
SDR 192 TDI (00000000000000000fdf75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc75c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc75c000000000000000000000);
! 07aa expect 3e
SDR 192 TDI (00000000000000000fdf75dc774000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc774000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc774000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc774000000000000000000000);
! 07ab expect 00
SDR 192 TDI (00000000000000000fdf75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc77c000000000000000000000);
! 07ac expect 46
SDR 192 TDI (00000000000000000fdf75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc7d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc7d4000000000000000000000);
! 07ad expect b0
SDR 192 TDI (00000000000000000fdf75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc7dc000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc7dc000000000000000000000);
! 07ae expect 06
SDR 192 TDI (00000000000000000fdf75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc7f4000000000000000000000);
! 07af expect 36
SDR 192 TDI (00000000000000000fdf75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dc7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dc7fc000000000000000000000);
! 07b0 expect 88
SDR 192 TDI (00000000000000000fdf75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcd54000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcd54000000000000000000000);
! 07b1 expect 3e
SDR 192 TDI (00000000000000000fdf75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcd5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcd5c000000000000000000000);
! 07b2 expect 00
SDR 192 TDI (00000000000000000fdf75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcd74000000000000000000000);
! 07b3 expect 36
SDR 192 TDI (00000000000000000fdf75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcd7c000000000000000000000);
! 07b4 expect be
SDR 192 TDI (00000000000000000fdf75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcdd4000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcdd4000000000000000000000);
! 07b5 expect cf
SDR 192 TDI (00000000000000000fdf75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcddc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcddc000000000000000000000);
! 07b6 expect 36
SDR 192 TDI (00000000000000000fdf75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcdf4000000000000000000000);
! 07b7 expect 80
SDR 192 TDI (00000000000000000fdf75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcdfc000000000000000000000);
! 07b8 expect f9
SDR 192 TDI (00000000000000000fdf75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcf54000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcf54000000000000000000000);
! 07b9 expect 36
SDR 192 TDI (00000000000000000fdf75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcf5c000000000000000000000);
! 07ba expect 80
SDR 192 TDI (00000000000000000fdf75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcf74000000000000000000000);
! 07bb expect 46
SDR 192 TDI (00000000000000000fdf75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcf7c000000000000000000000);
! 07bc expect a3
SDR 192 TDI (00000000000000000fdf75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcfd4000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcfd4000000000000000000000);
! 07bd expect 06
SDR 192 TDI (00000000000000000fdf75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcfdc000000000000000000000);
! 07be expect 68
SDR 192 TDI (00000000000000000fdf75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcff4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcff4000000000000000000000);
! 07bf expect ce
SDR 192 TDI (00000000000000000fdf75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075f75dcffc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75dcffc000000000000000000000);
! 07c0 expect 08
SDR 192 TDI (00000000000000000fdf75f4554000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4554000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4554000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4554000000000000000000000);
! 07c1 expect 3c
SDR 192 TDI (00000000000000000fdf75f455c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f455c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f455c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f455c000000000000000000000);
! 07c2 expect ab
SDR 192 TDI (00000000000000000fdf75f4574000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4574000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4574000000000000000000000) TDO(000000000000000000000000000000000450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4574000000000000000000000);
! 07c3 expect 48
SDR 192 TDI (00000000000000000fdf75f457c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f457c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f457c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f457c000000000000000000000);
! 07c4 expect cd
SDR 192 TDI (00000000000000000fdf75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f45d4000000000000000000000) TDO(0000000000000000000000000000000005100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f45d4000000000000000000000);
! 07c5 expect 07
SDR 192 TDI (00000000000000000fdf75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f45dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f45dc000000000000000000000);
! 07c6 expect 36
SDR 192 TDI (00000000000000000fdf75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f45f4000000000000000000000);
! 07c7 expect 7e
SDR 192 TDI (00000000000000000fdf75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f45fc000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f45fc000000000000000000000);
! 07c8 expect 3e
SDR 192 TDI (00000000000000000fdf75f4754000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4754000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4754000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4754000000000000000000000);
! 07c9 expect 01
SDR 192 TDI (00000000000000000fdf75f475c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f475c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f475c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f475c000000000000000000000);
! 07ca expect 44
SDR 192 TDI (00000000000000000fdf75f4774000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4774000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4774000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4774000000000000000000000);
! 07cb expect f6
SDR 192 TDI (00000000000000000fdf75f477c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f477c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f477c000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f477c000000000000000000000);
! 07cc expect 07
SDR 192 TDI (00000000000000000fdf75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f47d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f47d4000000000000000000000);
! 07cd expect 3c
SDR 192 TDI (00000000000000000fdf75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f47dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f47dc000000000000000000000);
! 07ce expect ad
SDR 192 TDI (00000000000000000fdf75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f47f4000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f47f4000000000000000000000);
! 07cf expect 48
SDR 192 TDI (00000000000000000fdf75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f47fc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f47fc000000000000000000000);
! 07d0 expect fc
SDR 192 TDI (00000000000000000fdf75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4d54000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4d54000000000000000000000);
! 07d1 expect 07
SDR 192 TDI (00000000000000000fdf75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4d5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4d5c000000000000000000000);
! 07d2 expect 36
SDR 192 TDI (00000000000000000fdf75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4d74000000000000000000000);
! 07d3 expect 50
SDR 192 TDI (00000000000000000fdf75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4d7c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4d7c000000000000000000000);
! 07d4 expect c7
SDR 192 TDI (00000000000000000fdf75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4dd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4dd4000000000000000000000);
! 07d5 expect a0
SDR 192 TDI (00000000000000000fdf75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4ddc000000000000000000000);
! 07d6 expect 48
SDR 192 TDI (00000000000000000fdf75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4df4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4df4000000000000000000000);
! 07d7 expect f2
SDR 192 TDI (00000000000000000fdf75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4dfc000000000000000000000) TDO(0000000000000000000000000000000010400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4dfc000000000000000000000);
! 07d8 expect 07
SDR 192 TDI (00000000000000000fdf75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4f54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4f54000000000000000000000);
! 07d9 expect 36
SDR 192 TDI (00000000000000000fdf75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4f5c000000000000000000000);
! 07da expect 7e
SDR 192 TDI (00000000000000000fdf75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4f74000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4f74000000000000000000000);
! 07db expect c7
SDR 192 TDI (00000000000000000fdf75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4f7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4f7c000000000000000000000);
! 07dc expect 3c
SDR 192 TDI (00000000000000000fdf75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4fd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4fd4000000000000000000000);
! 07dd expect 07
SDR 192 TDI (00000000000000000fdf75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4fdc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4fdc000000000000000000000);
! 07de expect 68
SDR 192 TDI (00000000000000000fdf75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4ff4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4ff4000000000000000000000);
! 07df expect f2
SDR 192 TDI (00000000000000000fdf75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f75f4ffc000000000000000000000) TDO(0000000000000000000000000000000010400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75f4ffc000000000000000000000);
! 07e0 expect 07
SDR 192 TDI (00000000000000000fdf75fc554000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc554000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc554000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc554000000000000000000000);
! 07e1 expect 3c
SDR 192 TDI (00000000000000000fdf75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc55c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc55c000000000000000000000);
! 07e2 expect 03
SDR 192 TDI (00000000000000000fdf75fc574000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc574000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc574000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc574000000000000000000000);
! 07e3 expect 68
SDR 192 TDI (00000000000000000fdf75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc57c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc57c000000000000000000000);
! 07e4 expect 79
SDR 192 TDI (00000000000000000fdf75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc5d4000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc5d4000000000000000000000);
! 07e5 expect 0d
SDR 192 TDI (00000000000000000fdf75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc5dc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc5dc000000000000000000000);
! 07e6 expect 3c
SDR 192 TDI (00000000000000000fdf75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc5f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc5f4000000000000000000000);
! 07e7 expect 05
SDR 192 TDI (00000000000000000fdf75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc5fc000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc5fc000000000000000000000);
! 07e8 expect 68
SDR 192 TDI (00000000000000000fdf75fc754000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc754000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc754000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc754000000000000000000000);
! 07e9 expect 79
SDR 192 TDI (00000000000000000fdf75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc75c000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc75c000000000000000000000);
! 07ea expect 0d
SDR 192 TDI (00000000000000000fdf75fc774000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc774000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc774000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc774000000000000000000000);
! 07eb expect 36
SDR 192 TDI (00000000000000000fdf75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc77c000000000000000000000);
! 07ec expect 50
SDR 192 TDI (00000000000000000fdf75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc7d4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc7d4000000000000000000000);
! 07ed expect 3e
SDR 192 TDI (00000000000000000fdf75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc7dc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc7dc000000000000000000000);
! 07ee expect 01
SDR 192 TDI (00000000000000000fdf75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc7f4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc7f4000000000000000000000);
! 07ef expect 30
SDR 192 TDI (00000000000000000fdf75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fc7fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fc7fc000000000000000000000);
! 07f0 expect 3e
SDR 192 TDI (00000000000000000fdf75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcd54000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcd54000000000000000000000);
! 07f1 expect b0
SDR 192 TDI (00000000000000000fdf75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcd5c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcd5c000000000000000000000);
! 07f2 expect 36
SDR 192 TDI (00000000000000000fdf75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcd74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcd74000000000000000000000);
! 07f3 expect 7e
SDR 192 TDI (00000000000000000fdf75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcd7c000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcd7c000000000000000000000);
! 07f4 expect 3e
SDR 192 TDI (00000000000000000fdf75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcdd4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcdd4000000000000000000000);
! 07f5 expect 02
SDR 192 TDI (00000000000000000fdf75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcddc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcddc000000000000000000000);
! 07f6 expect 46
SDR 192 TDI (00000000000000000fdf75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcdf4000000000000000000000);
! 07f7 expect e1
SDR 192 TDI (00000000000000000fdf75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcdfc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcdfc000000000000000000000);
! 07f8 expect 08
SDR 192 TDI (00000000000000000fdf75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcf54000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcf54000000000000000000000);
! 07f9 expect 44
SDR 192 TDI (00000000000000000fdf75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcf5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcf5c000000000000000000000);
! 07fa expect ce
SDR 192 TDI (00000000000000000fdf75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcf74000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcf74000000000000000000000);
! 07fb expect 08
SDR 192 TDI (00000000000000000fdf75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcf7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcf7c000000000000000000000);
! 07fc expect 3c
SDR 192 TDI (00000000000000000fdf75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcfd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcfd4000000000000000000000);
! 07fd expect aa
SDR 192 TDI (00000000000000000fdf75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcfdc000000000000000000000) TDO(000000000000000000000000000000000440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcfdc000000000000000000000);
! 07fe expect 48
SDR 192 TDI (00000000000000000fdf75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcff4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcff4000000000000000000000);
! 07ff expect 08
SDR 192 TDI (00000000000000000fdf75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075f75fcffc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf75fcffc000000000000000000000);
! 0800 expect 08
SDR 192 TDI (00000000000000000df57554554000000000000000000000);
SDR 192 TDI (000000000000000005757554554000000000000000000000);
SDR 192 TDI (000000000000000005757554554000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554554000000000000000000000);
! 0801 expect 36
SDR 192 TDI (00000000000000000df5755455c000000000000000000000);
SDR 192 TDI (00000000000000000575755455c000000000000000000000);
SDR 192 TDI (00000000000000000575755455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755455c000000000000000000000);
! 0802 expect 7e
SDR 192 TDI (00000000000000000df57554574000000000000000000000);
SDR 192 TDI (000000000000000005757554574000000000000000000000);
SDR 192 TDI (000000000000000005757554574000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554574000000000000000000000);
! 0803 expect 3e
SDR 192 TDI (00000000000000000df5755457c000000000000000000000);
SDR 192 TDI (00000000000000000575755457c000000000000000000000);
SDR 192 TDI (00000000000000000575755457c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755457c000000000000000000000);
! 0804 expect 03
SDR 192 TDI (00000000000000000df575545d4000000000000000000000);
SDR 192 TDI (0000000000000000057575545d4000000000000000000000);
SDR 192 TDI (0000000000000000057575545d4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575545d4000000000000000000000);
! 0805 expect 44
SDR 192 TDI (00000000000000000df575545dc000000000000000000000);
SDR 192 TDI (0000000000000000057575545dc000000000000000000000);
SDR 192 TDI (0000000000000000057575545dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575545dc000000000000000000000);
! 0806 expect f6
SDR 192 TDI (00000000000000000df575545f4000000000000000000000);
SDR 192 TDI (0000000000000000057575545f4000000000000000000000);
SDR 192 TDI (0000000000000000057575545f4000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575545f4000000000000000000000);
! 0807 expect 07
SDR 192 TDI (00000000000000000df575545fc000000000000000000000);
SDR 192 TDI (0000000000000000057575545fc000000000000000000000);
SDR 192 TDI (0000000000000000057575545fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575545fc000000000000000000000);
! 0808 expect 3c
SDR 192 TDI (00000000000000000df57554754000000000000000000000);
SDR 192 TDI (000000000000000005757554754000000000000000000000);
SDR 192 TDI (000000000000000005757554754000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554754000000000000000000000);
! 0809 expect af
SDR 192 TDI (00000000000000000df5755475c000000000000000000000);
SDR 192 TDI (00000000000000000575755475c000000000000000000000);
SDR 192 TDI (00000000000000000575755475c000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755475c000000000000000000000);
! 080a expect 48
SDR 192 TDI (00000000000000000df57554774000000000000000000000);
SDR 192 TDI (000000000000000005757554774000000000000000000000);
SDR 192 TDI (000000000000000005757554774000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554774000000000000000000000);
! 080b expect 14
SDR 192 TDI (00000000000000000df5755477c000000000000000000000);
SDR 192 TDI (00000000000000000575755477c000000000000000000000);
SDR 192 TDI (00000000000000000575755477c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755477c000000000000000000000);
! 080c expect 08
SDR 192 TDI (00000000000000000df575547d4000000000000000000000);
SDR 192 TDI (0000000000000000057575547d4000000000000000000000);
SDR 192 TDI (0000000000000000057575547d4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575547d4000000000000000000000);
! 080d expect 36
SDR 192 TDI (00000000000000000df575547dc000000000000000000000);
SDR 192 TDI (0000000000000000057575547dc000000000000000000000);
SDR 192 TDI (0000000000000000057575547dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575547dc000000000000000000000);
! 080e expect 7e
SDR 192 TDI (00000000000000000df575547f4000000000000000000000);
SDR 192 TDI (0000000000000000057575547f4000000000000000000000);
SDR 192 TDI (0000000000000000057575547f4000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575547f4000000000000000000000);
! 080f expect 3e
SDR 192 TDI (00000000000000000df575547fc000000000000000000000);
SDR 192 TDI (0000000000000000057575547fc000000000000000000000);
SDR 192 TDI (0000000000000000057575547fc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575547fc000000000000000000000);
! 0810 expect 04
SDR 192 TDI (00000000000000000df57554d54000000000000000000000);
SDR 192 TDI (000000000000000005757554d54000000000000000000000);
SDR 192 TDI (000000000000000005757554d54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554d54000000000000000000000);
! 0811 expect 44
SDR 192 TDI (00000000000000000df57554d5c000000000000000000000);
SDR 192 TDI (000000000000000005757554d5c000000000000000000000);
SDR 192 TDI (000000000000000005757554d5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554d5c000000000000000000000);
! 0812 expect f6
SDR 192 TDI (00000000000000000df57554d74000000000000000000000);
SDR 192 TDI (000000000000000005757554d74000000000000000000000);
SDR 192 TDI (000000000000000005757554d74000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554d74000000000000000000000);
! 0813 expect 07
SDR 192 TDI (00000000000000000df57554d7c000000000000000000000);
SDR 192 TDI (000000000000000005757554d7c000000000000000000000);
SDR 192 TDI (000000000000000005757554d7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554d7c000000000000000000000);
! 0814 expect 3c
SDR 192 TDI (00000000000000000df57554dd4000000000000000000000);
SDR 192 TDI (000000000000000005757554dd4000000000000000000000);
SDR 192 TDI (000000000000000005757554dd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554dd4000000000000000000000);
! 0815 expect a8
SDR 192 TDI (00000000000000000df57554ddc000000000000000000000);
SDR 192 TDI (000000000000000005757554ddc000000000000000000000);
SDR 192 TDI (000000000000000005757554ddc000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554ddc000000000000000000000);
! 0816 expect 48
SDR 192 TDI (00000000000000000df57554df4000000000000000000000);
SDR 192 TDI (000000000000000005757554df4000000000000000000000);
SDR 192 TDI (000000000000000005757554df4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554df4000000000000000000000);
! 0817 expect 28
SDR 192 TDI (00000000000000000df57554dfc000000000000000000000);
SDR 192 TDI (000000000000000005757554dfc000000000000000000000);
SDR 192 TDI (000000000000000005757554dfc000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554dfc000000000000000000000);
! 0818 expect 08
SDR 192 TDI (00000000000000000df57554f54000000000000000000000);
SDR 192 TDI (000000000000000005757554f54000000000000000000000);
SDR 192 TDI (000000000000000005757554f54000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554f54000000000000000000000);
! 0819 expect 36
SDR 192 TDI (00000000000000000df57554f5c000000000000000000000);
SDR 192 TDI (000000000000000005757554f5c000000000000000000000);
SDR 192 TDI (000000000000000005757554f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554f5c000000000000000000000);
! 081a expect 98
SDR 192 TDI (00000000000000000df57554f74000000000000000000000);
SDR 192 TDI (000000000000000005757554f74000000000000000000000);
SDR 192 TDI (000000000000000005757554f74000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554f74000000000000000000000);
! 081b expect cf
SDR 192 TDI (00000000000000000df57554f7c000000000000000000000);
SDR 192 TDI (000000000000000005757554f7c000000000000000000000);
SDR 192 TDI (000000000000000005757554f7c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554f7c000000000000000000000);
! 081c expect 08
SDR 192 TDI (00000000000000000df57554fd4000000000000000000000);
SDR 192 TDI (000000000000000005757554fd4000000000000000000000);
SDR 192 TDI (000000000000000005757554fd4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554fd4000000000000000000000);
! 081d expect f9
SDR 192 TDI (00000000000000000df57554fdc000000000000000000000);
SDR 192 TDI (000000000000000005757554fdc000000000000000000000);
SDR 192 TDI (000000000000000005757554fdc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554fdc000000000000000000000);
! 081e expect 46
SDR 192 TDI (00000000000000000df57554ff4000000000000000000000);
SDR 192 TDI (000000000000000005757554ff4000000000000000000000);
SDR 192 TDI (000000000000000005757554ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554ff4000000000000000000000);
! 081f expect 4d
SDR 192 TDI (00000000000000000df57554ffc000000000000000000000);
SDR 192 TDI (000000000000000005757554ffc000000000000000000000);
SDR 192 TDI (000000000000000005757554ffc000000000000000000000) TDO(000000000000000000000000000000000510000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57554ffc000000000000000000000);
! 0820 expect 0b
SDR 192 TDI (00000000000000000df5755c554000000000000000000000);
SDR 192 TDI (00000000000000000575755c554000000000000000000000);
SDR 192 TDI (00000000000000000575755c554000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c554000000000000000000000);
! 0821 expect 36
SDR 192 TDI (00000000000000000df5755c55c000000000000000000000);
SDR 192 TDI (00000000000000000575755c55c000000000000000000000);
SDR 192 TDI (00000000000000000575755c55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c55c000000000000000000000);
! 0822 expect 7e
SDR 192 TDI (00000000000000000df5755c574000000000000000000000);
SDR 192 TDI (00000000000000000575755c574000000000000000000000);
SDR 192 TDI (00000000000000000575755c574000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c574000000000000000000000);
! 0823 expect 3e
SDR 192 TDI (00000000000000000df5755c57c000000000000000000000);
SDR 192 TDI (00000000000000000575755c57c000000000000000000000);
SDR 192 TDI (00000000000000000575755c57c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c57c000000000000000000000);
! 0824 expect 06
SDR 192 TDI (00000000000000000df5755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000575755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000575755c5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c5d4000000000000000000000);
! 0825 expect 44
SDR 192 TDI (00000000000000000df5755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000575755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000575755c5dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c5dc000000000000000000000);
! 0826 expect f6
SDR 192 TDI (00000000000000000df5755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000575755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000575755c5f4000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c5f4000000000000000000000);
! 0827 expect 07
SDR 192 TDI (00000000000000000df5755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000575755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000575755c5fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c5fc000000000000000000000);
! 0828 expect 3c
SDR 192 TDI (00000000000000000df5755c754000000000000000000000);
SDR 192 TDI (00000000000000000575755c754000000000000000000000);
SDR 192 TDI (00000000000000000575755c754000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c754000000000000000000000);
! 0829 expect a9
SDR 192 TDI (00000000000000000df5755c75c000000000000000000000);
SDR 192 TDI (00000000000000000575755c75c000000000000000000000);
SDR 192 TDI (00000000000000000575755c75c000000000000000000000) TDO(000000000000000000000000000000000410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c75c000000000000000000000);
! 082a expect 48
SDR 192 TDI (00000000000000000df5755c774000000000000000000000);
SDR 192 TDI (00000000000000000575755c774000000000000000000000);
SDR 192 TDI (00000000000000000575755c774000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c774000000000000000000000);
! 082b expect 41
SDR 192 TDI (00000000000000000df5755c77c000000000000000000000);
SDR 192 TDI (00000000000000000575755c77c000000000000000000000);
SDR 192 TDI (00000000000000000575755c77c000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c77c000000000000000000000);
! 082c expect 08
SDR 192 TDI (00000000000000000df5755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000575755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000575755c7d4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c7d4000000000000000000000);
! 082d expect 36
SDR 192 TDI (00000000000000000df5755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000575755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000575755c7dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c7dc000000000000000000000);
! 082e expect 7e
SDR 192 TDI (00000000000000000df5755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000575755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000575755c7f4000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c7f4000000000000000000000);
! 082f expect 3e
SDR 192 TDI (00000000000000000df5755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000575755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000575755c7fc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755c7fc000000000000000000000);
! 0830 expect 07
SDR 192 TDI (00000000000000000df5755cd54000000000000000000000);
SDR 192 TDI (00000000000000000575755cd54000000000000000000000);
SDR 192 TDI (00000000000000000575755cd54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cd54000000000000000000000);
! 0831 expect 46
SDR 192 TDI (00000000000000000df5755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000575755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000575755cd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cd5c000000000000000000000);
! 0832 expect e1
SDR 192 TDI (00000000000000000df5755cd74000000000000000000000);
SDR 192 TDI (00000000000000000575755cd74000000000000000000000);
SDR 192 TDI (00000000000000000575755cd74000000000000000000000) TDO(0000000000000000000000000000000000100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cd74000000000000000000000);
! 0833 expect 08
SDR 192 TDI (00000000000000000df5755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000575755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000575755cd7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cd7c000000000000000000000);
! 0834 expect 46
SDR 192 TDI (00000000000000000df5755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000575755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000575755cdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cdd4000000000000000000000);
! 0835 expect 10
SDR 192 TDI (00000000000000000df5755cddc000000000000000000000);
SDR 192 TDI (00000000000000000575755cddc000000000000000000000);
SDR 192 TDI (00000000000000000575755cddc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cddc000000000000000000000);
! 0836 expect 0b
SDR 192 TDI (00000000000000000df5755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000575755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000575755cdf4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cdf4000000000000000000000);
! 0837 expect 36
SDR 192 TDI (00000000000000000df5755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000575755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000575755cdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cdfc000000000000000000000);
! 0838 expect 98
SDR 192 TDI (00000000000000000df5755cf54000000000000000000000);
SDR 192 TDI (00000000000000000575755cf54000000000000000000000);
SDR 192 TDI (00000000000000000575755cf54000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cf54000000000000000000000);
! 0839 expect 2e
SDR 192 TDI (00000000000000000df5755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000575755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000575755cf5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cf5c000000000000000000000);
! 083a expect 21
SDR 192 TDI (00000000000000000df5755cf74000000000000000000000);
SDR 192 TDI (00000000000000000575755cf74000000000000000000000);
SDR 192 TDI (00000000000000000575755cf74000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cf74000000000000000000000);
! 083b expect cf
SDR 192 TDI (00000000000000000df5755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000575755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000575755cf7c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cf7c000000000000000000000);
! 083c expect 09
SDR 192 TDI (00000000000000000df5755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000575755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000575755cfd4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cfd4000000000000000000000);
! 083d expect f9
SDR 192 TDI (00000000000000000df5755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000575755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000575755cfdc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cfdc000000000000000000000);
! 083e expect 44
SDR 192 TDI (00000000000000000df5755cff4000000000000000000000);
SDR 192 TDI (00000000000000000575755cff4000000000000000000000);
SDR 192 TDI (00000000000000000575755cff4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cff4000000000000000000000);
! 083f expect ce
SDR 192 TDI (00000000000000000df5755cffc000000000000000000000);
SDR 192 TDI (00000000000000000575755cffc000000000000000000000);
SDR 192 TDI (00000000000000000575755cffc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5755cffc000000000000000000000);
! 0840 expect 08
SDR 192 TDI (00000000000000000df57574554000000000000000000000);
SDR 192 TDI (000000000000000005757574554000000000000000000000);
SDR 192 TDI (000000000000000005757574554000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574554000000000000000000000);
! 0841 expect 3c
SDR 192 TDI (00000000000000000df5757455c000000000000000000000);
SDR 192 TDI (00000000000000000575757455c000000000000000000000);
SDR 192 TDI (00000000000000000575757455c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757455c000000000000000000000);
! 0842 expect de
SDR 192 TDI (00000000000000000df57574574000000000000000000000);
SDR 192 TDI (000000000000000005757574574000000000000000000000);
SDR 192 TDI (000000000000000005757574574000000000000000000000) TDO(0000000000000000000000000000000015400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574574000000000000000000000);
! 0843 expect 48
SDR 192 TDI (00000000000000000df5757457c000000000000000000000);
SDR 192 TDI (00000000000000000575757457c000000000000000000000);
SDR 192 TDI (00000000000000000575757457c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757457c000000000000000000000);
! 0844 expect 4d
SDR 192 TDI (00000000000000000df575745d4000000000000000000000);
SDR 192 TDI (0000000000000000057575745d4000000000000000000000);
SDR 192 TDI (0000000000000000057575745d4000000000000000000000) TDO(000000000000000000000000000000000510000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575745d4000000000000000000000);
! 0845 expect 08
SDR 192 TDI (00000000000000000df575745dc000000000000000000000);
SDR 192 TDI (0000000000000000057575745dc000000000000000000000);
SDR 192 TDI (0000000000000000057575745dc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575745dc000000000000000000000);
! 0846 expect 36
SDR 192 TDI (00000000000000000df575745f4000000000000000000000);
SDR 192 TDI (0000000000000000057575745f4000000000000000000000);
SDR 192 TDI (0000000000000000057575745f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575745f4000000000000000000000);
! 0847 expect 7e
SDR 192 TDI (00000000000000000df575745fc000000000000000000000);
SDR 192 TDI (0000000000000000057575745fc000000000000000000000);
SDR 192 TDI (0000000000000000057575745fc000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575745fc000000000000000000000);
! 0848 expect 3e
SDR 192 TDI (00000000000000000df57574754000000000000000000000);
SDR 192 TDI (000000000000000005757574754000000000000000000000);
SDR 192 TDI (000000000000000005757574754000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574754000000000000000000000);
! 0849 expect 05
SDR 192 TDI (00000000000000000df5757475c000000000000000000000);
SDR 192 TDI (00000000000000000575757475c000000000000000000000);
SDR 192 TDI (00000000000000000575757475c000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757475c000000000000000000000);
! 084a expect 44
SDR 192 TDI (00000000000000000df57574774000000000000000000000);
SDR 192 TDI (000000000000000005757574774000000000000000000000);
SDR 192 TDI (000000000000000005757574774000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574774000000000000000000000);
! 084b expect f6
SDR 192 TDI (00000000000000000df5757477c000000000000000000000);
SDR 192 TDI (00000000000000000575757477c000000000000000000000);
SDR 192 TDI (00000000000000000575757477c000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757477c000000000000000000000);
! 084c expect 07
SDR 192 TDI (00000000000000000df575747d4000000000000000000000);
SDR 192 TDI (0000000000000000057575747d4000000000000000000000);
SDR 192 TDI (0000000000000000057575747d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575747d4000000000000000000000);
! 084d expect 3c
SDR 192 TDI (00000000000000000df575747dc000000000000000000000);
SDR 192 TDI (0000000000000000057575747dc000000000000000000000);
SDR 192 TDI (0000000000000000057575747dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575747dc000000000000000000000);
! 084e expect bc
SDR 192 TDI (00000000000000000df575747f4000000000000000000000);
SDR 192 TDI (0000000000000000057575747f4000000000000000000000);
SDR 192 TDI (0000000000000000057575747f4000000000000000000000) TDO(000000000000000000000000000000001500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575747f4000000000000000000000);
! 084f expect 48
SDR 192 TDI (00000000000000000df575747fc000000000000000000000);
SDR 192 TDI (0000000000000000057575747fc000000000000000000000);
SDR 192 TDI (0000000000000000057575747fc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575747fc000000000000000000000);
! 0850 expect 70
SDR 192 TDI (00000000000000000df57574d54000000000000000000000);
SDR 192 TDI (000000000000000005757574d54000000000000000000000);
SDR 192 TDI (000000000000000005757574d54000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574d54000000000000000000000);
! 0851 expect 08
SDR 192 TDI (00000000000000000df57574d5c000000000000000000000);
SDR 192 TDI (000000000000000005757574d5c000000000000000000000);
SDR 192 TDI (000000000000000005757574d5c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574d5c000000000000000000000);
! 0852 expect 36
SDR 192 TDI (00000000000000000df57574d74000000000000000000000);
SDR 192 TDI (000000000000000005757574d74000000000000000000000);
SDR 192 TDI (000000000000000005757574d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574d74000000000000000000000);
! 0853 expect 80
SDR 192 TDI (00000000000000000df57574d7c000000000000000000000);
SDR 192 TDI (000000000000000005757574d7c000000000000000000000);
SDR 192 TDI (000000000000000005757574d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574d7c000000000000000000000);
! 0854 expect cf
SDR 192 TDI (00000000000000000df57574dd4000000000000000000000);
SDR 192 TDI (000000000000000005757574dd4000000000000000000000);
SDR 192 TDI (000000000000000005757574dd4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574dd4000000000000000000000);
! 0855 expect 08
SDR 192 TDI (00000000000000000df57574ddc000000000000000000000);
SDR 192 TDI (000000000000000005757574ddc000000000000000000000);
SDR 192 TDI (000000000000000005757574ddc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574ddc000000000000000000000);
! 0856 expect f9
SDR 192 TDI (00000000000000000df57574df4000000000000000000000);
SDR 192 TDI (000000000000000005757574df4000000000000000000000);
SDR 192 TDI (000000000000000005757574df4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574df4000000000000000000000);
! 0857 expect 46
SDR 192 TDI (00000000000000000df57574dfc000000000000000000000);
SDR 192 TDI (000000000000000005757574dfc000000000000000000000);
SDR 192 TDI (000000000000000005757574dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574dfc000000000000000000000);
! 0858 expect a3
SDR 192 TDI (00000000000000000df57574f54000000000000000000000);
SDR 192 TDI (000000000000000005757574f54000000000000000000000);
SDR 192 TDI (000000000000000005757574f54000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574f54000000000000000000000);
! 0859 expect 06
SDR 192 TDI (00000000000000000df57574f5c000000000000000000000);
SDR 192 TDI (000000000000000005757574f5c000000000000000000000);
SDR 192 TDI (000000000000000005757574f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574f5c000000000000000000000);
! 085a expect 3c
SDR 192 TDI (00000000000000000df57574f74000000000000000000000);
SDR 192 TDI (000000000000000005757574f74000000000000000000000);
SDR 192 TDI (000000000000000005757574f74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574f74000000000000000000000);
! 085b expect bd
SDR 192 TDI (00000000000000000df57574f7c000000000000000000000);
SDR 192 TDI (000000000000000005757574f7c000000000000000000000);
SDR 192 TDI (000000000000000005757574f7c000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574f7c000000000000000000000);
! 085c expect 68
SDR 192 TDI (00000000000000000df57574fd4000000000000000000000);
SDR 192 TDI (000000000000000005757574fd4000000000000000000000);
SDR 192 TDI (000000000000000005757574fd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574fd4000000000000000000000);
! 085d expect b6
SDR 192 TDI (00000000000000000df57574fdc000000000000000000000);
SDR 192 TDI (000000000000000005757574fdc000000000000000000000);
SDR 192 TDI (000000000000000005757574fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574fdc000000000000000000000);
! 085e expect 08
SDR 192 TDI (00000000000000000df57574ff4000000000000000000000);
SDR 192 TDI (000000000000000005757574ff4000000000000000000000);
SDR 192 TDI (000000000000000005757574ff4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574ff4000000000000000000000);
! 085f expect 3c
SDR 192 TDI (00000000000000000df57574ffc000000000000000000000);
SDR 192 TDI (000000000000000005757574ffc000000000000000000000);
SDR 192 TDI (000000000000000005757574ffc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57574ffc000000000000000000000);
! 0860 expect be
SDR 192 TDI (00000000000000000df5757c554000000000000000000000);
SDR 192 TDI (00000000000000000575757c554000000000000000000000);
SDR 192 TDI (00000000000000000575757c554000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c554000000000000000000000);
! 0861 expect 68
SDR 192 TDI (00000000000000000df5757c55c000000000000000000000);
SDR 192 TDI (00000000000000000575757c55c000000000000000000000);
SDR 192 TDI (00000000000000000575757c55c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c55c000000000000000000000);
! 0862 expect c4
SDR 192 TDI (00000000000000000df5757c574000000000000000000000);
SDR 192 TDI (00000000000000000575757c574000000000000000000000);
SDR 192 TDI (00000000000000000575757c574000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c574000000000000000000000);
! 0863 expect 08
SDR 192 TDI (00000000000000000df5757c57c000000000000000000000);
SDR 192 TDI (00000000000000000575757c57c000000000000000000000);
SDR 192 TDI (00000000000000000575757c57c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c57c000000000000000000000);
! 0864 expect 36
SDR 192 TDI (00000000000000000df5757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000575757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000575757c5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c5d4000000000000000000000);
! 0865 expect 80
SDR 192 TDI (00000000000000000df5757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000575757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000575757c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c5dc000000000000000000000);
! 0866 expect cf
SDR 192 TDI (00000000000000000df5757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000575757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000575757c5f4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c5f4000000000000000000000);
! 0867 expect 09
SDR 192 TDI (00000000000000000df5757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000575757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000575757c5fc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c5fc000000000000000000000);
! 0868 expect f9
SDR 192 TDI (00000000000000000df5757c754000000000000000000000);
SDR 192 TDI (00000000000000000575757c754000000000000000000000);
SDR 192 TDI (00000000000000000575757c754000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c754000000000000000000000);
! 0869 expect 36
SDR 192 TDI (00000000000000000df5757c75c000000000000000000000);
SDR 192 TDI (00000000000000000575757c75c000000000000000000000);
SDR 192 TDI (00000000000000000575757c75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c75c000000000000000000000);
! 086a expect 7e
SDR 192 TDI (00000000000000000df5757c774000000000000000000000);
SDR 192 TDI (00000000000000000575757c774000000000000000000000);
SDR 192 TDI (00000000000000000575757c774000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c774000000000000000000000);
! 086b expect 3e
SDR 192 TDI (00000000000000000df5757c77c000000000000000000000);
SDR 192 TDI (00000000000000000575757c77c000000000000000000000);
SDR 192 TDI (00000000000000000575757c77c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c77c000000000000000000000);
! 086c expect 09
SDR 192 TDI (00000000000000000df5757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000575757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000575757c7d4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c7d4000000000000000000000);
! 086d expect 44
SDR 192 TDI (00000000000000000df5757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000575757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000575757c7dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c7dc000000000000000000000);
! 086e expect f6
SDR 192 TDI (00000000000000000df5757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000575757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000575757c7f4000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c7f4000000000000000000000);
! 086f expect 07
SDR 192 TDI (00000000000000000df5757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000575757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000575757c7fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757c7fc000000000000000000000);
! 0870 expect 3c
SDR 192 TDI (00000000000000000df5757cd54000000000000000000000);
SDR 192 TDI (00000000000000000575757cd54000000000000000000000);
SDR 192 TDI (00000000000000000575757cd54000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cd54000000000000000000000);
! 0871 expect bd
SDR 192 TDI (00000000000000000df5757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000575757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000575757cd5c000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cd5c000000000000000000000);
! 0872 expect 48
SDR 192 TDI (00000000000000000df5757cd74000000000000000000000);
SDR 192 TDI (00000000000000000575757cd74000000000000000000000);
SDR 192 TDI (00000000000000000575757cd74000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cd74000000000000000000000);
! 0873 expect 93
SDR 192 TDI (00000000000000000df5757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000575757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000575757cd7c000000000000000000000) TDO(000000000000000000000000000000001050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cd7c000000000000000000000);
! 0874 expect 08
SDR 192 TDI (00000000000000000df5757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000575757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000575757cdd4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cdd4000000000000000000000);
! 0875 expect 36
SDR 192 TDI (00000000000000000df5757cddc000000000000000000000);
SDR 192 TDI (00000000000000000575757cddc000000000000000000000);
SDR 192 TDI (00000000000000000575757cddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cddc000000000000000000000);
! 0876 expect 80
SDR 192 TDI (00000000000000000df5757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000575757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000575757cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cdf4000000000000000000000);
! 0877 expect cf
SDR 192 TDI (00000000000000000df5757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000575757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000575757cdfc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cdfc000000000000000000000);
! 0878 expect 08
SDR 192 TDI (00000000000000000df5757cf54000000000000000000000);
SDR 192 TDI (00000000000000000575757cf54000000000000000000000);
SDR 192 TDI (00000000000000000575757cf54000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cf54000000000000000000000);
! 0879 expect f9
SDR 192 TDI (00000000000000000df5757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000575757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000575757cf5c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cf5c000000000000000000000);
! 087a expect 46
SDR 192 TDI (00000000000000000df5757cf74000000000000000000000);
SDR 192 TDI (00000000000000000575757cf74000000000000000000000);
SDR 192 TDI (00000000000000000575757cf74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cf74000000000000000000000);
! 087b expect a3
SDR 192 TDI (00000000000000000df5757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000575757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000575757cf7c000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cf7c000000000000000000000);
! 087c expect 06
SDR 192 TDI (00000000000000000df5757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000575757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000575757cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cfd4000000000000000000000);
! 087d expect 3c
SDR 192 TDI (00000000000000000df5757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000575757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000575757cfdc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cfdc000000000000000000000);
! 087e expect bc
SDR 192 TDI (00000000000000000df5757cff4000000000000000000000);
SDR 192 TDI (00000000000000000575757cff4000000000000000000000);
SDR 192 TDI (00000000000000000575757cff4000000000000000000000) TDO(000000000000000000000000000000001500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cff4000000000000000000000);
! 087f expect 68
SDR 192 TDI (00000000000000000df5757cffc000000000000000000000);
SDR 192 TDI (00000000000000000575757cffc000000000000000000000);
SDR 192 TDI (00000000000000000575757cffc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5757cffc000000000000000000000);
! 0880 expect b6
SDR 192 TDI (00000000000000000df575d4554000000000000000000000);
SDR 192 TDI (0000000000000000057575d4554000000000000000000000);
SDR 192 TDI (0000000000000000057575d4554000000000000000000000) TDO(000000000000000000000000000000001140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4554000000000000000000000);
! 0881 expect 08
SDR 192 TDI (00000000000000000df575d455c000000000000000000000);
SDR 192 TDI (0000000000000000057575d455c000000000000000000000);
SDR 192 TDI (0000000000000000057575d455c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d455c000000000000000000000);
! 0882 expect 3c
SDR 192 TDI (00000000000000000df575d4574000000000000000000000);
SDR 192 TDI (0000000000000000057575d4574000000000000000000000);
SDR 192 TDI (0000000000000000057575d4574000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4574000000000000000000000);
! 0883 expect be
SDR 192 TDI (00000000000000000df575d457c000000000000000000000);
SDR 192 TDI (0000000000000000057575d457c000000000000000000000);
SDR 192 TDI (0000000000000000057575d457c000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d457c000000000000000000000);
! 0884 expect 68
SDR 192 TDI (00000000000000000df575d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057575d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057575d45d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d45d4000000000000000000000);
! 0885 expect bd
SDR 192 TDI (00000000000000000df575d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057575d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057575d45dc000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d45dc000000000000000000000);
! 0886 expect 08
SDR 192 TDI (00000000000000000df575d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057575d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057575d45f4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d45f4000000000000000000000);
! 0887 expect 36
SDR 192 TDI (00000000000000000df575d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057575d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057575d45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d45fc000000000000000000000);
! 0888 expect 80
SDR 192 TDI (00000000000000000df575d4754000000000000000000000);
SDR 192 TDI (0000000000000000057575d4754000000000000000000000);
SDR 192 TDI (0000000000000000057575d4754000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4754000000000000000000000);
! 0889 expect cf
SDR 192 TDI (00000000000000000df575d475c000000000000000000000);
SDR 192 TDI (0000000000000000057575d475c000000000000000000000);
SDR 192 TDI (0000000000000000057575d475c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d475c000000000000000000000);
! 088a expect 09
SDR 192 TDI (00000000000000000df575d4774000000000000000000000);
SDR 192 TDI (0000000000000000057575d4774000000000000000000000);
SDR 192 TDI (0000000000000000057575d4774000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4774000000000000000000000);
! 088b expect f9
SDR 192 TDI (00000000000000000df575d477c000000000000000000000);
SDR 192 TDI (0000000000000000057575d477c000000000000000000000);
SDR 192 TDI (0000000000000000057575d477c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d477c000000000000000000000);
! 088c expect 36
SDR 192 TDI (00000000000000000df575d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057575d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057575d47d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d47d4000000000000000000000);
! 088d expect 7e
SDR 192 TDI (00000000000000000df575d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057575d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057575d47dc000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d47dc000000000000000000000);
! 088e expect 3e
SDR 192 TDI (00000000000000000df575d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057575d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057575d47f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d47f4000000000000000000000);
! 088f expect 0a
SDR 192 TDI (00000000000000000df575d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057575d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057575d47fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d47fc000000000000000000000);
! 0890 expect 44
SDR 192 TDI (00000000000000000df575d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057575d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057575d4d54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4d54000000000000000000000);
! 0891 expect f6
SDR 192 TDI (00000000000000000df575d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057575d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057575d4d5c000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4d5c000000000000000000000);
! 0892 expect 07
SDR 192 TDI (00000000000000000df575d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057575d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057575d4d74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4d74000000000000000000000);
! 0893 expect 3c
SDR 192 TDI (00000000000000000df575d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057575d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057575d4d7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4d7c000000000000000000000);
! 0894 expect be
SDR 192 TDI (00000000000000000df575d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057575d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057575d4dd4000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4dd4000000000000000000000);
! 0895 expect 48
SDR 192 TDI (00000000000000000df575d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057575d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057575d4ddc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4ddc000000000000000000000);
! 0896 expect cb
SDR 192 TDI (00000000000000000df575d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057575d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057575d4df4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4df4000000000000000000000);
! 0897 expect 08
SDR 192 TDI (00000000000000000df575d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057575d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057575d4dfc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4dfc000000000000000000000);
! 0898 expect 36
SDR 192 TDI (00000000000000000df575d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057575d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057575d4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4f54000000000000000000000);
! 0899 expect 80
SDR 192 TDI (00000000000000000df575d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057575d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057575d4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4f5c000000000000000000000);
! 089a expect cf
SDR 192 TDI (00000000000000000df575d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057575d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057575d4f74000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4f74000000000000000000000);
! 089b expect 08
SDR 192 TDI (00000000000000000df575d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057575d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057575d4f7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4f7c000000000000000000000);
! 089c expect f9
SDR 192 TDI (00000000000000000df575d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057575d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057575d4fd4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4fd4000000000000000000000);
! 089d expect 46
SDR 192 TDI (00000000000000000df575d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057575d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057575d4fdc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4fdc000000000000000000000);
! 089e expect a3
SDR 192 TDI (00000000000000000df575d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057575d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057575d4ff4000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4ff4000000000000000000000);
! 089f expect 06
SDR 192 TDI (00000000000000000df575d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057575d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057575d4ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575d4ffc000000000000000000000);
! 08a0 expect 3c
SDR 192 TDI (00000000000000000df575dc554000000000000000000000);
SDR 192 TDI (0000000000000000057575dc554000000000000000000000);
SDR 192 TDI (0000000000000000057575dc554000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc554000000000000000000000);
! 08a1 expect bc
SDR 192 TDI (00000000000000000df575dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057575dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057575dc55c000000000000000000000) TDO(000000000000000000000000000000001500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc55c000000000000000000000);
! 08a2 expect 68
SDR 192 TDI (00000000000000000df575dc574000000000000000000000);
SDR 192 TDI (0000000000000000057575dc574000000000000000000000);
SDR 192 TDI (0000000000000000057575dc574000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc574000000000000000000000);
! 08a3 expect c4
SDR 192 TDI (00000000000000000df575dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057575dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057575dc57c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc57c000000000000000000000);
! 08a4 expect 08
SDR 192 TDI (00000000000000000df575dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057575dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057575dc5d4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc5d4000000000000000000000);
! 08a5 expect 3c
SDR 192 TDI (00000000000000000df575dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057575dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057575dc5dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc5dc000000000000000000000);
! 08a6 expect bd
SDR 192 TDI (00000000000000000df575dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057575dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057575dc5f4000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc5f4000000000000000000000);
! 08a7 expect 68
SDR 192 TDI (00000000000000000df575dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057575dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057575dc5fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc5fc000000000000000000000);
! 08a8 expect bd
SDR 192 TDI (00000000000000000df575dc754000000000000000000000);
SDR 192 TDI (0000000000000000057575dc754000000000000000000000);
SDR 192 TDI (0000000000000000057575dc754000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc754000000000000000000000);
! 08a9 expect 08
SDR 192 TDI (00000000000000000df575dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057575dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057575dc75c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc75c000000000000000000000);
! 08aa expect 36
SDR 192 TDI (00000000000000000df575dc774000000000000000000000);
SDR 192 TDI (0000000000000000057575dc774000000000000000000000);
SDR 192 TDI (0000000000000000057575dc774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc774000000000000000000000);
! 08ab expect 80
SDR 192 TDI (00000000000000000df575dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057575dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057575dc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc77c000000000000000000000);
! 08ac expect cf
SDR 192 TDI (00000000000000000df575dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057575dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057575dc7d4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc7d4000000000000000000000);
! 08ad expect 09
SDR 192 TDI (00000000000000000df575dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057575dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057575dc7dc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc7dc000000000000000000000);
! 08ae expect f9
SDR 192 TDI (00000000000000000df575dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057575dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057575dc7f4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc7f4000000000000000000000);
! 08af expect 36
SDR 192 TDI (00000000000000000df575dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057575dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057575dc7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dc7fc000000000000000000000);
! 08b0 expect 7e
SDR 192 TDI (00000000000000000df575dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057575dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057575dcd54000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcd54000000000000000000000);
! 08b1 expect 3e
SDR 192 TDI (00000000000000000df575dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057575dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057575dcd5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcd5c000000000000000000000);
! 08b2 expect 0b
SDR 192 TDI (00000000000000000df575dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057575dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057575dcd74000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcd74000000000000000000000);
! 08b3 expect 44
SDR 192 TDI (00000000000000000df575dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057575dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057575dcd7c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcd7c000000000000000000000);
! 08b4 expect f6
SDR 192 TDI (00000000000000000df575dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057575dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057575dcdd4000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcdd4000000000000000000000);
! 08b5 expect 07
SDR 192 TDI (00000000000000000df575dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057575dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057575dcddc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcddc000000000000000000000);
! 08b6 expect 36
SDR 192 TDI (00000000000000000df575dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057575dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057575dcdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcdf4000000000000000000000);
! 08b7 expect 7e
SDR 192 TDI (00000000000000000df575dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057575dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057575dcdfc000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcdfc000000000000000000000);
! 08b8 expect 3e
SDR 192 TDI (00000000000000000df575dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057575dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057575dcf54000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcf54000000000000000000000);
! 08b9 expect 0c
SDR 192 TDI (00000000000000000df575dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057575dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057575dcf5c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcf5c000000000000000000000);
! 08ba expect 44
SDR 192 TDI (00000000000000000df575dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057575dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057575dcf74000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcf74000000000000000000000);
! 08bb expect f6
SDR 192 TDI (00000000000000000df575dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057575dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057575dcf7c000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcf7c000000000000000000000);
! 08bc expect 07
SDR 192 TDI (00000000000000000df575dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057575dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057575dcfd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcfd4000000000000000000000);
! 08bd expect 36
SDR 192 TDI (00000000000000000df575dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057575dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057575dcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcfdc000000000000000000000);
! 08be expect 7e
SDR 192 TDI (00000000000000000df575dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057575dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057575dcff4000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcff4000000000000000000000);
! 08bf expect 3e
SDR 192 TDI (00000000000000000df575dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057575dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057575dcffc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575dcffc000000000000000000000);
! 08c0 expect 0d
SDR 192 TDI (00000000000000000df575f4554000000000000000000000);
SDR 192 TDI (0000000000000000057575f4554000000000000000000000);
SDR 192 TDI (0000000000000000057575f4554000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4554000000000000000000000);
! 08c1 expect 44
SDR 192 TDI (00000000000000000df575f455c000000000000000000000);
SDR 192 TDI (0000000000000000057575f455c000000000000000000000);
SDR 192 TDI (0000000000000000057575f455c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f455c000000000000000000000);
! 08c2 expect f6
SDR 192 TDI (00000000000000000df575f4574000000000000000000000);
SDR 192 TDI (0000000000000000057575f4574000000000000000000000);
SDR 192 TDI (0000000000000000057575f4574000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4574000000000000000000000);
! 08c3 expect 07
SDR 192 TDI (00000000000000000df575f457c000000000000000000000);
SDR 192 TDI (0000000000000000057575f457c000000000000000000000);
SDR 192 TDI (0000000000000000057575f457c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f457c000000000000000000000);
! 08c4 expect 36
SDR 192 TDI (00000000000000000df575f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057575f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057575f45d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f45d4000000000000000000000);
! 08c5 expect 7e
SDR 192 TDI (00000000000000000df575f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057575f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057575f45dc000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f45dc000000000000000000000);
! 08c6 expect 3e
SDR 192 TDI (00000000000000000df575f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057575f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057575f45f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f45f4000000000000000000000);
! 08c7 expect 0e
SDR 192 TDI (00000000000000000df575f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057575f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057575f45fc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f45fc000000000000000000000);
! 08c8 expect 44
SDR 192 TDI (00000000000000000df575f4754000000000000000000000);
SDR 192 TDI (0000000000000000057575f4754000000000000000000000);
SDR 192 TDI (0000000000000000057575f4754000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4754000000000000000000000);
! 08c9 expect f6
SDR 192 TDI (00000000000000000df575f475c000000000000000000000);
SDR 192 TDI (0000000000000000057575f475c000000000000000000000);
SDR 192 TDI (0000000000000000057575f475c000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f475c000000000000000000000);
! 08ca expect 07
SDR 192 TDI (00000000000000000df575f4774000000000000000000000);
SDR 192 TDI (0000000000000000057575f4774000000000000000000000);
SDR 192 TDI (0000000000000000057575f4774000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4774000000000000000000000);
! 08cb expect 46
SDR 192 TDI (00000000000000000df575f477c000000000000000000000);
SDR 192 TDI (0000000000000000057575f477c000000000000000000000);
SDR 192 TDI (0000000000000000057575f477c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f477c000000000000000000000);
! 08cc expect cb
SDR 192 TDI (00000000000000000df575f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057575f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057575f47d4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f47d4000000000000000000000);
! 08cd expect 06
SDR 192 TDI (00000000000000000df575f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057575f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057575f47dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f47dc000000000000000000000);
! 08ce expect 36
SDR 192 TDI (00000000000000000df575f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057575f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057575f47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f47f4000000000000000000000);
! 08cf expect 80
SDR 192 TDI (00000000000000000df575f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057575f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057575f47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f47fc000000000000000000000);
! 08d0 expect 2e
SDR 192 TDI (00000000000000000df575f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057575f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057575f4d54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4d54000000000000000000000);
! 08d1 expect 21
SDR 192 TDI (00000000000000000df575f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057575f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057575f4d5c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4d5c000000000000000000000);
! 08d2 expect cf
SDR 192 TDI (00000000000000000df575f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057575f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057575f4d74000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4d74000000000000000000000);
! 08d3 expect 08
SDR 192 TDI (00000000000000000df575f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057575f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057575f4d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4d7c000000000000000000000);
! 08d4 expect f9
SDR 192 TDI (00000000000000000df575f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057575f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057575f4dd4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4dd4000000000000000000000);
! 08d5 expect 36
SDR 192 TDI (00000000000000000df575f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057575f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057575f4ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4ddc000000000000000000000);
! 08d6 expect bf
SDR 192 TDI (00000000000000000df575f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057575f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057575f4df4000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4df4000000000000000000000);
! 08d7 expect c7
SDR 192 TDI (00000000000000000df575f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057575f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057575f4dfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4dfc000000000000000000000);
! 08d8 expect 09
SDR 192 TDI (00000000000000000df575f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057575f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057575f4f54000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4f54000000000000000000000);
! 08d9 expect b9
SDR 192 TDI (00000000000000000df575f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057575f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057575f4f5c000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4f5c000000000000000000000);
! 08da expect 48
SDR 192 TDI (00000000000000000df575f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057575f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057575f4f74000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4f74000000000000000000000);
! 08db expect b9
SDR 192 TDI (00000000000000000df575f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057575f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057575f4f7c000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4f7c000000000000000000000);
! 08dc expect 07
SDR 192 TDI (00000000000000000df575f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057575f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057575f4fd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4fd4000000000000000000000);
! 08dd expect 44
SDR 192 TDI (00000000000000000df575f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057575f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057575f4fdc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4fdc000000000000000000000);
! 08de expect af
SDR 192 TDI (00000000000000000df575f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057575f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057575f4ff4000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4ff4000000000000000000000);
! 08df expect 1b
SDR 192 TDI (00000000000000000df575f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057575f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057575f4ffc000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575f4ffc000000000000000000000);
! 08e0 expect 00
SDR 192 TDI (00000000000000000df575fc554000000000000000000000);
SDR 192 TDI (0000000000000000057575fc554000000000000000000000);
SDR 192 TDI (0000000000000000057575fc554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc554000000000000000000000);
! 08e1 expect 36
SDR 192 TDI (00000000000000000df575fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057575fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057575fc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc55c000000000000000000000);
! 08e2 expect 50
SDR 192 TDI (00000000000000000df575fc574000000000000000000000);
SDR 192 TDI (0000000000000000057575fc574000000000000000000000);
SDR 192 TDI (0000000000000000057575fc574000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc574000000000000000000000);
! 08e3 expect 2e
SDR 192 TDI (00000000000000000df575fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057575fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057575fc57c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc57c000000000000000000000);
! 08e4 expect 21
SDR 192 TDI (00000000000000000df575fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057575fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057575fc5d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc5d4000000000000000000000);
! 08e5 expect c7
SDR 192 TDI (00000000000000000df575fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057575fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057575fc5dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc5dc000000000000000000000);
! 08e6 expect a0
SDR 192 TDI (00000000000000000df575fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057575fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057575fc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc5f4000000000000000000000);
! 08e7 expect 68
SDR 192 TDI (00000000000000000df575fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057575fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057575fc5fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc5fc000000000000000000000);
! 08e8 expect a6
SDR 192 TDI (00000000000000000df575fc754000000000000000000000);
SDR 192 TDI (0000000000000000057575fc754000000000000000000000);
SDR 192 TDI (0000000000000000057575fc754000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc754000000000000000000000);
! 08e9 expect 09
SDR 192 TDI (00000000000000000df575fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057575fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057575fc75c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc75c000000000000000000000);
! 08ea expect 30
SDR 192 TDI (00000000000000000df575fc774000000000000000000000);
SDR 192 TDI (0000000000000000057575fc774000000000000000000000);
SDR 192 TDI (0000000000000000057575fc774000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc774000000000000000000000);
! 08eb expect c7
SDR 192 TDI (00000000000000000df575fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057575fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057575fc77c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc77c000000000000000000000);
! 08ec expect 3c
SDR 192 TDI (00000000000000000df575fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057575fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057575fc7d4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc7d4000000000000000000000);
! 08ed expect ae
SDR 192 TDI (00000000000000000df575fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057575fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057575fc7dc000000000000000000000) TDO(000000000000000000000000000000000540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc7dc000000000000000000000);
! 08ee expect 68
SDR 192 TDI (00000000000000000df575fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057575fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057575fc7f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc7f4000000000000000000000);
! 08ef expect fb
SDR 192 TDI (00000000000000000df575fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057575fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057575fc7fc000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fc7fc000000000000000000000);
! 08f0 expect 08
SDR 192 TDI (00000000000000000df575fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057575fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057575fcd54000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcd54000000000000000000000);
! 08f1 expect 3c
SDR 192 TDI (00000000000000000df575fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057575fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057575fcd5c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcd5c000000000000000000000);
! 08f2 expect b0
SDR 192 TDI (00000000000000000df575fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057575fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057575fcd74000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcd74000000000000000000000);
! 08f3 expect 70
SDR 192 TDI (00000000000000000df575fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057575fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057575fcd7c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcd7c000000000000000000000);
! 08f4 expect 28
SDR 192 TDI (00000000000000000df575fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057575fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057575fcdd4000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcdd4000000000000000000000);
! 08f5 expect 09
SDR 192 TDI (00000000000000000df575fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057575fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057575fcddc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcddc000000000000000000000);
! 08f6 expect 3c
SDR 192 TDI (00000000000000000df575fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057575fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057575fcdf4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcdf4000000000000000000000);
! 08f7 expect ba
SDR 192 TDI (00000000000000000df575fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057575fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057575fcdfc000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcdfc000000000000000000000);
! 08f8 expect 50
SDR 192 TDI (00000000000000000df575fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057575fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057575fcf54000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcf54000000000000000000000);
! 08f9 expect 28
SDR 192 TDI (00000000000000000df575fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057575fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057575fcf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcf5c000000000000000000000);
! 08fa expect 09
SDR 192 TDI (00000000000000000df575fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057575fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057575fcf74000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcf74000000000000000000000);
! 08fb expect 31
SDR 192 TDI (00000000000000000df575fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057575fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057575fcf7c000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcf7c000000000000000000000);
! 08fc expect c7
SDR 192 TDI (00000000000000000df575fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057575fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057575fcfd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcfd4000000000000000000000);
! 08fd expect 3c
SDR 192 TDI (00000000000000000df575fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057575fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057575fcfdc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcfdc000000000000000000000);
! 08fe expect 01
SDR 192 TDI (00000000000000000df575fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057575fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057575fcff4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcff4000000000000000000000);
! 08ff expect 68
SDR 192 TDI (00000000000000000df575fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057575fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057575fcffc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df575fcffc000000000000000000000);
! 0900 expect 12
SDR 192 TDI (00000000000000000df77554554000000000000000000000);
SDR 192 TDI (000000000000000005777554554000000000000000000000);
SDR 192 TDI (000000000000000005777554554000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554554000000000000000000000);
! 0901 expect 09
SDR 192 TDI (00000000000000000df7755455c000000000000000000000);
SDR 192 TDI (00000000000000000577755455c000000000000000000000);
SDR 192 TDI (00000000000000000577755455c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755455c000000000000000000000);
! 0902 expect 86
SDR 192 TDI (00000000000000000df77554574000000000000000000000);
SDR 192 TDI (000000000000000005777554574000000000000000000000);
SDR 192 TDI (000000000000000005777554574000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554574000000000000000000000);
! 0903 expect f0
SDR 192 TDI (00000000000000000df7755457c000000000000000000000);
SDR 192 TDI (00000000000000000577755457c000000000000000000000);
SDR 192 TDI (00000000000000000577755457c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755457c000000000000000000000);
! 0904 expect c7
SDR 192 TDI (00000000000000000df775545d4000000000000000000000);
SDR 192 TDI (0000000000000000057775545d4000000000000000000000);
SDR 192 TDI (0000000000000000057775545d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775545d4000000000000000000000);
! 0905 expect 3c
SDR 192 TDI (00000000000000000df775545dc000000000000000000000);
SDR 192 TDI (0000000000000000057775545dc000000000000000000000);
SDR 192 TDI (0000000000000000057775545dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775545dc000000000000000000000);
! 0906 expect c5
SDR 192 TDI (00000000000000000df775545f4000000000000000000000);
SDR 192 TDI (0000000000000000057775545f4000000000000000000000);
SDR 192 TDI (0000000000000000057775545f4000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775545f4000000000000000000000);
! 0907 expect 48
SDR 192 TDI (00000000000000000df775545fc000000000000000000000);
SDR 192 TDI (0000000000000000057775545fc000000000000000000000);
SDR 192 TDI (0000000000000000057775545fc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775545fc000000000000000000000);
! 0908 expect 12
SDR 192 TDI (00000000000000000df77554754000000000000000000000);
SDR 192 TDI (000000000000000005777554754000000000000000000000);
SDR 192 TDI (000000000000000005777554754000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554754000000000000000000000);
! 0909 expect 09
SDR 192 TDI (00000000000000000df7755475c000000000000000000000);
SDR 192 TDI (00000000000000000577755475c000000000000000000000);
SDR 192 TDI (00000000000000000577755475c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755475c000000000000000000000);
! 090a expect 36
SDR 192 TDI (00000000000000000df77554774000000000000000000000);
SDR 192 TDI (000000000000000005777554774000000000000000000000);
SDR 192 TDI (000000000000000005777554774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554774000000000000000000000);
! 090b expect 80
SDR 192 TDI (00000000000000000df7755477c000000000000000000000);
SDR 192 TDI (00000000000000000577755477c000000000000000000000);
SDR 192 TDI (00000000000000000577755477c000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755477c000000000000000000000);
! 090c expect 46
SDR 192 TDI (00000000000000000df775547d4000000000000000000000);
SDR 192 TDI (0000000000000000057775547d4000000000000000000000);
SDR 192 TDI (0000000000000000057775547d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775547d4000000000000000000000);
! 090d expect a3
SDR 192 TDI (00000000000000000df775547dc000000000000000000000);
SDR 192 TDI (0000000000000000057775547dc000000000000000000000);
SDR 192 TDI (0000000000000000057775547dc000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775547dc000000000000000000000);
! 090e expect 06
SDR 192 TDI (00000000000000000df775547f4000000000000000000000);
SDR 192 TDI (0000000000000000057775547f4000000000000000000000);
SDR 192 TDI (0000000000000000057775547f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775547f4000000000000000000000);
! 090f expect 44
SDR 192 TDI (00000000000000000df775547fc000000000000000000000);
SDR 192 TDI (0000000000000000057775547fc000000000000000000000);
SDR 192 TDI (0000000000000000057775547fc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775547fc000000000000000000000);
! 0910 expect cb
SDR 192 TDI (00000000000000000df77554d54000000000000000000000);
SDR 192 TDI (000000000000000005777554d54000000000000000000000);
SDR 192 TDI (000000000000000005777554d54000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554d54000000000000000000000);
! 0911 expect 06
SDR 192 TDI (00000000000000000df77554d5c000000000000000000000);
SDR 192 TDI (000000000000000005777554d5c000000000000000000000);
SDR 192 TDI (000000000000000005777554d5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554d5c000000000000000000000);
! 0912 expect 36
SDR 192 TDI (00000000000000000df77554d74000000000000000000000);
SDR 192 TDI (000000000000000005777554d74000000000000000000000);
SDR 192 TDI (000000000000000005777554d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554d74000000000000000000000);
! 0913 expect 97
SDR 192 TDI (00000000000000000df77554d7c000000000000000000000);
SDR 192 TDI (000000000000000005777554d7c000000000000000000000);
SDR 192 TDI (000000000000000005777554d7c000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554d7c000000000000000000000);
! 0914 expect 2e
SDR 192 TDI (00000000000000000df77554dd4000000000000000000000);
SDR 192 TDI (000000000000000005777554dd4000000000000000000000);
SDR 192 TDI (000000000000000005777554dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554dd4000000000000000000000);
! 0915 expect 20
SDR 192 TDI (00000000000000000df77554ddc000000000000000000000);
SDR 192 TDI (000000000000000005777554ddc000000000000000000000);
SDR 192 TDI (000000000000000005777554ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554ddc000000000000000000000);
! 0916 expect c7
SDR 192 TDI (00000000000000000df77554df4000000000000000000000);
SDR 192 TDI (000000000000000005777554df4000000000000000000000);
SDR 192 TDI (000000000000000005777554df4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554df4000000000000000000000);
! 0917 expect 04
SDR 192 TDI (00000000000000000df77554dfc000000000000000000000);
SDR 192 TDI (000000000000000005777554dfc000000000000000000000);
SDR 192 TDI (000000000000000005777554dfc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554dfc000000000000000000000);
! 0918 expect 04
SDR 192 TDI (00000000000000000df77554f54000000000000000000000);
SDR 192 TDI (000000000000000005777554f54000000000000000000000);
SDR 192 TDI (000000000000000005777554f54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554f54000000000000000000000);
! 0919 expect f8
SDR 192 TDI (00000000000000000df77554f5c000000000000000000000);
SDR 192 TDI (000000000000000005777554f5c000000000000000000000);
SDR 192 TDI (000000000000000005777554f5c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554f5c000000000000000000000);
! 091a expect f0
SDR 192 TDI (00000000000000000df77554f74000000000000000000000);
SDR 192 TDI (000000000000000005777554f74000000000000000000000);
SDR 192 TDI (000000000000000005777554f74000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554f74000000000000000000000);
! 091b expect 46
SDR 192 TDI (00000000000000000df77554f7c000000000000000000000);
SDR 192 TDI (000000000000000005777554f7c000000000000000000000);
SDR 192 TDI (000000000000000005777554f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554f7c000000000000000000000);
! 091c expect a6
SDR 192 TDI (00000000000000000df77554fd4000000000000000000000);
SDR 192 TDI (000000000000000005777554fd4000000000000000000000);
SDR 192 TDI (000000000000000005777554fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554fd4000000000000000000000);
! 091d expect 16
SDR 192 TDI (00000000000000000df77554fdc000000000000000000000);
SDR 192 TDI (000000000000000005777554fdc000000000000000000000);
SDR 192 TDI (000000000000000005777554fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554fdc000000000000000000000);
! 091e expect 36
SDR 192 TDI (00000000000000000df77554ff4000000000000000000000);
SDR 192 TDI (000000000000000005777554ff4000000000000000000000);
SDR 192 TDI (000000000000000005777554ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554ff4000000000000000000000);
! 091f expect 50
SDR 192 TDI (00000000000000000df77554ffc000000000000000000000);
SDR 192 TDI (000000000000000005777554ffc000000000000000000000);
SDR 192 TDI (000000000000000005777554ffc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77554ffc000000000000000000000);
! 0920 expect 2e
SDR 192 TDI (00000000000000000df7755c554000000000000000000000);
SDR 192 TDI (00000000000000000577755c554000000000000000000000);
SDR 192 TDI (00000000000000000577755c554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c554000000000000000000000);
! 0921 expect 21
SDR 192 TDI (00000000000000000df7755c55c000000000000000000000);
SDR 192 TDI (00000000000000000577755c55c000000000000000000000);
SDR 192 TDI (00000000000000000577755c55c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c55c000000000000000000000);
! 0922 expect 46
SDR 192 TDI (00000000000000000df7755c574000000000000000000000);
SDR 192 TDI (00000000000000000577755c574000000000000000000000);
SDR 192 TDI (00000000000000000577755c574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c574000000000000000000000);
! 0923 expect 1d
SDR 192 TDI (00000000000000000df7755c57c000000000000000000000);
SDR 192 TDI (00000000000000000577755c57c000000000000000000000);
SDR 192 TDI (00000000000000000577755c57c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c57c000000000000000000000);
! 0924 expect 17
SDR 192 TDI (00000000000000000df7755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000577755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000577755c5d4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c5d4000000000000000000000);
! 0925 expect 44
SDR 192 TDI (00000000000000000df7755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000577755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000577755c5dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c5dc000000000000000000000);
! 0926 expect a6
SDR 192 TDI (00000000000000000df7755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000577755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000577755c5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c5f4000000000000000000000);
! 0927 expect 09
SDR 192 TDI (00000000000000000df7755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000577755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000577755c5fc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c5fc000000000000000000000);
! 0928 expect 36
SDR 192 TDI (00000000000000000df7755c754000000000000000000000);
SDR 192 TDI (00000000000000000577755c754000000000000000000000);
SDR 192 TDI (00000000000000000577755c754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c754000000000000000000000);
! 0929 expect f8
SDR 192 TDI (00000000000000000df7755c75c000000000000000000000);
SDR 192 TDI (00000000000000000577755c75c000000000000000000000);
SDR 192 TDI (00000000000000000577755c75c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c75c000000000000000000000);
! 092a expect 2e
SDR 192 TDI (00000000000000000df7755c774000000000000000000000);
SDR 192 TDI (00000000000000000577755c774000000000000000000000);
SDR 192 TDI (00000000000000000577755c774000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c774000000000000000000000);
! 092b expect 21
SDR 192 TDI (00000000000000000df7755c77c000000000000000000000);
SDR 192 TDI (00000000000000000577755c77c000000000000000000000);
SDR 192 TDI (00000000000000000577755c77c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c77c000000000000000000000);
! 092c expect 3e
SDR 192 TDI (00000000000000000df7755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000577755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000577755c7d4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c7d4000000000000000000000);
! 092d expect 00
SDR 192 TDI (00000000000000000df7755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000577755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000577755c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c7dc000000000000000000000);
! 092e expect 36
SDR 192 TDI (00000000000000000df7755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000577755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000577755c7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c7f4000000000000000000000);
! 092f expect 50
SDR 192 TDI (00000000000000000df7755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000577755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000577755c7fc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755c7fc000000000000000000000);
! 0930 expect 1e
SDR 192 TDI (00000000000000000df7755cd54000000000000000000000);
SDR 192 TDI (00000000000000000577755cd54000000000000000000000);
SDR 192 TDI (00000000000000000577755cd54000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cd54000000000000000000000);
! 0931 expect 22
SDR 192 TDI (00000000000000000df7755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000577755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000577755cd5c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cd5c000000000000000000000);
! 0932 expect 26
SDR 192 TDI (00000000000000000df7755cd74000000000000000000000);
SDR 192 TDI (00000000000000000577755cd74000000000000000000000);
SDR 192 TDI (00000000000000000577755cd74000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cd74000000000000000000000);
! 0933 expect 88
SDR 192 TDI (00000000000000000df7755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000577755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000577755cd7c000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cd7c000000000000000000000);
! 0934 expect c7
SDR 192 TDI (00000000000000000df7755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000577755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000577755cdd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cdd4000000000000000000000);
! 0935 expect 3c
SDR 192 TDI (00000000000000000df7755cddc000000000000000000000);
SDR 192 TDI (00000000000000000577755cddc000000000000000000000);
SDR 192 TDI (00000000000000000577755cddc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cddc000000000000000000000);
! 0936 expect 01
SDR 192 TDI (00000000000000000df7755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000577755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000577755cdf4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cdf4000000000000000000000);
! 0937 expect 48
SDR 192 TDI (00000000000000000df7755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000577755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000577755cdfc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cdfc000000000000000000000);
! 0938 expect 3e
SDR 192 TDI (00000000000000000df7755cf54000000000000000000000);
SDR 192 TDI (00000000000000000577755cf54000000000000000000000);
SDR 192 TDI (00000000000000000577755cf54000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cf54000000000000000000000);
! 0939 expect 09
SDR 192 TDI (00000000000000000df7755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000577755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000577755cf5c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cf5c000000000000000000000);
! 093a expect 36
SDR 192 TDI (00000000000000000df7755cf74000000000000000000000);
SDR 192 TDI (00000000000000000577755cf74000000000000000000000);
SDR 192 TDI (00000000000000000577755cf74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cf74000000000000000000000);
! 093b expect 52
SDR 192 TDI (00000000000000000df7755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000577755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000577755cf7c000000000000000000000) TDO(000000000000000000000000000000001040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cf7c000000000000000000000);
! 093c expect 3e
SDR 192 TDI (00000000000000000df7755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000577755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000577755cfd4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cfd4000000000000000000000);
! 093d expect 00
SDR 192 TDI (00000000000000000df7755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000577755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000577755cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cfdc000000000000000000000);
! 093e expect 36
SDR 192 TDI (00000000000000000df7755cff4000000000000000000000);
SDR 192 TDI (00000000000000000577755cff4000000000000000000000);
SDR 192 TDI (00000000000000000577755cff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cff4000000000000000000000);
! 093f expect 51
SDR 192 TDI (00000000000000000df7755cffc000000000000000000000);
SDR 192 TDI (00000000000000000577755cffc000000000000000000000);
SDR 192 TDI (00000000000000000577755cffc000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7755cffc000000000000000000000);
! 0940 expect 2e
SDR 192 TDI (00000000000000000df77574554000000000000000000000);
SDR 192 TDI (000000000000000005777574554000000000000000000000);
SDR 192 TDI (000000000000000005777574554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574554000000000000000000000);
! 0941 expect 21
SDR 192 TDI (00000000000000000df7757455c000000000000000000000);
SDR 192 TDI (00000000000000000577757455c000000000000000000000);
SDR 192 TDI (00000000000000000577757455c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757455c000000000000000000000);
! 0942 expect 46
SDR 192 TDI (00000000000000000df77574574000000000000000000000);
SDR 192 TDI (000000000000000005777574574000000000000000000000);
SDR 192 TDI (000000000000000005777574574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574574000000000000000000000);
! 0943 expect e7
SDR 192 TDI (00000000000000000df7757457c000000000000000000000);
SDR 192 TDI (00000000000000000577757457c000000000000000000000);
SDR 192 TDI (00000000000000000577757457c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757457c000000000000000000000);
! 0944 expect 16
SDR 192 TDI (00000000000000000df775745d4000000000000000000000);
SDR 192 TDI (0000000000000000057775745d4000000000000000000000);
SDR 192 TDI (0000000000000000057775745d4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775745d4000000000000000000000);
! 0945 expect c7
SDR 192 TDI (00000000000000000df775745dc000000000000000000000);
SDR 192 TDI (0000000000000000057775745dc000000000000000000000);
SDR 192 TDI (0000000000000000057775745dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775745dc000000000000000000000);
! 0946 expect 30
SDR 192 TDI (00000000000000000df775745f4000000000000000000000);
SDR 192 TDI (0000000000000000057775745f4000000000000000000000);
SDR 192 TDI (0000000000000000057775745f4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775745f4000000000000000000000);
! 0947 expect cf
SDR 192 TDI (00000000000000000df775745fc000000000000000000000);
SDR 192 TDI (0000000000000000057775745fc000000000000000000000);
SDR 192 TDI (0000000000000000057775745fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775745fc000000000000000000000);
! 0948 expect 30
SDR 192 TDI (00000000000000000df77574754000000000000000000000);
SDR 192 TDI (000000000000000005777574754000000000000000000000);
SDR 192 TDI (000000000000000005777574754000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574754000000000000000000000);
! 0949 expect 46
SDR 192 TDI (00000000000000000df7757475c000000000000000000000);
SDR 192 TDI (00000000000000000577757475c000000000000000000000);
SDR 192 TDI (00000000000000000577757475c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757475c000000000000000000000);
! 094a expect e7
SDR 192 TDI (00000000000000000df77574774000000000000000000000);
SDR 192 TDI (000000000000000005777574774000000000000000000000);
SDR 192 TDI (000000000000000005777574774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574774000000000000000000000);
! 094b expect 16
SDR 192 TDI (00000000000000000df7757477c000000000000000000000);
SDR 192 TDI (00000000000000000577757477c000000000000000000000);
SDR 192 TDI (00000000000000000577757477c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757477c000000000000000000000);
! 094c expect bf
SDR 192 TDI (00000000000000000df775747d4000000000000000000000);
SDR 192 TDI (0000000000000000057775747d4000000000000000000000);
SDR 192 TDI (0000000000000000057775747d4000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775747d4000000000000000000000);
! 094d expect 48
SDR 192 TDI (00000000000000000df775747dc000000000000000000000);
SDR 192 TDI (0000000000000000057775747dc000000000000000000000);
SDR 192 TDI (0000000000000000057775747dc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775747dc000000000000000000000);
! 094e expect 56
SDR 192 TDI (00000000000000000df775747f4000000000000000000000);
SDR 192 TDI (0000000000000000057775747f4000000000000000000000);
SDR 192 TDI (0000000000000000057775747f4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775747f4000000000000000000000);
! 094f expect 09
SDR 192 TDI (00000000000000000df775747fc000000000000000000000);
SDR 192 TDI (0000000000000000057775747fc000000000000000000000);
SDR 192 TDI (0000000000000000057775747fc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775747fc000000000000000000000);
! 0950 expect 30
SDR 192 TDI (00000000000000000df77574d54000000000000000000000);
SDR 192 TDI (000000000000000005777574d54000000000000000000000);
SDR 192 TDI (000000000000000005777574d54000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574d54000000000000000000000);
! 0951 expect c1
SDR 192 TDI (00000000000000000df77574d5c000000000000000000000);
SDR 192 TDI (000000000000000005777574d5c000000000000000000000);
SDR 192 TDI (000000000000000005777574d5c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574d5c000000000000000000000);
! 0952 expect bf
SDR 192 TDI (00000000000000000df77574d74000000000000000000000);
SDR 192 TDI (000000000000000005777574d74000000000000000000000);
SDR 192 TDI (000000000000000005777574d74000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574d74000000000000000000000);
! 0953 expect 68
SDR 192 TDI (00000000000000000df77574d7c000000000000000000000);
SDR 192 TDI (000000000000000005777574d7c000000000000000000000);
SDR 192 TDI (000000000000000005777574d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574d7c000000000000000000000);
! 0954 expect 8e
SDR 192 TDI (00000000000000000df77574dd4000000000000000000000);
SDR 192 TDI (000000000000000005777574dd4000000000000000000000);
SDR 192 TDI (000000000000000005777574dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574dd4000000000000000000000);
! 0955 expect 09
SDR 192 TDI (00000000000000000df77574ddc000000000000000000000);
SDR 192 TDI (000000000000000005777574ddc000000000000000000000);
SDR 192 TDI (000000000000000005777574ddc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574ddc000000000000000000000);
! 0956 expect 46
SDR 192 TDI (00000000000000000df77574df4000000000000000000000);
SDR 192 TDI (000000000000000005777574df4000000000000000000000);
SDR 192 TDI (000000000000000005777574df4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574df4000000000000000000000);
! 0957 expect bb
SDR 192 TDI (00000000000000000df77574dfc000000000000000000000);
SDR 192 TDI (000000000000000005777574dfc000000000000000000000);
SDR 192 TDI (000000000000000005777574dfc000000000000000000000) TDO(000000000000000000000000000000001450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574dfc000000000000000000000);
! 0958 expect 0a
SDR 192 TDI (00000000000000000df77574f54000000000000000000000);
SDR 192 TDI (000000000000000005777574f54000000000000000000000);
SDR 192 TDI (000000000000000005777574f54000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574f54000000000000000000000);
! 0959 expect 36
SDR 192 TDI (00000000000000000df77574f5c000000000000000000000);
SDR 192 TDI (000000000000000005777574f5c000000000000000000000);
SDR 192 TDI (000000000000000005777574f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574f5c000000000000000000000);
! 095a expect f8
SDR 192 TDI (00000000000000000df77574f74000000000000000000000);
SDR 192 TDI (000000000000000005777574f74000000000000000000000);
SDR 192 TDI (000000000000000005777574f74000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574f74000000000000000000000);
! 095b expect 2e
SDR 192 TDI (00000000000000000df77574f7c000000000000000000000);
SDR 192 TDI (000000000000000005777574f7c000000000000000000000);
SDR 192 TDI (000000000000000005777574f7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574f7c000000000000000000000);
! 095c expect 21
SDR 192 TDI (00000000000000000df77574fd4000000000000000000000);
SDR 192 TDI (000000000000000005777574fd4000000000000000000000);
SDR 192 TDI (000000000000000005777574fd4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574fd4000000000000000000000);
! 095d expect cf
SDR 192 TDI (00000000000000000df77574fdc000000000000000000000);
SDR 192 TDI (000000000000000005777574fdc000000000000000000000);
SDR 192 TDI (000000000000000005777574fdc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574fdc000000000000000000000);
! 095e expect 08
SDR 192 TDI (00000000000000000df77574ff4000000000000000000000);
SDR 192 TDI (000000000000000005777574ff4000000000000000000000);
SDR 192 TDI (000000000000000005777574ff4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574ff4000000000000000000000);
! 095f expect f9
SDR 192 TDI (00000000000000000df77574ffc000000000000000000000);
SDR 192 TDI (000000000000000005777574ffc000000000000000000000);
SDR 192 TDI (000000000000000005777574ffc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77574ffc000000000000000000000);
! 0960 expect 36
SDR 192 TDI (00000000000000000df7757c554000000000000000000000);
SDR 192 TDI (00000000000000000577757c554000000000000000000000);
SDR 192 TDI (00000000000000000577757c554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c554000000000000000000000);
! 0961 expect 3f
SDR 192 TDI (00000000000000000df7757c55c000000000000000000000);
SDR 192 TDI (00000000000000000577757c55c000000000000000000000);
SDR 192 TDI (00000000000000000577757c55c000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c55c000000000000000000000);
! 0962 expect 2e
SDR 192 TDI (00000000000000000df7757c574000000000000000000000);
SDR 192 TDI (00000000000000000577757c574000000000000000000000);
SDR 192 TDI (00000000000000000577757c574000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c574000000000000000000000);
! 0963 expect 22
SDR 192 TDI (00000000000000000df7757c57c000000000000000000000);
SDR 192 TDI (00000000000000000577757c57c000000000000000000000);
SDR 192 TDI (00000000000000000577757c57c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c57c000000000000000000000);
! 0964 expect c1
SDR 192 TDI (00000000000000000df7757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000577757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000577757c5d4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c5d4000000000000000000000);
! 0965 expect bf
SDR 192 TDI (00000000000000000df7757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000577757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000577757c5dc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c5dc000000000000000000000);
! 0966 expect 48
SDR 192 TDI (00000000000000000df7757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000577757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000577757c5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c5f4000000000000000000000);
! 0967 expect 3e
SDR 192 TDI (00000000000000000df7757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000577757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000577757c5fc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c5fc000000000000000000000);
! 0968 expect 09
SDR 192 TDI (00000000000000000df7757c754000000000000000000000);
SDR 192 TDI (00000000000000000577757c754000000000000000000000);
SDR 192 TDI (00000000000000000577757c754000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c754000000000000000000000);
! 0969 expect 36
SDR 192 TDI (00000000000000000df7757c75c000000000000000000000);
SDR 192 TDI (00000000000000000577757c75c000000000000000000000);
SDR 192 TDI (00000000000000000577757c75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c75c000000000000000000000);
! 096a expect 3f
SDR 192 TDI (00000000000000000df7757c774000000000000000000000);
SDR 192 TDI (00000000000000000577757c774000000000000000000000);
SDR 192 TDI (00000000000000000577757c774000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c774000000000000000000000);
! 096b expect 2e
SDR 192 TDI (00000000000000000df7757c77c000000000000000000000);
SDR 192 TDI (00000000000000000577757c77c000000000000000000000);
SDR 192 TDI (00000000000000000577757c77c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c77c000000000000000000000);
! 096c expect 22
SDR 192 TDI (00000000000000000df7757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000577757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000577757c7d4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c7d4000000000000000000000);
! 096d expect cf
SDR 192 TDI (00000000000000000df7757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000577757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000577757c7dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c7dc000000000000000000000);
! 096e expect 08
SDR 192 TDI (00000000000000000df7757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000577757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000577757c7f4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c7f4000000000000000000000);
! 096f expect f9
SDR 192 TDI (00000000000000000df7757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000577757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000577757c7fc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757c7fc000000000000000000000);
! 0970 expect c1
SDR 192 TDI (00000000000000000df7757cd54000000000000000000000);
SDR 192 TDI (00000000000000000577757cd54000000000000000000000);
SDR 192 TDI (00000000000000000577757cd54000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cd54000000000000000000000);
! 0971 expect 3c
SDR 192 TDI (00000000000000000df7757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000577757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000577757cd5c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cd5c000000000000000000000);
! 0972 expect 15
SDR 192 TDI (00000000000000000df7757cd74000000000000000000000);
SDR 192 TDI (00000000000000000577757cd74000000000000000000000);
SDR 192 TDI (00000000000000000577757cd74000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cd74000000000000000000000);
! 0973 expect 50
SDR 192 TDI (00000000000000000df7757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000577757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000577757cd7c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cd7c000000000000000000000);
! 0974 expect 95
SDR 192 TDI (00000000000000000df7757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000577757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000577757cdd4000000000000000000000) TDO(000000000000000000000000000000001110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cdd4000000000000000000000);
! 0975 expect 06
SDR 192 TDI (00000000000000000df7757cddc000000000000000000000);
SDR 192 TDI (00000000000000000577757cddc000000000000000000000);
SDR 192 TDI (00000000000000000577757cddc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cddc000000000000000000000);
! 0976 expect 36
SDR 192 TDI (00000000000000000df7757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000577757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000577757cdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cdf4000000000000000000000);
! 0977 expect 51
SDR 192 TDI (00000000000000000df7757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000577757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000577757cdfc000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cdfc000000000000000000000);
! 0978 expect 2e
SDR 192 TDI (00000000000000000df7757cf54000000000000000000000);
SDR 192 TDI (00000000000000000577757cf54000000000000000000000);
SDR 192 TDI (00000000000000000577757cf54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cf54000000000000000000000);
! 0979 expect 21
SDR 192 TDI (00000000000000000df7757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000577757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000577757cf5c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cf5c000000000000000000000);
! 097a expect 0e
SDR 192 TDI (00000000000000000df7757cf74000000000000000000000);
SDR 192 TDI (00000000000000000577757cf74000000000000000000000);
SDR 192 TDI (00000000000000000577757cf74000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cf74000000000000000000000);
! 097b expect 02
SDR 192 TDI (00000000000000000df7757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000577757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000577757cf7c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cf7c000000000000000000000);
! 097c expect 46
SDR 192 TDI (00000000000000000df7757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000577757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000577757cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cfd4000000000000000000000);
! 097d expect 04
SDR 192 TDI (00000000000000000df7757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000577757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000577757cfdc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cfdc000000000000000000000);
! 097e expect 15
SDR 192 TDI (00000000000000000df7757cff4000000000000000000000);
SDR 192 TDI (00000000000000000577757cff4000000000000000000000);
SDR 192 TDI (00000000000000000577757cff4000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cff4000000000000000000000);
! 097f expect f4
SDR 192 TDI (00000000000000000df7757cffc000000000000000000000);
SDR 192 TDI (00000000000000000577757cffc000000000000000000000);
SDR 192 TDI (00000000000000000577757cffc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7757cffc000000000000000000000);
! 0980 expect eb
SDR 192 TDI (00000000000000000df775d4554000000000000000000000);
SDR 192 TDI (0000000000000000057775d4554000000000000000000000);
SDR 192 TDI (0000000000000000057775d4554000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4554000000000000000000000);
! 0981 expect a8
SDR 192 TDI (00000000000000000df775d455c000000000000000000000);
SDR 192 TDI (0000000000000000057775d455c000000000000000000000);
SDR 192 TDI (0000000000000000057775d455c000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d455c000000000000000000000);
! 0982 expect f8
SDR 192 TDI (00000000000000000df775d4574000000000000000000000);
SDR 192 TDI (0000000000000000057775d4574000000000000000000000);
SDR 192 TDI (0000000000000000057775d4574000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4574000000000000000000000);
! 0983 expect 30
SDR 192 TDI (00000000000000000df775d457c000000000000000000000);
SDR 192 TDI (0000000000000000057775d457c000000000000000000000);
SDR 192 TDI (0000000000000000057775d457c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d457c000000000000000000000);
! 0984 expect f8
SDR 192 TDI (00000000000000000df775d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057775d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057775d45d4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d45d4000000000000000000000);
! 0985 expect 30
SDR 192 TDI (00000000000000000df775d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057775d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057775d45dc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d45dc000000000000000000000);
! 0986 expect f8
SDR 192 TDI (00000000000000000df775d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057775d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057775d45f4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d45f4000000000000000000000);
! 0987 expect 30
SDR 192 TDI (00000000000000000df775d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057775d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057775d45fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d45fc000000000000000000000);
! 0988 expect f8
SDR 192 TDI (00000000000000000df775d4754000000000000000000000);
SDR 192 TDI (0000000000000000057775d4754000000000000000000000);
SDR 192 TDI (0000000000000000057775d4754000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4754000000000000000000000);
! 0989 expect c6
SDR 192 TDI (00000000000000000df775d475c000000000000000000000);
SDR 192 TDI (0000000000000000057775d475c000000000000000000000);
SDR 192 TDI (0000000000000000057775d475c000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d475c000000000000000000000);
! 098a expect 14
SDR 192 TDI (00000000000000000df775d4774000000000000000000000);
SDR 192 TDI (0000000000000000057775d4774000000000000000000000);
SDR 192 TDI (0000000000000000057775d4774000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4774000000000000000000000);
! 098b expect 04
SDR 192 TDI (00000000000000000df775d477c000000000000000000000);
SDR 192 TDI (0000000000000000057775d477c000000000000000000000);
SDR 192 TDI (0000000000000000057775d477c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d477c000000000000000000000);
! 098c expect e0
SDR 192 TDI (00000000000000000df775d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057775d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057775d47d4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d47d4000000000000000000000);
! 098d expect dd
SDR 192 TDI (00000000000000000df775d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057775d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057775d47dc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d47dc000000000000000000000);
! 098e expect 46
SDR 192 TDI (00000000000000000df775d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057775d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057775d47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d47f4000000000000000000000);
! 098f expect c8
SDR 192 TDI (00000000000000000df775d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057775d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057775d47fc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d47fc000000000000000000000);
! 0990 expect 16
SDR 192 TDI (00000000000000000df775d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057775d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057775d4d54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4d54000000000000000000000);
! 0991 expect 36
SDR 192 TDI (00000000000000000df775d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057775d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057775d4d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4d5c000000000000000000000);
! 0992 expect 97
SDR 192 TDI (00000000000000000df775d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057775d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057775d4d74000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4d74000000000000000000000);
! 0993 expect 2e
SDR 192 TDI (00000000000000000df775d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057775d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057775d4d7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4d7c000000000000000000000);
! 0994 expect 20
SDR 192 TDI (00000000000000000df775d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057775d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057775d4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4dd4000000000000000000000);
! 0995 expect c7
SDR 192 TDI (00000000000000000df775d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057775d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057775d4ddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4ddc000000000000000000000);
! 0996 expect 04
SDR 192 TDI (00000000000000000df775d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057775d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057775d4df4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4df4000000000000000000000);
! 0997 expect 04
SDR 192 TDI (00000000000000000df775d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057775d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057775d4dfc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4dfc000000000000000000000);
! 0998 expect f8
SDR 192 TDI (00000000000000000df775d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057775d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057775d4f54000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4f54000000000000000000000);
! 0999 expect f0
SDR 192 TDI (00000000000000000df775d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057775d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057775d4f5c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4f5c000000000000000000000);
! 099a expect 46
SDR 192 TDI (00000000000000000df775d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057775d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057775d4f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4f74000000000000000000000);
! 099b expect a6
SDR 192 TDI (00000000000000000df775d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057775d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057775d4f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4f7c000000000000000000000);
! 099c expect 16
SDR 192 TDI (00000000000000000df775d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057775d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057775d4fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4fd4000000000000000000000);
! 099d expect 46
SDR 192 TDI (00000000000000000df775d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057775d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057775d4fdc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4fdc000000000000000000000);
! 099e expect d8
SDR 192 TDI (00000000000000000df775d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057775d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057775d4ff4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4ff4000000000000000000000);
! 099f expect 16
SDR 192 TDI (00000000000000000df775d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057775d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057775d4ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775d4ffc000000000000000000000);
! 09a0 expect 46
SDR 192 TDI (00000000000000000df775dc554000000000000000000000);
SDR 192 TDI (0000000000000000057775dc554000000000000000000000);
SDR 192 TDI (0000000000000000057775dc554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc554000000000000000000000);
! 09a1 expect e7
SDR 192 TDI (00000000000000000df775dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057775dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057775dc55c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc55c000000000000000000000);
! 09a2 expect 16
SDR 192 TDI (00000000000000000df775dc574000000000000000000000);
SDR 192 TDI (0000000000000000057775dc574000000000000000000000);
SDR 192 TDI (0000000000000000057775dc574000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc574000000000000000000000);
! 09a3 expect 46
SDR 192 TDI (00000000000000000df775dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057775dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057775dc57c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc57c000000000000000000000);
! 09a4 expect 9d
SDR 192 TDI (00000000000000000df775dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057775dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057775dc5d4000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc5d4000000000000000000000);
! 09a5 expect 16
SDR 192 TDI (00000000000000000df775dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057775dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057775dc5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc5dc000000000000000000000);
! 09a6 expect 46
SDR 192 TDI (00000000000000000df775dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057775dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057775dc5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc5f4000000000000000000000);
! 09a7 expect b0
SDR 192 TDI (00000000000000000df775dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057775dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057775dc5fc000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc5fc000000000000000000000);
! 09a8 expect 06
SDR 192 TDI (00000000000000000df775dc754000000000000000000000);
SDR 192 TDI (0000000000000000057775dc754000000000000000000000);
SDR 192 TDI (0000000000000000057775dc754000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc754000000000000000000000);
! 09a9 expect 36
SDR 192 TDI (00000000000000000df775dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057775dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057775dc75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc75c000000000000000000000);
! 09aa expect 7e
SDR 192 TDI (00000000000000000df775dc774000000000000000000000);
SDR 192 TDI (0000000000000000057775dc774000000000000000000000);
SDR 192 TDI (0000000000000000057775dc774000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc774000000000000000000000);
! 09ab expect c7
SDR 192 TDI (00000000000000000df775dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057775dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057775dc77c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc77c000000000000000000000);
! 09ac expect 3c
SDR 192 TDI (00000000000000000df775dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057775dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057775dc7d4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc7d4000000000000000000000);
! 09ad expect 07
SDR 192 TDI (00000000000000000df775dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057775dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057775dc7dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc7dc000000000000000000000);
! 09ae expect 68
SDR 192 TDI (00000000000000000df775dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057775dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057775dc7f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc7f4000000000000000000000);
! 09af expect e7
SDR 192 TDI (00000000000000000df775dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057775dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057775dc7fc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dc7fc000000000000000000000);
! 09b0 expect 09
SDR 192 TDI (00000000000000000df775dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057775dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057775dcd54000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcd54000000000000000000000);
! 09b1 expect 04
SDR 192 TDI (00000000000000000df775dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057775dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057775dcd5c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcd5c000000000000000000000);
! 09b2 expect a0
SDR 192 TDI (00000000000000000df775dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057775dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057775dcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcd74000000000000000000000);
! 09b3 expect f0
SDR 192 TDI (00000000000000000df775dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057775dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057775dcd7c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcd7c000000000000000000000);
! 09b4 expect cf
SDR 192 TDI (00000000000000000df775dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057775dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057775dcdd4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcdd4000000000000000000000);
! 09b5 expect 36
SDR 192 TDI (00000000000000000df775dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057775dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057775dcddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcddc000000000000000000000);
! 09b6 expect 88
SDR 192 TDI (00000000000000000df775dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057775dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057775dcdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcdf4000000000000000000000);
! 09b7 expect d7
SDR 192 TDI (00000000000000000df775dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057775dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057775dcdfc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcdfc000000000000000000000);
! 09b8 expect 46
SDR 192 TDI (00000000000000000df775dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057775dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057775dcf54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcf54000000000000000000000);
! 09b9 expect 17
SDR 192 TDI (00000000000000000df775dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057775dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057775dcf5c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcf5c000000000000000000000);
! 09ba expect 17
SDR 192 TDI (00000000000000000df775dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057775dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057775dcf74000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcf74000000000000000000000);
! 09bb expect c7
SDR 192 TDI (00000000000000000df775dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057775dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057775dcf7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcf7c000000000000000000000);
! 09bc expect 04
SDR 192 TDI (00000000000000000df775dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057775dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057775dcfd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcfd4000000000000000000000);
! 09bd expect af
SDR 192 TDI (00000000000000000df775dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057775dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057775dcfdc000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcfdc000000000000000000000);
! 09be expect f0
SDR 192 TDI (00000000000000000df775dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057775dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057775dcff4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcff4000000000000000000000);
! 09bf expect c1
SDR 192 TDI (00000000000000000df775dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057775dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057775dcffc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775dcffc000000000000000000000);
! 09c0 expect bf
SDR 192 TDI (00000000000000000df775f4554000000000000000000000);
SDR 192 TDI (0000000000000000057775f4554000000000000000000000);
SDR 192 TDI (0000000000000000057775f4554000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4554000000000000000000000);
! 09c1 expect 68
SDR 192 TDI (00000000000000000df775f455c000000000000000000000);
SDR 192 TDI (0000000000000000057775f455c000000000000000000000);
SDR 192 TDI (0000000000000000057775f455c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f455c000000000000000000000);
! 09c2 expect d4
SDR 192 TDI (00000000000000000df775f4574000000000000000000000);
SDR 192 TDI (0000000000000000057775f4574000000000000000000000);
SDR 192 TDI (0000000000000000057775f4574000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4574000000000000000000000);
! 09c3 expect 09
SDR 192 TDI (00000000000000000df775f457c000000000000000000000);
SDR 192 TDI (0000000000000000057775f457c000000000000000000000);
SDR 192 TDI (0000000000000000057775f457c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f457c000000000000000000000);
! 09c4 expect 70
SDR 192 TDI (00000000000000000df775f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057775f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057775f45d4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f45d4000000000000000000000);
! 09c5 expect d4
SDR 192 TDI (00000000000000000df775f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057775f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057775f45dc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f45dc000000000000000000000);
! 09c6 expect 09
SDR 192 TDI (00000000000000000df775f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057775f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057775f45f4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f45f4000000000000000000000);
! 09c7 expect 36
SDR 192 TDI (00000000000000000df775f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057775f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057775f45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f45fc000000000000000000000);
! 09c8 expect 7e
SDR 192 TDI (00000000000000000df775f4754000000000000000000000);
SDR 192 TDI (0000000000000000057775f4754000000000000000000000);
SDR 192 TDI (0000000000000000057775f4754000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4754000000000000000000000);
! 09c9 expect cf
SDR 192 TDI (00000000000000000df775f475c000000000000000000000);
SDR 192 TDI (0000000000000000057775f475c000000000000000000000);
SDR 192 TDI (0000000000000000057775f475c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f475c000000000000000000000);
! 09ca expect 36
SDR 192 TDI (00000000000000000df775f4774000000000000000000000);
SDR 192 TDI (0000000000000000057775f4774000000000000000000000);
SDR 192 TDI (0000000000000000057775f4774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4774000000000000000000000);
! 09cb expect 88
SDR 192 TDI (00000000000000000df775f477c000000000000000000000);
SDR 192 TDI (0000000000000000057775f477c000000000000000000000);
SDR 192 TDI (0000000000000000057775f477c000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f477c000000000000000000000);
! 09cc expect d7
SDR 192 TDI (00000000000000000df775f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057775f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057775f47d4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f47d4000000000000000000000);
! 09cd expect 10
SDR 192 TDI (00000000000000000df775f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057775f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057775f47dc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f47dc000000000000000000000);
! 09ce expect fa
SDR 192 TDI (00000000000000000df775f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057775f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057775f47f4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f47f4000000000000000000000);
! 09cf expect 46
SDR 192 TDI (00000000000000000df775f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057775f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057775f47fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f47fc000000000000000000000);
! 09d0 expect 17
SDR 192 TDI (00000000000000000df775f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057775f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057775f4d54000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4d54000000000000000000000);
! 09d1 expect 17
SDR 192 TDI (00000000000000000df775f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057775f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057775f4d5c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4d5c000000000000000000000);
! 09d2 expect f9
SDR 192 TDI (00000000000000000df775f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057775f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057775f4d74000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4d74000000000000000000000);
! 09d3 expect 07
SDR 192 TDI (00000000000000000df775f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057775f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057775f4d7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4d7c000000000000000000000);
! 09d4 expect 36
SDR 192 TDI (00000000000000000df775f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057775f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057775f4dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4dd4000000000000000000000);
! 09d5 expect 88
SDR 192 TDI (00000000000000000df775f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057775f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057775f4ddc000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4ddc000000000000000000000);
! 09d6 expect c7
SDR 192 TDI (00000000000000000df775f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057775f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057775f4df4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4df4000000000000000000000);
! 09d7 expect 86
SDR 192 TDI (00000000000000000df775f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057775f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057775f4dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4dfc000000000000000000000);
! 09d8 expect f0
SDR 192 TDI (00000000000000000df775f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057775f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057775f4f54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4f54000000000000000000000);
! 09d9 expect c7
SDR 192 TDI (00000000000000000df775f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057775f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057775f4f5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4f5c000000000000000000000);
! 09da expect a0
SDR 192 TDI (00000000000000000df775f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057775f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057775f4f74000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4f74000000000000000000000);
! 09db expect 2b
SDR 192 TDI (00000000000000000df775f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057775f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057775f4f7c000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4f7c000000000000000000000);
! 09dc expect 36
SDR 192 TDI (00000000000000000df775f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057775f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057775f4fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4fd4000000000000000000000);
! 09dd expect 88
SDR 192 TDI (00000000000000000df775f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057775f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057775f4fdc000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4fdc000000000000000000000);
! 09de expect d7
SDR 192 TDI (00000000000000000df775f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057775f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057775f4ff4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4ff4000000000000000000000);
! 09df expect 11
SDR 192 TDI (00000000000000000df775f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057775f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057775f4ffc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775f4ffc000000000000000000000);
! 09e0 expect fa
SDR 192 TDI (00000000000000000df775fc554000000000000000000000);
SDR 192 TDI (0000000000000000057775fc554000000000000000000000);
SDR 192 TDI (0000000000000000057775fc554000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc554000000000000000000000);
! 09e1 expect 46
SDR 192 TDI (00000000000000000df775fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057775fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057775fc55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc55c000000000000000000000);
! 09e2 expect 01
SDR 192 TDI (00000000000000000df775fc574000000000000000000000);
SDR 192 TDI (0000000000000000057775fc574000000000000000000000);
SDR 192 TDI (0000000000000000057775fc574000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc574000000000000000000000);
! 09e3 expect 0a
SDR 192 TDI (00000000000000000df775fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057775fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057775fc57c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc57c000000000000000000000);
! 09e4 expect 44
SDR 192 TDI (00000000000000000df775fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057775fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057775fc5d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc5d4000000000000000000000);
! 09e5 expect a6
SDR 192 TDI (00000000000000000df775fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057775fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057775fc5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc5dc000000000000000000000);
! 09e6 expect 09
SDR 192 TDI (00000000000000000df775fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057775fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057775fc5f4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc5f4000000000000000000000);
! 09e7 expect 36
SDR 192 TDI (00000000000000000df775fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057775fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057775fc5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc5fc000000000000000000000);
! 09e8 expect 88
SDR 192 TDI (00000000000000000df775fc754000000000000000000000);
SDR 192 TDI (0000000000000000057775fc754000000000000000000000);
SDR 192 TDI (0000000000000000057775fc754000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc754000000000000000000000);
! 09e9 expect 2e
SDR 192 TDI (00000000000000000df775fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057775fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057775fc75c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc75c000000000000000000000);
! 09ea expect 21
SDR 192 TDI (00000000000000000df775fc774000000000000000000000);
SDR 192 TDI (0000000000000000057775fc774000000000000000000000);
SDR 192 TDI (0000000000000000057775fc774000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc774000000000000000000000);
! 09eb expect c7
SDR 192 TDI (00000000000000000df775fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057775fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057775fc77c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc77c000000000000000000000);
! 09ec expect 86
SDR 192 TDI (00000000000000000df775fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057775fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057775fc7d4000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc7d4000000000000000000000);
! 09ed expect f0
SDR 192 TDI (00000000000000000df775fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057775fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057775fc7dc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc7dc000000000000000000000);
! 09ee expect c7
SDR 192 TDI (00000000000000000df775fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057775fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057775fc7f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc7f4000000000000000000000);
! 09ef expect a0
SDR 192 TDI (00000000000000000df775fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057775fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057775fc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fc7fc000000000000000000000);
! 09f0 expect 68
SDR 192 TDI (00000000000000000df775fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057775fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057775fcd54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcd54000000000000000000000);
! 09f1 expect 51
SDR 192 TDI (00000000000000000df775fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057775fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057775fcd5c000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcd5c000000000000000000000);
! 09f2 expect 0a
SDR 192 TDI (00000000000000000df775fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057775fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057775fcd74000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcd74000000000000000000000);
! 09f3 expect 36
SDR 192 TDI (00000000000000000df775fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057775fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057775fcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcd7c000000000000000000000);
! 09f4 expect 88
SDR 192 TDI (00000000000000000df775fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057775fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057775fcdd4000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcdd4000000000000000000000);
! 09f5 expect d7
SDR 192 TDI (00000000000000000df775fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057775fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057775fcddc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcddc000000000000000000000);
! 09f6 expect 11
SDR 192 TDI (00000000000000000df775fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057775fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057775fcdf4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcdf4000000000000000000000);
! 09f7 expect fa
SDR 192 TDI (00000000000000000df775fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057775fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057775fcdfc000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcdfc000000000000000000000);
! 09f8 expect 3c
SDR 192 TDI (00000000000000000df775fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057775fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057775fcf54000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcf54000000000000000000000);
! 09f9 expect 06
SDR 192 TDI (00000000000000000df775fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057775fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057775fcf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcf5c000000000000000000000);
! 09fa expect 2b
SDR 192 TDI (00000000000000000df775fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057775fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057775fcf74000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcf74000000000000000000000);
! 09fb expect 46
SDR 192 TDI (00000000000000000df775fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057775fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057775fcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcf7c000000000000000000000);
! 09fc expect 01
SDR 192 TDI (00000000000000000df775fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057775fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057775fcfd4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcfd4000000000000000000000);
! 09fd expect 0a
SDR 192 TDI (00000000000000000df775fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057775fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057775fcfdc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcfdc000000000000000000000);
! 09fe expect 44
SDR 192 TDI (00000000000000000df775fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057775fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057775fcff4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcff4000000000000000000000);
! 09ff expect e7
SDR 192 TDI (00000000000000000df775fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057775fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057775fcffc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df775fcffc000000000000000000000);
! 0a00 expect 09
SDR 192 TDI (00000000000000000dfd7554554000000000000000000000);
SDR 192 TDI (0000000000000000057d7554554000000000000000000000);
SDR 192 TDI (0000000000000000057d7554554000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554554000000000000000000000);
! 0a01 expect 36
SDR 192 TDI (00000000000000000dfd755455c000000000000000000000);
SDR 192 TDI (0000000000000000057d755455c000000000000000000000);
SDR 192 TDI (0000000000000000057d755455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755455c000000000000000000000);
! 0a02 expect f9
SDR 192 TDI (00000000000000000dfd7554574000000000000000000000);
SDR 192 TDI (0000000000000000057d7554574000000000000000000000);
SDR 192 TDI (0000000000000000057d7554574000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554574000000000000000000000);
! 0a03 expect 2e
SDR 192 TDI (00000000000000000dfd755457c000000000000000000000);
SDR 192 TDI (0000000000000000057d755457c000000000000000000000);
SDR 192 TDI (0000000000000000057d755457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755457c000000000000000000000);
! 0a04 expect 21
SDR 192 TDI (00000000000000000dfd75545d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75545d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75545d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75545d4000000000000000000000);
! 0a05 expect f8
SDR 192 TDI (00000000000000000dfd75545dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75545dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75545dc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75545dc000000000000000000000);
! 0a06 expect 36
SDR 192 TDI (00000000000000000dfd75545f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75545f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75545f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75545f4000000000000000000000);
! 0a07 expect 97
SDR 192 TDI (00000000000000000dfd75545fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75545fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75545fc000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75545fc000000000000000000000);
! 0a08 expect 2e
SDR 192 TDI (00000000000000000dfd7554754000000000000000000000);
SDR 192 TDI (0000000000000000057d7554754000000000000000000000);
SDR 192 TDI (0000000000000000057d7554754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554754000000000000000000000);
! 0a09 expect 20
SDR 192 TDI (00000000000000000dfd755475c000000000000000000000);
SDR 192 TDI (0000000000000000057d755475c000000000000000000000);
SDR 192 TDI (0000000000000000057d755475c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755475c000000000000000000000);
! 0a0a expect c7
SDR 192 TDI (00000000000000000dfd7554774000000000000000000000);
SDR 192 TDI (0000000000000000057d7554774000000000000000000000);
SDR 192 TDI (0000000000000000057d7554774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554774000000000000000000000);
! 0a0b expect f0
SDR 192 TDI (00000000000000000dfd755477c000000000000000000000);
SDR 192 TDI (0000000000000000057d755477c000000000000000000000);
SDR 192 TDI (0000000000000000057d755477c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755477c000000000000000000000);
! 0a0c expect 46
SDR 192 TDI (00000000000000000dfd75547d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75547d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75547d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75547d4000000000000000000000);
! 0a0d expect af
SDR 192 TDI (00000000000000000dfd75547dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75547dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75547dc000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75547dc000000000000000000000);
! 0a0e expect 16
SDR 192 TDI (00000000000000000dfd75547f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75547f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75547f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75547f4000000000000000000000);
! 0a0f expect 36
SDR 192 TDI (00000000000000000dfd75547fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75547fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75547fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75547fc000000000000000000000);
! 0a10 expect 97
SDR 192 TDI (00000000000000000dfd7554d54000000000000000000000);
SDR 192 TDI (0000000000000000057d7554d54000000000000000000000);
SDR 192 TDI (0000000000000000057d7554d54000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554d54000000000000000000000);
! 0a11 expect c7
SDR 192 TDI (00000000000000000dfd7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7554d5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554d5c000000000000000000000);
! 0a12 expect 14
SDR 192 TDI (00000000000000000dfd7554d74000000000000000000000);
SDR 192 TDI (0000000000000000057d7554d74000000000000000000000);
SDR 192 TDI (0000000000000000057d7554d74000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554d74000000000000000000000);
! 0a13 expect 04
SDR 192 TDI (00000000000000000dfd7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7554d7c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554d7c000000000000000000000);
! 0a14 expect f8
SDR 192 TDI (00000000000000000dfd7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7554dd4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554dd4000000000000000000000);
! 0a15 expect 36
SDR 192 TDI (00000000000000000dfd7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d7554ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554ddc000000000000000000000);
! 0a16 expect f9
SDR 192 TDI (00000000000000000dfd7554df4000000000000000000000);
SDR 192 TDI (0000000000000000057d7554df4000000000000000000000);
SDR 192 TDI (0000000000000000057d7554df4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554df4000000000000000000000);
! 0a17 expect 2e
SDR 192 TDI (00000000000000000dfd7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d7554dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554dfc000000000000000000000);
! 0a18 expect 21
SDR 192 TDI (00000000000000000dfd7554f54000000000000000000000);
SDR 192 TDI (0000000000000000057d7554f54000000000000000000000);
SDR 192 TDI (0000000000000000057d7554f54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554f54000000000000000000000);
! 0a19 expect c7
SDR 192 TDI (00000000000000000dfd7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7554f5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554f5c000000000000000000000);
! 0a1a expect 3c
SDR 192 TDI (00000000000000000dfd7554f74000000000000000000000);
SDR 192 TDI (0000000000000000057d7554f74000000000000000000000);
SDR 192 TDI (0000000000000000057d7554f74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554f74000000000000000000000);
! 0a1b expect 01
SDR 192 TDI (00000000000000000dfd7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7554f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554f7c000000000000000000000);
! 0a1c expect 68
SDR 192 TDI (00000000000000000dfd7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7554fd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554fd4000000000000000000000);
! 0a1d expect 82
SDR 192 TDI (00000000000000000dfd7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d7554fdc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554fdc000000000000000000000);
! 0a1e expect 14
SDR 192 TDI (00000000000000000dfd7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d7554ff4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554ff4000000000000000000000);
! 0a1f expect 3c
SDR 192 TDI (00000000000000000dfd7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d7554ffc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7554ffc000000000000000000000);
! 0a20 expect 02
SDR 192 TDI (00000000000000000dfd755c554000000000000000000000);
SDR 192 TDI (0000000000000000057d755c554000000000000000000000);
SDR 192 TDI (0000000000000000057d755c554000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c554000000000000000000000);
! 0a21 expect 68
SDR 192 TDI (00000000000000000dfd755c55c000000000000000000000);
SDR 192 TDI (0000000000000000057d755c55c000000000000000000000);
SDR 192 TDI (0000000000000000057d755c55c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c55c000000000000000000000);
! 0a22 expect 13
SDR 192 TDI (00000000000000000dfd755c574000000000000000000000);
SDR 192 TDI (0000000000000000057d755c574000000000000000000000);
SDR 192 TDI (0000000000000000057d755c574000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c574000000000000000000000);
! 0a23 expect 15
SDR 192 TDI (00000000000000000dfd755c57c000000000000000000000);
SDR 192 TDI (0000000000000000057d755c57c000000000000000000000);
SDR 192 TDI (0000000000000000057d755c57c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c57c000000000000000000000);
! 0a24 expect 3c
SDR 192 TDI (00000000000000000dfd755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d755c5d4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c5d4000000000000000000000);
! 0a25 expect 03
SDR 192 TDI (00000000000000000dfd755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d755c5dc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c5dc000000000000000000000);
! 0a26 expect 68
SDR 192 TDI (00000000000000000dfd755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d755c5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c5f4000000000000000000000);
! 0a27 expect 1f
SDR 192 TDI (00000000000000000dfd755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d755c5fc000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c5fc000000000000000000000);
! 0a28 expect 15
SDR 192 TDI (00000000000000000dfd755c754000000000000000000000);
SDR 192 TDI (0000000000000000057d755c754000000000000000000000);
SDR 192 TDI (0000000000000000057d755c754000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c754000000000000000000000);
! 0a29 expect 3c
SDR 192 TDI (00000000000000000dfd755c75c000000000000000000000);
SDR 192 TDI (0000000000000000057d755c75c000000000000000000000);
SDR 192 TDI (0000000000000000057d755c75c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c75c000000000000000000000);
! 0a2a expect 04
SDR 192 TDI (00000000000000000dfd755c774000000000000000000000);
SDR 192 TDI (0000000000000000057d755c774000000000000000000000);
SDR 192 TDI (0000000000000000057d755c774000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c774000000000000000000000);
! 0a2b expect 68
SDR 192 TDI (00000000000000000dfd755c77c000000000000000000000);
SDR 192 TDI (0000000000000000057d755c77c000000000000000000000);
SDR 192 TDI (0000000000000000057d755c77c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c77c000000000000000000000);
! 0a2c expect cb
SDR 192 TDI (00000000000000000dfd755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d755c7d4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c7d4000000000000000000000);
! 0a2d expect 15
SDR 192 TDI (00000000000000000dfd755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d755c7dc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c7dc000000000000000000000);
! 0a2e expect 3c
SDR 192 TDI (00000000000000000dfd755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d755c7f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c7f4000000000000000000000);
! 0a2f expect 05
SDR 192 TDI (00000000000000000dfd755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d755c7fc000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755c7fc000000000000000000000);
! 0a30 expect 68
SDR 192 TDI (00000000000000000dfd755cd54000000000000000000000);
SDR 192 TDI (0000000000000000057d755cd54000000000000000000000);
SDR 192 TDI (0000000000000000057d755cd54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cd54000000000000000000000);
! 0a31 expect c0
SDR 192 TDI (00000000000000000dfd755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d755cd5c000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cd5c000000000000000000000);
! 0a32 expect 0a
SDR 192 TDI (00000000000000000dfd755cd74000000000000000000000);
SDR 192 TDI (0000000000000000057d755cd74000000000000000000000);
SDR 192 TDI (0000000000000000057d755cd74000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cd74000000000000000000000);
! 0a33 expect 3c
SDR 192 TDI (00000000000000000dfd755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d755cd7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cd7c000000000000000000000);
! 0a34 expect 09
SDR 192 TDI (00000000000000000dfd755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d755cdd4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cdd4000000000000000000000);
! 0a35 expect 68
SDR 192 TDI (00000000000000000dfd755cddc000000000000000000000);
SDR 192 TDI (0000000000000000057d755cddc000000000000000000000);
SDR 192 TDI (0000000000000000057d755cddc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cddc000000000000000000000);
! 0a36 expect 5e
SDR 192 TDI (00000000000000000dfd755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d755cdf4000000000000000000000) TDO(000000000000000000000000000000001540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cdf4000000000000000000000);
! 0a37 expect 0a
SDR 192 TDI (00000000000000000dfd755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d755cdfc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cdfc000000000000000000000);
! 0a38 expect 3c
SDR 192 TDI (00000000000000000dfd755cf54000000000000000000000);
SDR 192 TDI (0000000000000000057d755cf54000000000000000000000);
SDR 192 TDI (0000000000000000057d755cf54000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cf54000000000000000000000);
! 0a39 expect 0a
SDR 192 TDI (00000000000000000dfd755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d755cf5c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cf5c000000000000000000000);
! 0a3a expect 68
SDR 192 TDI (00000000000000000dfd755cf74000000000000000000000);
SDR 192 TDI (0000000000000000057d755cf74000000000000000000000);
SDR 192 TDI (0000000000000000057d755cf74000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cf74000000000000000000000);
! 0a3b expect 6b
SDR 192 TDI (00000000000000000dfd755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d755cf7c000000000000000000000) TDO(000000000000000000000000000000000450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cf7c000000000000000000000);
! 0a3c expect 0a
SDR 192 TDI (00000000000000000dfd755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d755cfd4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cfd4000000000000000000000);
! 0a3d expect 3c
SDR 192 TDI (00000000000000000dfd755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d755cfdc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cfdc000000000000000000000);
! 0a3e expect 0b
SDR 192 TDI (00000000000000000dfd755cff4000000000000000000000);
SDR 192 TDI (0000000000000000057d755cff4000000000000000000000);
SDR 192 TDI (0000000000000000057d755cff4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cff4000000000000000000000);
! 0a3f expect 68
SDR 192 TDI (00000000000000000dfd755cffc000000000000000000000);
SDR 192 TDI (0000000000000000057d755cffc000000000000000000000);
SDR 192 TDI (0000000000000000057d755cffc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd755cffc000000000000000000000);
! 0a40 expect 78
SDR 192 TDI (00000000000000000dfd7574554000000000000000000000);
SDR 192 TDI (0000000000000000057d7574554000000000000000000000);
SDR 192 TDI (0000000000000000057d7574554000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574554000000000000000000000);
! 0a41 expect 0a
SDR 192 TDI (00000000000000000dfd757455c000000000000000000000);
SDR 192 TDI (0000000000000000057d757455c000000000000000000000);
SDR 192 TDI (0000000000000000057d757455c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757455c000000000000000000000);
! 0a42 expect 3c
SDR 192 TDI (00000000000000000dfd7574574000000000000000000000);
SDR 192 TDI (0000000000000000057d7574574000000000000000000000);
SDR 192 TDI (0000000000000000057d7574574000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574574000000000000000000000);
! 0a43 expect 0c
SDR 192 TDI (00000000000000000dfd757457c000000000000000000000);
SDR 192 TDI (0000000000000000057d757457c000000000000000000000);
SDR 192 TDI (0000000000000000057d757457c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757457c000000000000000000000);
! 0a44 expect 68
SDR 192 TDI (00000000000000000dfd75745d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75745d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75745d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75745d4000000000000000000000);
! 0a45 expect 88
SDR 192 TDI (00000000000000000dfd75745dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75745dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75745dc000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75745dc000000000000000000000);
! 0a46 expect 0a
SDR 192 TDI (00000000000000000dfd75745f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75745f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75745f4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75745f4000000000000000000000);
! 0a47 expect 3c
SDR 192 TDI (00000000000000000dfd75745fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75745fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75745fc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75745fc000000000000000000000);
! 0a48 expect 0d
SDR 192 TDI (00000000000000000dfd7574754000000000000000000000);
SDR 192 TDI (0000000000000000057d7574754000000000000000000000);
SDR 192 TDI (0000000000000000057d7574754000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574754000000000000000000000);
! 0a49 expect 68
SDR 192 TDI (00000000000000000dfd757475c000000000000000000000);
SDR 192 TDI (0000000000000000057d757475c000000000000000000000);
SDR 192 TDI (0000000000000000057d757475c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757475c000000000000000000000);
! 0a4a expect 98
SDR 192 TDI (00000000000000000dfd7574774000000000000000000000);
SDR 192 TDI (0000000000000000057d7574774000000000000000000000);
SDR 192 TDI (0000000000000000057d7574774000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574774000000000000000000000);
! 0a4b expect 0a
SDR 192 TDI (00000000000000000dfd757477c000000000000000000000);
SDR 192 TDI (0000000000000000057d757477c000000000000000000000);
SDR 192 TDI (0000000000000000057d757477c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757477c000000000000000000000);
! 0a4c expect 3c
SDR 192 TDI (00000000000000000dfd75747d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75747d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75747d4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75747d4000000000000000000000);
! 0a4d expect 0e
SDR 192 TDI (00000000000000000dfd75747dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75747dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75747dc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75747dc000000000000000000000);
! 0a4e expect 68
SDR 192 TDI (00000000000000000dfd75747f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75747f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75747f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75747f4000000000000000000000);
! 0a4f expect a5
SDR 192 TDI (00000000000000000dfd75747fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75747fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75747fc000000000000000000000) TDO(000000000000000000000000000000000110000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75747fc000000000000000000000);
! 0a50 expect 0a
SDR 192 TDI (00000000000000000dfd7574d54000000000000000000000);
SDR 192 TDI (0000000000000000057d7574d54000000000000000000000);
SDR 192 TDI (0000000000000000057d7574d54000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574d54000000000000000000000);
! 0a51 expect 36
SDR 192 TDI (00000000000000000dfd7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7574d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574d5c000000000000000000000);
! 0a52 expect 98
SDR 192 TDI (00000000000000000dfd7574d74000000000000000000000);
SDR 192 TDI (0000000000000000057d7574d74000000000000000000000);
SDR 192 TDI (0000000000000000057d7574d74000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574d74000000000000000000000);
! 0a53 expect 2e
SDR 192 TDI (00000000000000000dfd7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7574d7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574d7c000000000000000000000);
! 0a54 expect 21
SDR 192 TDI (00000000000000000dfd7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7574dd4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574dd4000000000000000000000);
! 0a55 expect 3e
SDR 192 TDI (00000000000000000dfd7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d7574ddc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574ddc000000000000000000000);
! 0a56 expect 00
SDR 192 TDI (00000000000000000dfd7574df4000000000000000000000);
SDR 192 TDI (0000000000000000057d7574df4000000000000000000000);
SDR 192 TDI (0000000000000000057d7574df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574df4000000000000000000000);
! 0a57 expect 06
SDR 192 TDI (00000000000000000dfd7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d7574dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574dfc000000000000000000000);
! 0a58 expect c9
SDR 192 TDI (00000000000000000dfd7574f54000000000000000000000);
SDR 192 TDI (0000000000000000057d7574f54000000000000000000000);
SDR 192 TDI (0000000000000000057d7574f54000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574f54000000000000000000000);
! 0a59 expect 16
SDR 192 TDI (00000000000000000dfd7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7574f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574f5c000000000000000000000);
! 0a5a expect a8
SDR 192 TDI (00000000000000000dfd7574f74000000000000000000000);
SDR 192 TDI (0000000000000000057d7574f74000000000000000000000);
SDR 192 TDI (0000000000000000057d7574f74000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574f74000000000000000000000);
! 0a5b expect 44
SDR 192 TDI (00000000000000000dfd7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7574f7c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574f7c000000000000000000000);
! 0a5c expect 99
SDR 192 TDI (00000000000000000dfd7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7574fd4000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574fd4000000000000000000000);
! 0a5d expect 06
SDR 192 TDI (00000000000000000dfd7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d7574fdc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574fdc000000000000000000000);
! 0a5e expect 46
SDR 192 TDI (00000000000000000dfd7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d7574ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574ff4000000000000000000000);
! 0a5f expect 13
SDR 192 TDI (00000000000000000dfd7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d7574ffc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7574ffc000000000000000000000);
! 0a60 expect 15
SDR 192 TDI (00000000000000000dfd757c554000000000000000000000);
SDR 192 TDI (0000000000000000057d757c554000000000000000000000);
SDR 192 TDI (0000000000000000057d757c554000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c554000000000000000000000);
! 0a61 expect 36
SDR 192 TDI (00000000000000000dfd757c55c000000000000000000000);
SDR 192 TDI (0000000000000000057d757c55c000000000000000000000);
SDR 192 TDI (0000000000000000057d757c55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c55c000000000000000000000);
! 0a62 expect 56
SDR 192 TDI (00000000000000000dfd757c574000000000000000000000);
SDR 192 TDI (0000000000000000057d757c574000000000000000000000);
SDR 192 TDI (0000000000000000057d757c574000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c574000000000000000000000);
! 0a63 expect c7
SDR 192 TDI (00000000000000000dfd757c57c000000000000000000000);
SDR 192 TDI (0000000000000000057d757c57c000000000000000000000);
SDR 192 TDI (0000000000000000057d757c57c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c57c000000000000000000000);
! 0a64 expect a0
SDR 192 TDI (00000000000000000dfd757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d757c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c5d4000000000000000000000);
! 0a65 expect 70
SDR 192 TDI (00000000000000000dfd757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d757c5dc000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c5dc000000000000000000000);
! 0a66 expect af
SDR 192 TDI (00000000000000000dfd757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d757c5f4000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c5f4000000000000000000000);
! 0a67 expect 0a
SDR 192 TDI (00000000000000000dfd757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d757c5fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c5fc000000000000000000000);
! 0a68 expect 44
SDR 192 TDI (00000000000000000dfd757c754000000000000000000000);
SDR 192 TDI (0000000000000000057d757c754000000000000000000000);
SDR 192 TDI (0000000000000000057d757c754000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c754000000000000000000000);
! 0a69 expect b4
SDR 192 TDI (00000000000000000dfd757c75c000000000000000000000);
SDR 192 TDI (0000000000000000057d757c75c000000000000000000000);
SDR 192 TDI (0000000000000000057d757c75c000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c75c000000000000000000000);
! 0a6a expect 0a
SDR 192 TDI (00000000000000000dfd757c774000000000000000000000);
SDR 192 TDI (0000000000000000057d757c774000000000000000000000);
SDR 192 TDI (0000000000000000057d757c774000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c774000000000000000000000);
! 0a6b expect 46
SDR 192 TDI (00000000000000000dfd757c77c000000000000000000000);
SDR 192 TDI (0000000000000000057d757c77c000000000000000000000);
SDR 192 TDI (0000000000000000057d757c77c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c77c000000000000000000000);
! 0a6c expect 13
SDR 192 TDI (00000000000000000dfd757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d757c7d4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c7d4000000000000000000000);
! 0a6d expect 15
SDR 192 TDI (00000000000000000dfd757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d757c7dc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c7dc000000000000000000000);
! 0a6e expect 36
SDR 192 TDI (00000000000000000dfd757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d757c7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c7f4000000000000000000000);
! 0a6f expect 56
SDR 192 TDI (00000000000000000dfd757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d757c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757c7fc000000000000000000000);
! 0a70 expect c7
SDR 192 TDI (00000000000000000dfd757cd54000000000000000000000);
SDR 192 TDI (0000000000000000057d757cd54000000000000000000000);
SDR 192 TDI (0000000000000000057d757cd54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cd54000000000000000000000);
! 0a71 expect a0
SDR 192 TDI (00000000000000000dfd757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d757cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cd5c000000000000000000000);
! 0a72 expect 68
SDR 192 TDI (00000000000000000dfd757cd74000000000000000000000);
SDR 192 TDI (0000000000000000057d757cd74000000000000000000000);
SDR 192 TDI (0000000000000000057d757cd74000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cd74000000000000000000000);
! 0a73 expect af
SDR 192 TDI (00000000000000000dfd757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d757cd7c000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cd7c000000000000000000000);
! 0a74 expect 0a
SDR 192 TDI (00000000000000000dfd757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d757cdd4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cdd4000000000000000000000);
! 0a75 expect 44
SDR 192 TDI (00000000000000000dfd757cddc000000000000000000000);
SDR 192 TDI (0000000000000000057d757cddc000000000000000000000);
SDR 192 TDI (0000000000000000057d757cddc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cddc000000000000000000000);
! 0a76 expect b4
SDR 192 TDI (00000000000000000dfd757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d757cdf4000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cdf4000000000000000000000);
! 0a77 expect 0a
SDR 192 TDI (00000000000000000dfd757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d757cdfc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cdfc000000000000000000000);
! 0a78 expect 46
SDR 192 TDI (00000000000000000dfd757cf54000000000000000000000);
SDR 192 TDI (0000000000000000057d757cf54000000000000000000000);
SDR 192 TDI (0000000000000000057d757cf54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cf54000000000000000000000);
! 0a79 expect 13
SDR 192 TDI (00000000000000000dfd757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d757cf5c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cf5c000000000000000000000);
! 0a7a expect 15
SDR 192 TDI (00000000000000000dfd757cf74000000000000000000000);
SDR 192 TDI (0000000000000000057d757cf74000000000000000000000);
SDR 192 TDI (0000000000000000057d757cf74000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cf74000000000000000000000);
! 0a7b expect 36
SDR 192 TDI (00000000000000000dfd757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d757cf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cf7c000000000000000000000);
! 0a7c expect 56
SDR 192 TDI (00000000000000000dfd757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d757cfd4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cfd4000000000000000000000);
! 0a7d expect c7
SDR 192 TDI (00000000000000000dfd757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d757cfdc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cfdc000000000000000000000);
! 0a7e expect a0
SDR 192 TDI (00000000000000000dfd757cff4000000000000000000000);
SDR 192 TDI (0000000000000000057d757cff4000000000000000000000);
SDR 192 TDI (0000000000000000057d757cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cff4000000000000000000000);
! 0a7f expect 68
SDR 192 TDI (00000000000000000dfd757cffc000000000000000000000);
SDR 192 TDI (0000000000000000057d757cffc000000000000000000000);
SDR 192 TDI (0000000000000000057d757cffc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd757cffc000000000000000000000);
! 0a80 expect b4
SDR 192 TDI (00000000000000000dfd75d4554000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4554000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4554000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4554000000000000000000000);
! 0a81 expect 0a
SDR 192 TDI (00000000000000000dfd75d455c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d455c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d455c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d455c000000000000000000000);
! 0a82 expect 50
SDR 192 TDI (00000000000000000dfd75d4574000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4574000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4574000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4574000000000000000000000);
! 0a83 expect af
SDR 192 TDI (00000000000000000dfd75d457c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d457c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d457c000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d457c000000000000000000000);
! 0a84 expect 0a
SDR 192 TDI (00000000000000000dfd75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d45d4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d45d4000000000000000000000);
! 0a85 expect 44
SDR 192 TDI (00000000000000000dfd75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d45dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d45dc000000000000000000000);
! 0a86 expect b4
SDR 192 TDI (00000000000000000dfd75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d45f4000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d45f4000000000000000000000);
! 0a87 expect 0a
SDR 192 TDI (00000000000000000dfd75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d45fc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d45fc000000000000000000000);
! 0a88 expect 46
SDR 192 TDI (00000000000000000dfd75d4754000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4754000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4754000000000000000000000);
! 0a89 expect 13
SDR 192 TDI (00000000000000000dfd75d475c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d475c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d475c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d475c000000000000000000000);
! 0a8a expect 15
SDR 192 TDI (00000000000000000dfd75d4774000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4774000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4774000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4774000000000000000000000);
! 0a8b expect 36
SDR 192 TDI (00000000000000000dfd75d477c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d477c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d477c000000000000000000000);
! 0a8c expect 56
SDR 192 TDI (00000000000000000dfd75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d47d4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d47d4000000000000000000000);
! 0a8d expect c7
SDR 192 TDI (00000000000000000dfd75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d47dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d47dc000000000000000000000);
! 0a8e expect a0
SDR 192 TDI (00000000000000000dfd75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d47f4000000000000000000000);
! 0a8f expect 68
SDR 192 TDI (00000000000000000dfd75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d47fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d47fc000000000000000000000);
! 0a90 expect af
SDR 192 TDI (00000000000000000dfd75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4d54000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4d54000000000000000000000);
! 0a91 expect 0a
SDR 192 TDI (00000000000000000dfd75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4d5c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4d5c000000000000000000000);
! 0a92 expect 70
SDR 192 TDI (00000000000000000dfd75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4d74000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4d74000000000000000000000);
! 0a93 expect af
SDR 192 TDI (00000000000000000dfd75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4d7c000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4d7c000000000000000000000);
! 0a94 expect 0a
SDR 192 TDI (00000000000000000dfd75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4dd4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4dd4000000000000000000000);
! 0a95 expect 44
SDR 192 TDI (00000000000000000dfd75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4ddc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4ddc000000000000000000000);
! 0a96 expect b4
SDR 192 TDI (00000000000000000dfd75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4df4000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4df4000000000000000000000);
! 0a97 expect 0a
SDR 192 TDI (00000000000000000dfd75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4dfc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4dfc000000000000000000000);
! 0a98 expect 46
SDR 192 TDI (00000000000000000dfd75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4f54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4f54000000000000000000000);
! 0a99 expect 13
SDR 192 TDI (00000000000000000dfd75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4f5c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4f5c000000000000000000000);
! 0a9a expect 15
SDR 192 TDI (00000000000000000dfd75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4f74000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4f74000000000000000000000);
! 0a9b expect 36
SDR 192 TDI (00000000000000000dfd75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4f7c000000000000000000000);
! 0a9c expect 56
SDR 192 TDI (00000000000000000dfd75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4fd4000000000000000000000);
! 0a9d expect c7
SDR 192 TDI (00000000000000000dfd75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4fdc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4fdc000000000000000000000);
! 0a9e expect a0
SDR 192 TDI (00000000000000000dfd75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4ff4000000000000000000000);
! 0a9f expect 50
SDR 192 TDI (00000000000000000dfd75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d75d4ffc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75d4ffc000000000000000000000);
! 0aa0 expect af
SDR 192 TDI (00000000000000000dfd75dc554000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc554000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc554000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc554000000000000000000000);
! 0aa1 expect 0a
SDR 192 TDI (00000000000000000dfd75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc55c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc55c000000000000000000000);
! 0aa2 expect 44
SDR 192 TDI (00000000000000000dfd75dc574000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc574000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc574000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc574000000000000000000000);
! 0aa3 expect b4
SDR 192 TDI (00000000000000000dfd75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc57c000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc57c000000000000000000000);
! 0aa4 expect 0a
SDR 192 TDI (00000000000000000dfd75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc5d4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc5d4000000000000000000000);
! 0aa5 expect 46
SDR 192 TDI (00000000000000000dfd75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc5dc000000000000000000000);
! 0aa6 expect 13
SDR 192 TDI (00000000000000000dfd75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc5f4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc5f4000000000000000000000);
! 0aa7 expect 15
SDR 192 TDI (00000000000000000dfd75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc5fc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc5fc000000000000000000000);
! 0aa8 expect 36
SDR 192 TDI (00000000000000000dfd75dc754000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc754000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc754000000000000000000000);
! 0aa9 expect 56
SDR 192 TDI (00000000000000000dfd75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc75c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc75c000000000000000000000);
! 0aaa expect c7
SDR 192 TDI (00000000000000000dfd75dc774000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc774000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc774000000000000000000000);
! 0aab expect a0
SDR 192 TDI (00000000000000000dfd75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc77c000000000000000000000);
! 0aac expect 68
SDR 192 TDI (00000000000000000dfd75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc7d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc7d4000000000000000000000);
! 0aad expect b4
SDR 192 TDI (00000000000000000dfd75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc7dc000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc7dc000000000000000000000);
! 0aae expect 0a
SDR 192 TDI (00000000000000000dfd75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc7f4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc7f4000000000000000000000);
! 0aaf expect 36
SDR 192 TDI (00000000000000000dfd75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dc7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dc7fc000000000000000000000);
! 0ab0 expect 04
SDR 192 TDI (00000000000000000dfd75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcd54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcd54000000000000000000000);
! 0ab1 expect 44
SDR 192 TDI (00000000000000000dfd75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcd5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcd5c000000000000000000000);
! 0ab2 expect 9d
SDR 192 TDI (00000000000000000dfd75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcd74000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcd74000000000000000000000);
! 0ab3 expect 16
SDR 192 TDI (00000000000000000dfd75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcd7c000000000000000000000);
! 0ab4 expect 36
SDR 192 TDI (00000000000000000dfd75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcdd4000000000000000000000);
! 0ab5 expect 57
SDR 192 TDI (00000000000000000dfd75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcddc000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcddc000000000000000000000);
! 0ab6 expect 3e
SDR 192 TDI (00000000000000000dfd75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcdf4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcdf4000000000000000000000);
! 0ab7 expect 00
SDR 192 TDI (00000000000000000dfd75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcdfc000000000000000000000);
! 0ab8 expect 44
SDR 192 TDI (00000000000000000dfd75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcf54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcf54000000000000000000000);
! 0ab9 expect 22
SDR 192 TDI (00000000000000000dfd75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcf5c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcf5c000000000000000000000);
! 0aba expect 14
SDR 192 TDI (00000000000000000dfd75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcf74000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcf74000000000000000000000);
! 0abb expect c4
SDR 192 TDI (00000000000000000dfd75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcf7c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcf7c000000000000000000000);
! 0abc expect 04
SDR 192 TDI (00000000000000000dfd75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcfd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcfd4000000000000000000000);
! 0abd expect 04
SDR 192 TDI (00000000000000000dfd75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcfdc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcfdc000000000000000000000);
! 0abe expect e0
SDR 192 TDI (00000000000000000dfd75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcff4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcff4000000000000000000000);
! 0abf expect 07
SDR 192 TDI (00000000000000000dfd75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057d75dcffc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75dcffc000000000000000000000);
! 0ac0 expect 36
SDR 192 TDI (00000000000000000dfd75f4554000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4554000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4554000000000000000000000);
! 0ac1 expect 56
SDR 192 TDI (00000000000000000dfd75f455c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f455c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f455c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f455c000000000000000000000);
! 0ac2 expect 2e
SDR 192 TDI (00000000000000000dfd75f4574000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4574000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4574000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4574000000000000000000000);
! 0ac3 expect 20
SDR 192 TDI (00000000000000000dfd75f457c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f457c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f457c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f457c000000000000000000000);
! 0ac4 expect c7
SDR 192 TDI (00000000000000000dfd75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f45d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f45d4000000000000000000000);
! 0ac5 expect 36
SDR 192 TDI (00000000000000000dfd75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f45dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f45dc000000000000000000000);
! 0ac6 expect 03
SDR 192 TDI (00000000000000000dfd75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f45f4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f45f4000000000000000000000);
! 0ac7 expect f8
SDR 192 TDI (00000000000000000dfd75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f45fc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f45fc000000000000000000000);
! 0ac8 expect a0
SDR 192 TDI (00000000000000000dfd75f4754000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4754000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4754000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4754000000000000000000000);
! 0ac9 expect 68
SDR 192 TDI (00000000000000000dfd75f475c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f475c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f475c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f475c000000000000000000000);
! 0aca expect af
SDR 192 TDI (00000000000000000dfd75f4774000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4774000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4774000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4774000000000000000000000);
! 0acb expect 0a
SDR 192 TDI (00000000000000000dfd75f477c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f477c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f477c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f477c000000000000000000000);
! 0acc expect 72
SDR 192 TDI (00000000000000000dfd75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f47d4000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f47d4000000000000000000000);
! 0acd expect 7b
SDR 192 TDI (00000000000000000dfd75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f47dc000000000000000000000) TDO(000000000000000000000000000000001450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f47dc000000000000000000000);
! 0ace expect 14
SDR 192 TDI (00000000000000000dfd75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f47f4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f47f4000000000000000000000);
! 0acf expect 46
SDR 192 TDI (00000000000000000dfd75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f47fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f47fc000000000000000000000);
! 0ad0 expect f9
SDR 192 TDI (00000000000000000dfd75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4d54000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4d54000000000000000000000);
! 0ad1 expect 13
SDR 192 TDI (00000000000000000dfd75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4d5c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4d5c000000000000000000000);
! 0ad2 expect 36
SDR 192 TDI (00000000000000000dfd75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4d74000000000000000000000);
! 0ad3 expect 54
SDR 192 TDI (00000000000000000dfd75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4d7c000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4d7c000000000000000000000);
! 0ad4 expect cf
SDR 192 TDI (00000000000000000dfd75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4dd4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4dd4000000000000000000000);
! 0ad5 expect 36
SDR 192 TDI (00000000000000000dfd75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4ddc000000000000000000000);
! 0ad6 expect 0b
SDR 192 TDI (00000000000000000dfd75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4df4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4df4000000000000000000000);
! 0ad7 expect f9
SDR 192 TDI (00000000000000000dfd75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4dfc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4dfc000000000000000000000);
! 0ad8 expect 36
SDR 192 TDI (00000000000000000dfd75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4f54000000000000000000000);
! 0ad9 expect 5c
SDR 192 TDI (00000000000000000dfd75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4f5c000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4f5c000000000000000000000);
! 0ada expect 26
SDR 192 TDI (00000000000000000dfd75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4f74000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4f74000000000000000000000);
! 0adb expect 0c
SDR 192 TDI (00000000000000000dfd75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4f7c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4f7c000000000000000000000);
! 0adc expect 2e
SDR 192 TDI (00000000000000000dfd75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4fd4000000000000000000000);
! 0add expect 20
SDR 192 TDI (00000000000000000dfd75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4fdc000000000000000000000);
! 0ade expect dd
SDR 192 TDI (00000000000000000dfd75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4ff4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4ff4000000000000000000000);
! 0adf expect 0e
SDR 192 TDI (00000000000000000dfd75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d75f4ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75f4ffc000000000000000000000);
! 0ae0 expect 04
SDR 192 TDI (00000000000000000dfd75fc554000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc554000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc554000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc554000000000000000000000);
! 0ae1 expect 46
SDR 192 TDI (00000000000000000dfd75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc55c000000000000000000000);
! 0ae2 expect 04
SDR 192 TDI (00000000000000000dfd75fc574000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc574000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc574000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc574000000000000000000000);
! 0ae3 expect 15
SDR 192 TDI (00000000000000000dfd75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc57c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc57c000000000000000000000);
! 0ae4 expect 46
SDR 192 TDI (00000000000000000dfd75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc5d4000000000000000000000);
! 0ae5 expect af
SDR 192 TDI (00000000000000000dfd75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc5dc000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc5dc000000000000000000000);
! 0ae6 expect 0a
SDR 192 TDI (00000000000000000dfd75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc5f4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc5f4000000000000000000000);
! 0ae7 expect 36
SDR 192 TDI (00000000000000000dfd75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc5fc000000000000000000000);
! 0ae8 expect 03
SDR 192 TDI (00000000000000000dfd75fc754000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc754000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc754000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc754000000000000000000000);
! 0ae9 expect c7
SDR 192 TDI (00000000000000000dfd75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc75c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc75c000000000000000000000);
! 0aea expect a0
SDR 192 TDI (00000000000000000dfd75fc774000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc774000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc774000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc774000000000000000000000);
! 0aeb expect 70
SDR 192 TDI (00000000000000000dfd75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc77c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc77c000000000000000000000);
! 0aec expect ff
SDR 192 TDI (00000000000000000dfd75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc7d4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc7d4000000000000000000000);
! 0aed expect 0a
SDR 192 TDI (00000000000000000dfd75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc7dc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc7dc000000000000000000000);
! 0aee expect 36
SDR 192 TDI (00000000000000000dfd75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc7f4000000000000000000000);
! 0aef expect 0c
SDR 192 TDI (00000000000000000dfd75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fc7fc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fc7fc000000000000000000000);
! 0af0 expect 46
SDR 192 TDI (00000000000000000dfd75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcd54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcd54000000000000000000000);
! 0af1 expect b8
SDR 192 TDI (00000000000000000dfd75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcd5c000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcd5c000000000000000000000);
! 0af2 expect 16
SDR 192 TDI (00000000000000000dfd75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcd74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcd74000000000000000000000);
! 0af3 expect 46
SDR 192 TDI (00000000000000000dfd75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcd7c000000000000000000000);
! 0af4 expect 1f
SDR 192 TDI (00000000000000000dfd75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcdd4000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcdd4000000000000000000000);
! 0af5 expect 15
SDR 192 TDI (00000000000000000dfd75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcddc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcddc000000000000000000000);
! 0af6 expect 36
SDR 192 TDI (00000000000000000dfd75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcdf4000000000000000000000);
! 0af7 expect 0b
SDR 192 TDI (00000000000000000dfd75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcdfc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcdfc000000000000000000000);
! 0af8 expect cf
SDR 192 TDI (00000000000000000dfd75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcf54000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcf54000000000000000000000);
! 0af9 expect 09
SDR 192 TDI (00000000000000000dfd75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcf5c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcf5c000000000000000000000);
! 0afa expect f9
SDR 192 TDI (00000000000000000dfd75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcf74000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcf74000000000000000000000);
! 0afb expect 48
SDR 192 TDI (00000000000000000dfd75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcf7c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcf7c000000000000000000000);
! 0afc expect ee
SDR 192 TDI (00000000000000000dfd75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcfd4000000000000000000000) TDO(0000000000000000000000000000000005400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcfd4000000000000000000000);
! 0afd expect 0a
SDR 192 TDI (00000000000000000dfd75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcfdc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcfdc000000000000000000000);
! 0afe expect 07
SDR 192 TDI (00000000000000000dfd75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcff4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcff4000000000000000000000);
! 0aff expect 36
SDR 192 TDI (00000000000000000dfd75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057d75fcffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd75fcffc000000000000000000000);
! 0b00 expect 0c
SDR 192 TDI (00000000000000000dff7554554000000000000000000000);
SDR 192 TDI (0000000000000000057f7554554000000000000000000000);
SDR 192 TDI (0000000000000000057f7554554000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554554000000000000000000000);
! 0b01 expect 46
SDR 192 TDI (00000000000000000dff755455c000000000000000000000);
SDR 192 TDI (0000000000000000057f755455c000000000000000000000);
SDR 192 TDI (0000000000000000057f755455c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755455c000000000000000000000);
! 0b02 expect b8
SDR 192 TDI (00000000000000000dff7554574000000000000000000000);
SDR 192 TDI (0000000000000000057f7554574000000000000000000000);
SDR 192 TDI (0000000000000000057f7554574000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554574000000000000000000000);
! 0b03 expect 16
SDR 192 TDI (00000000000000000dff755457c000000000000000000000);
SDR 192 TDI (0000000000000000057f755457c000000000000000000000);
SDR 192 TDI (0000000000000000057f755457c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755457c000000000000000000000);
! 0b04 expect 46
SDR 192 TDI (00000000000000000dff75545d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75545d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75545d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75545d4000000000000000000000);
! 0b05 expect cb
SDR 192 TDI (00000000000000000dff75545dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75545dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75545dc000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75545dc000000000000000000000);
! 0b06 expect 15
SDR 192 TDI (00000000000000000dff75545f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75545f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75545f4000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75545f4000000000000000000000);
! 0b07 expect 36
SDR 192 TDI (00000000000000000dff75545fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75545fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75545fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75545fc000000000000000000000);
! 0b08 expect 0b
SDR 192 TDI (00000000000000000dff7554754000000000000000000000);
SDR 192 TDI (0000000000000000057f7554754000000000000000000000);
SDR 192 TDI (0000000000000000057f7554754000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554754000000000000000000000);
! 0b09 expect cf
SDR 192 TDI (00000000000000000dff755475c000000000000000000000);
SDR 192 TDI (0000000000000000057f755475c000000000000000000000);
SDR 192 TDI (0000000000000000057f755475c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755475c000000000000000000000);
! 0b0a expect 09
SDR 192 TDI (00000000000000000dff7554774000000000000000000000);
SDR 192 TDI (0000000000000000057f7554774000000000000000000000);
SDR 192 TDI (0000000000000000057f7554774000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554774000000000000000000000);
! 0b0b expect f9
SDR 192 TDI (00000000000000000dff755477c000000000000000000000);
SDR 192 TDI (0000000000000000057f755477c000000000000000000000);
SDR 192 TDI (0000000000000000057f755477c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755477c000000000000000000000);
! 0b0c expect 48
SDR 192 TDI (00000000000000000dff75547d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75547d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75547d4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75547d4000000000000000000000);
! 0b0d expect ff
SDR 192 TDI (00000000000000000dff75547dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75547dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75547dc000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75547dc000000000000000000000);
! 0b0e expect 0a
SDR 192 TDI (00000000000000000dff75547f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75547f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75547f4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75547f4000000000000000000000);
! 0b0f expect 07
SDR 192 TDI (00000000000000000dff75547fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75547fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75547fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75547fc000000000000000000000);
! 0b10 expect 36
SDR 192 TDI (00000000000000000dff7554d54000000000000000000000);
SDR 192 TDI (0000000000000000057f7554d54000000000000000000000);
SDR 192 TDI (0000000000000000057f7554d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554d54000000000000000000000);
! 0b11 expect 98
SDR 192 TDI (00000000000000000dff7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7554d5c000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554d5c000000000000000000000);
! 0b12 expect 2e
SDR 192 TDI (00000000000000000dff7554d74000000000000000000000);
SDR 192 TDI (0000000000000000057f7554d74000000000000000000000);
SDR 192 TDI (0000000000000000057f7554d74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554d74000000000000000000000);
! 0b13 expect 21
SDR 192 TDI (00000000000000000dff7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7554d7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554d7c000000000000000000000);
! 0b14 expect c7
SDR 192 TDI (00000000000000000dff7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7554dd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554dd4000000000000000000000);
! 0b15 expect 86
SDR 192 TDI (00000000000000000dff7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f7554ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554ddc000000000000000000000);
! 0b16 expect f0
SDR 192 TDI (00000000000000000dff7554df4000000000000000000000);
SDR 192 TDI (0000000000000000057f7554df4000000000000000000000);
SDR 192 TDI (0000000000000000057f7554df4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554df4000000000000000000000);
! 0b17 expect c7
SDR 192 TDI (00000000000000000dff7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f7554dfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554dfc000000000000000000000);
! 0b18 expect 3e
SDR 192 TDI (00000000000000000dff7554f54000000000000000000000);
SDR 192 TDI (0000000000000000057f7554f54000000000000000000000);
SDR 192 TDI (0000000000000000057f7554f54000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554f54000000000000000000000);
! 0b19 expect 00
SDR 192 TDI (00000000000000000dff7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7554f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554f5c000000000000000000000);
! 0b1a expect 36
SDR 192 TDI (00000000000000000dff7554f74000000000000000000000);
SDR 192 TDI (0000000000000000057f7554f74000000000000000000000);
SDR 192 TDI (0000000000000000057f7554f74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554f74000000000000000000000);
! 0b1b expect 83
SDR 192 TDI (00000000000000000dff7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7554f7c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554f7c000000000000000000000);
! 0b1c expect 2e
SDR 192 TDI (00000000000000000dff7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7554fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554fd4000000000000000000000);
! 0b1d expect 22
SDR 192 TDI (00000000000000000dff7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f7554fdc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554fdc000000000000000000000);
! 0b1e expect f8
SDR 192 TDI (00000000000000000dff7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f7554ff4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554ff4000000000000000000000);
! 0b1f expect a0
SDR 192 TDI (00000000000000000dff7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f7554ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7554ffc000000000000000000000);
! 0b20 expect 2b
SDR 192 TDI (00000000000000000dff755c554000000000000000000000);
SDR 192 TDI (0000000000000000057f755c554000000000000000000000);
SDR 192 TDI (0000000000000000057f755c554000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c554000000000000000000000);
! 0b21 expect 70
SDR 192 TDI (00000000000000000dff755c55c000000000000000000000);
SDR 192 TDI (0000000000000000057f755c55c000000000000000000000);
SDR 192 TDI (0000000000000000057f755c55c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c55c000000000000000000000);
! 0b22 expect ad
SDR 192 TDI (00000000000000000dff755c574000000000000000000000);
SDR 192 TDI (0000000000000000057f755c574000000000000000000000);
SDR 192 TDI (0000000000000000057f755c574000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c574000000000000000000000);
! 0b23 expect 1c
SDR 192 TDI (00000000000000000dff755c57c000000000000000000000);
SDR 192 TDI (0000000000000000057f755c57c000000000000000000000);
SDR 192 TDI (0000000000000000057f755c57c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c57c000000000000000000000);
! 0b24 expect 3c
SDR 192 TDI (00000000000000000dff755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f755c5d4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c5d4000000000000000000000);
! 0b25 expect 01
SDR 192 TDI (00000000000000000dff755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f755c5dc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c5dc000000000000000000000);
! 0b26 expect 68
SDR 192 TDI (00000000000000000dff755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f755c5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c5f4000000000000000000000);
! 0b27 expect b0
SDR 192 TDI (00000000000000000dff755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f755c5fc000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c5fc000000000000000000000);
! 0b28 expect 0b
SDR 192 TDI (00000000000000000dff755c754000000000000000000000);
SDR 192 TDI (0000000000000000057f755c754000000000000000000000);
SDR 192 TDI (0000000000000000057f755c754000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c754000000000000000000000);
! 0b29 expect 3c
SDR 192 TDI (00000000000000000dff755c75c000000000000000000000);
SDR 192 TDI (0000000000000000057f755c75c000000000000000000000);
SDR 192 TDI (0000000000000000057f755c75c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c75c000000000000000000000);
! 0b2a expect 02
SDR 192 TDI (00000000000000000dff755c774000000000000000000000);
SDR 192 TDI (0000000000000000057f755c774000000000000000000000);
SDR 192 TDI (0000000000000000057f755c774000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c774000000000000000000000);
! 0b2b expect 68
SDR 192 TDI (00000000000000000dff755c77c000000000000000000000);
SDR 192 TDI (0000000000000000057f755c77c000000000000000000000);
SDR 192 TDI (0000000000000000057f755c77c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c77c000000000000000000000);
! 0b2c expect fd
SDR 192 TDI (00000000000000000dff755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f755c7d4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c7d4000000000000000000000);
! 0b2d expect 0b
SDR 192 TDI (00000000000000000dff755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f755c7dc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c7dc000000000000000000000);
! 0b2e expect 3c
SDR 192 TDI (00000000000000000dff755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f755c7f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c7f4000000000000000000000);
! 0b2f expect 03
SDR 192 TDI (00000000000000000dff755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f755c7fc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755c7fc000000000000000000000);
! 0b30 expect 68
SDR 192 TDI (00000000000000000dff755cd54000000000000000000000);
SDR 192 TDI (0000000000000000057f755cd54000000000000000000000);
SDR 192 TDI (0000000000000000057f755cd54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cd54000000000000000000000);
! 0b31 expect f3
SDR 192 TDI (00000000000000000dff755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f755cd5c000000000000000000000) TDO(0000000000000000000000000000000010500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cd5c000000000000000000000);
! 0b32 expect 0b
SDR 192 TDI (00000000000000000dff755cd74000000000000000000000);
SDR 192 TDI (0000000000000000057f755cd74000000000000000000000);
SDR 192 TDI (0000000000000000057f755cd74000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cd74000000000000000000000);
! 0b33 expect 3c
SDR 192 TDI (00000000000000000dff755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f755cd7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cd7c000000000000000000000);
! 0b34 expect 04
SDR 192 TDI (00000000000000000dff755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f755cdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cdd4000000000000000000000);
! 0b35 expect 68
SDR 192 TDI (00000000000000000dff755cddc000000000000000000000);
SDR 192 TDI (0000000000000000057f755cddc000000000000000000000);
SDR 192 TDI (0000000000000000057f755cddc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cddc000000000000000000000);
! 0b36 expect c1
SDR 192 TDI (00000000000000000dff755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f755cdf4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cdf4000000000000000000000);
! 0b37 expect 1b
SDR 192 TDI (00000000000000000dff755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f755cdfc000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cdfc000000000000000000000);
! 0b38 expect 3c
SDR 192 TDI (00000000000000000dff755cf54000000000000000000000);
SDR 192 TDI (0000000000000000057f755cf54000000000000000000000);
SDR 192 TDI (0000000000000000057f755cf54000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cf54000000000000000000000);
! 0b39 expect 05
SDR 192 TDI (00000000000000000dff755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f755cf5c000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cf5c000000000000000000000);
! 0b3a expect 68
SDR 192 TDI (00000000000000000dff755cf74000000000000000000000);
SDR 192 TDI (0000000000000000057f755cf74000000000000000000000);
SDR 192 TDI (0000000000000000057f755cf74000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cf74000000000000000000000);
! 0b3b expect 1c
SDR 192 TDI (00000000000000000dff755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f755cf7c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cf7c000000000000000000000);
! 0b3c expect 0c
SDR 192 TDI (00000000000000000dff755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f755cfd4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cfd4000000000000000000000);
! 0b3d expect 3c
SDR 192 TDI (00000000000000000dff755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f755cfdc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cfdc000000000000000000000);
! 0b3e expect 06
SDR 192 TDI (00000000000000000dff755cff4000000000000000000000);
SDR 192 TDI (0000000000000000057f755cff4000000000000000000000);
SDR 192 TDI (0000000000000000057f755cff4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cff4000000000000000000000);
! 0b3f expect 68
SDR 192 TDI (00000000000000000dff755cffc000000000000000000000);
SDR 192 TDI (0000000000000000057f755cffc000000000000000000000);
SDR 192 TDI (0000000000000000057f755cffc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff755cffc000000000000000000000);
! 0b40 expect 57
SDR 192 TDI (00000000000000000dff7574554000000000000000000000);
SDR 192 TDI (0000000000000000057f7574554000000000000000000000);
SDR 192 TDI (0000000000000000057f7574554000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574554000000000000000000000);
! 0b41 expect 1c
SDR 192 TDI (00000000000000000dff757455c000000000000000000000);
SDR 192 TDI (0000000000000000057f757455c000000000000000000000);
SDR 192 TDI (0000000000000000057f757455c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757455c000000000000000000000);
! 0b42 expect 3c
SDR 192 TDI (00000000000000000dff7574574000000000000000000000);
SDR 192 TDI (0000000000000000057f7574574000000000000000000000);
SDR 192 TDI (0000000000000000057f7574574000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574574000000000000000000000);
! 0b43 expect 07
SDR 192 TDI (00000000000000000dff757457c000000000000000000000);
SDR 192 TDI (0000000000000000057f757457c000000000000000000000);
SDR 192 TDI (0000000000000000057f757457c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757457c000000000000000000000);
! 0b44 expect 68
SDR 192 TDI (00000000000000000dff75745d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75745d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75745d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75745d4000000000000000000000);
! 0b45 expect 0c
SDR 192 TDI (00000000000000000dff75745dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75745dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75745dc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75745dc000000000000000000000);
! 0b46 expect 0c
SDR 192 TDI (00000000000000000dff75745f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75745f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75745f4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75745f4000000000000000000000);
! 0b47 expect 3c
SDR 192 TDI (00000000000000000dff75745fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75745fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75745fc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75745fc000000000000000000000);
! 0b48 expect 08
SDR 192 TDI (00000000000000000dff7574754000000000000000000000);
SDR 192 TDI (0000000000000000057f7574754000000000000000000000);
SDR 192 TDI (0000000000000000057f7574754000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574754000000000000000000000);
! 0b49 expect 68
SDR 192 TDI (00000000000000000dff757475c000000000000000000000);
SDR 192 TDI (0000000000000000057f757475c000000000000000000000);
SDR 192 TDI (0000000000000000057f757475c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757475c000000000000000000000);
! 0b4a expect 93
SDR 192 TDI (00000000000000000dff7574774000000000000000000000);
SDR 192 TDI (0000000000000000057f7574774000000000000000000000);
SDR 192 TDI (0000000000000000057f7574774000000000000000000000) TDO(000000000000000000000000000000001050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574774000000000000000000000);
! 0b4b expect 1e
SDR 192 TDI (00000000000000000dff757477c000000000000000000000);
SDR 192 TDI (0000000000000000057f757477c000000000000000000000);
SDR 192 TDI (0000000000000000057f757477c000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757477c000000000000000000000);
! 0b4c expect 00
SDR 192 TDI (00000000000000000dff75747d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75747d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75747d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75747d4000000000000000000000);
! 0b4d expect 36
SDR 192 TDI (00000000000000000dff75747dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75747dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75747dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75747dc000000000000000000000);
! 0b4e expect 50
SDR 192 TDI (00000000000000000dff75747f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75747f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75747f4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75747f4000000000000000000000);
! 0b4f expect 2e
SDR 192 TDI (00000000000000000dff75747fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75747fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75747fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75747fc000000000000000000000);
! 0b50 expect 21
SDR 192 TDI (00000000000000000dff7574d54000000000000000000000);
SDR 192 TDI (0000000000000000057f7574d54000000000000000000000);
SDR 192 TDI (0000000000000000057f7574d54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574d54000000000000000000000);
! 0b51 expect c7
SDR 192 TDI (00000000000000000dff7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7574d5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574d5c000000000000000000000);
! 0b52 expect a0
SDR 192 TDI (00000000000000000dff7574d74000000000000000000000);
SDR 192 TDI (0000000000000000057f7574d74000000000000000000000);
SDR 192 TDI (0000000000000000057f7574d74000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574d74000000000000000000000);
! 0b53 expect 2b
SDR 192 TDI (00000000000000000dff7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7574d7c000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574d7c000000000000000000000);
! 0b54 expect 36
SDR 192 TDI (00000000000000000dff7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7574dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574dd4000000000000000000000);
! 0b55 expect 82
SDR 192 TDI (00000000000000000dff7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f7574ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574ddc000000000000000000000);
! 0b56 expect 2e
SDR 192 TDI (00000000000000000dff7574df4000000000000000000000);
SDR 192 TDI (0000000000000000057f7574df4000000000000000000000);
SDR 192 TDI (0000000000000000057f7574df4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574df4000000000000000000000);
! 0b57 expect 22
SDR 192 TDI (00000000000000000dff7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f7574dfc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574dfc000000000000000000000);
! 0b58 expect 3e
SDR 192 TDI (00000000000000000dff7574f54000000000000000000000);
SDR 192 TDI (0000000000000000057f7574f54000000000000000000000);
SDR 192 TDI (0000000000000000057f7574f54000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574f54000000000000000000000);
! 0b59 expect 00
SDR 192 TDI (00000000000000000dff7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7574f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574f5c000000000000000000000);
! 0b5a expect 36
SDR 192 TDI (00000000000000000dff7574f74000000000000000000000);
SDR 192 TDI (0000000000000000057f7574f74000000000000000000000);
SDR 192 TDI (0000000000000000057f7574f74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574f74000000000000000000000);
! 0b5b expect 82
SDR 192 TDI (00000000000000000dff7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7574f7c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574f7c000000000000000000000);
! 0b5c expect 2e
SDR 192 TDI (00000000000000000dff7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7574fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574fd4000000000000000000000);
! 0b5d expect 22
SDR 192 TDI (00000000000000000dff7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f7574fdc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574fdc000000000000000000000);
! 0b5e expect cf
SDR 192 TDI (00000000000000000dff7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f7574ff4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574ff4000000000000000000000);
! 0b5f expect 08
SDR 192 TDI (00000000000000000dff7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f7574ffc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7574ffc000000000000000000000);
! 0b60 expect f9
SDR 192 TDI (00000000000000000dff757c554000000000000000000000);
SDR 192 TDI (0000000000000000057f757c554000000000000000000000);
SDR 192 TDI (0000000000000000057f757c554000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c554000000000000000000000);
! 0b61 expect 16
SDR 192 TDI (00000000000000000dff757c55c000000000000000000000);
SDR 192 TDI (0000000000000000057f757c55c000000000000000000000);
SDR 192 TDI (0000000000000000057f757c55c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c55c000000000000000000000);
! 0b62 expect 02
SDR 192 TDI (00000000000000000dff757c574000000000000000000000);
SDR 192 TDI (0000000000000000057f757c574000000000000000000000);
SDR 192 TDI (0000000000000000057f757c574000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c574000000000000000000000);
! 0b63 expect 36
SDR 192 TDI (00000000000000000dff757c57c000000000000000000000);
SDR 192 TDI (0000000000000000057f757c57c000000000000000000000);
SDR 192 TDI (0000000000000000057f757c57c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c57c000000000000000000000);
! 0b64 expect bc
SDR 192 TDI (00000000000000000dff757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f757c5d4000000000000000000000) TDO(000000000000000000000000000000001500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c5d4000000000000000000000);
! 0b65 expect 2e
SDR 192 TDI (00000000000000000dff757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f757c5dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c5dc000000000000000000000);
! 0b66 expect 21
SDR 192 TDI (00000000000000000dff757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f757c5f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c5f4000000000000000000000);
! 0b67 expect 46
SDR 192 TDI (00000000000000000dff757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f757c5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c5fc000000000000000000000);
! 0b68 expect a5
SDR 192 TDI (00000000000000000dff757c754000000000000000000000);
SDR 192 TDI (0000000000000000057f757c754000000000000000000000);
SDR 192 TDI (0000000000000000057f757c754000000000000000000000) TDO(000000000000000000000000000000000110000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c754000000000000000000000);
! 0b69 expect 0b
SDR 192 TDI (00000000000000000dff757c75c000000000000000000000);
SDR 192 TDI (0000000000000000057f757c75c000000000000000000000);
SDR 192 TDI (0000000000000000057f757c75c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c75c000000000000000000000);
! 0b6a expect 1e
SDR 192 TDI (00000000000000000dff757c774000000000000000000000);
SDR 192 TDI (0000000000000000057f757c774000000000000000000000);
SDR 192 TDI (0000000000000000057f757c774000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c774000000000000000000000);
! 0b6b expect 21
SDR 192 TDI (00000000000000000dff757c77c000000000000000000000);
SDR 192 TDI (0000000000000000057f757c77c000000000000000000000);
SDR 192 TDI (0000000000000000057f757c77c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c77c000000000000000000000);
! 0b6c expect 26
SDR 192 TDI (00000000000000000dff757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f757c7d4000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c7d4000000000000000000000);
! 0b6d expect 50
SDR 192 TDI (00000000000000000dff757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f757c7dc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c7dc000000000000000000000);
! 0b6e expect 46
SDR 192 TDI (00000000000000000dff757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f757c7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c7f4000000000000000000000);
! 0b6f expect dd
SDR 192 TDI (00000000000000000dff757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f757c7fc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757c7fc000000000000000000000);
! 0b70 expect 06
SDR 192 TDI (00000000000000000dff757cd54000000000000000000000);
SDR 192 TDI (0000000000000000057f757cd54000000000000000000000);
SDR 192 TDI (0000000000000000057f757cd54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cd54000000000000000000000);
! 0b71 expect 68
SDR 192 TDI (00000000000000000dff757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f757cd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cd5c000000000000000000000);
! 0b72 expect 94
SDR 192 TDI (00000000000000000dff757cd74000000000000000000000);
SDR 192 TDI (0000000000000000057f757cd74000000000000000000000);
SDR 192 TDI (0000000000000000057f757cd74000000000000000000000) TDO(000000000000000000000000000000001100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cd74000000000000000000000);
! 0b73 expect 0b
SDR 192 TDI (00000000000000000dff757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f757cd7c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cd7c000000000000000000000);
! 0b74 expect 36
SDR 192 TDI (00000000000000000dff757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f757cdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cdd4000000000000000000000);
! 0b75 expect 82
SDR 192 TDI (00000000000000000dff757cddc000000000000000000000);
SDR 192 TDI (0000000000000000057f757cddc000000000000000000000);
SDR 192 TDI (0000000000000000057f757cddc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cddc000000000000000000000);
! 0b76 expect 2e
SDR 192 TDI (00000000000000000dff757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f757cdf4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cdf4000000000000000000000);
! 0b77 expect 22
SDR 192 TDI (00000000000000000dff757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f757cdfc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cdfc000000000000000000000);
! 0b78 expect c7
SDR 192 TDI (00000000000000000dff757cf54000000000000000000000);
SDR 192 TDI (0000000000000000057f757cf54000000000000000000000);
SDR 192 TDI (0000000000000000057f757cf54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cf54000000000000000000000);
! 0b79 expect 3c
SDR 192 TDI (00000000000000000dff757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f757cf5c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cf5c000000000000000000000);
! 0b7a expect 08
SDR 192 TDI (00000000000000000dff757cf74000000000000000000000);
SDR 192 TDI (0000000000000000057f757cf74000000000000000000000);
SDR 192 TDI (0000000000000000057f757cf74000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cf74000000000000000000000);
! 0b7b expect 48
SDR 192 TDI (00000000000000000dff757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f757cf7c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cf7c000000000000000000000);
! 0b7c expect 5a
SDR 192 TDI (00000000000000000dff757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f757cfd4000000000000000000000) TDO(000000000000000000000000000000001440000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cfd4000000000000000000000);
! 0b7d expect 0b
SDR 192 TDI (00000000000000000dff757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f757cfdc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cfdc000000000000000000000);
! 0b7e expect 36
SDR 192 TDI (00000000000000000dff757cff4000000000000000000000);
SDR 192 TDI (0000000000000000057f757cff4000000000000000000000);
SDR 192 TDI (0000000000000000057f757cff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cff4000000000000000000000);
! 0b7f expect 82
SDR 192 TDI (00000000000000000dff757cffc000000000000000000000);
SDR 192 TDI (0000000000000000057f757cffc000000000000000000000);
SDR 192 TDI (0000000000000000057f757cffc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff757cffc000000000000000000000);
! 0b80 expect 2e
SDR 192 TDI (00000000000000000dff75d4554000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4554000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4554000000000000000000000);
! 0b81 expect 22
SDR 192 TDI (00000000000000000dff75d455c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d455c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d455c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d455c000000000000000000000);
! 0b82 expect 3e
SDR 192 TDI (00000000000000000dff75d4574000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4574000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4574000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4574000000000000000000000);
! 0b83 expect 00
SDR 192 TDI (00000000000000000dff75d457c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d457c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d457c000000000000000000000);
! 0b84 expect 44
SDR 192 TDI (00000000000000000dff75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d45d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d45d4000000000000000000000);
! 0b85 expect d9
SDR 192 TDI (00000000000000000dff75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d45dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d45dc000000000000000000000);
! 0b86 expect 1c
SDR 192 TDI (00000000000000000dff75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d45f4000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d45f4000000000000000000000);
! 0b87 expect 36
SDR 192 TDI (00000000000000000dff75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d45fc000000000000000000000);
! 0b88 expect 98
SDR 192 TDI (00000000000000000dff75d4754000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4754000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4754000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4754000000000000000000000);
! 0b89 expect 2e
SDR 192 TDI (00000000000000000dff75d475c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d475c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d475c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d475c000000000000000000000);
! 0b8a expect 21
SDR 192 TDI (00000000000000000dff75d4774000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4774000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4774000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4774000000000000000000000);
! 0b8b expect 3e
SDR 192 TDI (00000000000000000dff75d477c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d477c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d477c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d477c000000000000000000000);
! 0b8c expect 00
SDR 192 TDI (00000000000000000dff75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d47d4000000000000000000000);
! 0b8d expect 06
SDR 192 TDI (00000000000000000dff75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d47dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d47dc000000000000000000000);
! 0b8e expect c6
SDR 192 TDI (00000000000000000dff75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d47f4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d47f4000000000000000000000);
! 0b8f expect 16
SDR 192 TDI (00000000000000000dff75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d47fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d47fc000000000000000000000);
! 0b90 expect c1
SDR 192 TDI (00000000000000000dff75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4d54000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4d54000000000000000000000);
! 0b91 expect 44
SDR 192 TDI (00000000000000000dff75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4d5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4d5c000000000000000000000);
! 0b92 expect 99
SDR 192 TDI (00000000000000000dff75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4d74000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4d74000000000000000000000);
! 0b93 expect 06
SDR 192 TDI (00000000000000000dff75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4d7c000000000000000000000);
! 0b94 expect 36
SDR 192 TDI (00000000000000000dff75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4dd4000000000000000000000);
! 0b95 expect 82
SDR 192 TDI (00000000000000000dff75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4ddc000000000000000000000);
! 0b96 expect 2e
SDR 192 TDI (00000000000000000dff75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4df4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4df4000000000000000000000);
! 0b97 expect 22
SDR 192 TDI (00000000000000000dff75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4dfc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4dfc000000000000000000000);
! 0b98 expect cf
SDR 192 TDI (00000000000000000dff75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4f54000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4f54000000000000000000000);
! 0b99 expect 36
SDR 192 TDI (00000000000000000dff75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4f5c000000000000000000000);
! 0b9a expect 98
SDR 192 TDI (00000000000000000dff75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4f74000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4f74000000000000000000000);
! 0b9b expect 2e
SDR 192 TDI (00000000000000000dff75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4f7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4f7c000000000000000000000);
! 0b9c expect 21
SDR 192 TDI (00000000000000000dff75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4fd4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4fd4000000000000000000000);
! 0b9d expect d7
SDR 192 TDI (00000000000000000dff75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4fdc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4fdc000000000000000000000);
! 0b9e expect 46
SDR 192 TDI (00000000000000000dff75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4ff4000000000000000000000);
! 0b9f expect 17
SDR 192 TDI (00000000000000000dff75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f75d4ffc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75d4ffc000000000000000000000);
! 0ba0 expect 17
SDR 192 TDI (00000000000000000dff75dc554000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc554000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc554000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc554000000000000000000000);
! 0ba1 expect f9
SDR 192 TDI (00000000000000000dff75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc55c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc55c000000000000000000000);
! 0ba2 expect 44
SDR 192 TDI (00000000000000000dff75dc574000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc574000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc574000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc574000000000000000000000);
! 0ba3 expect b0
SDR 192 TDI (00000000000000000dff75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc57c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc57c000000000000000000000);
! 0ba4 expect 06
SDR 192 TDI (00000000000000000dff75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc5d4000000000000000000000);
! 0ba5 expect c1
SDR 192 TDI (00000000000000000dff75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc5dc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc5dc000000000000000000000);
! 0ba6 expect 02
SDR 192 TDI (00000000000000000dff75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc5f4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc5f4000000000000000000000);
! 0ba7 expect 11
SDR 192 TDI (00000000000000000dff75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc5fc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc5fc000000000000000000000);
! 0ba8 expect 48
SDR 192 TDI (00000000000000000dff75dc754000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc754000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc754000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc754000000000000000000000);
! 0ba9 expect a6
SDR 192 TDI (00000000000000000dff75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc75c000000000000000000000);
! 0baa expect 0b
SDR 192 TDI (00000000000000000dff75dc774000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc774000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc774000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc774000000000000000000000);
! 0bab expect 86
SDR 192 TDI (00000000000000000dff75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc77c000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc77c000000000000000000000);
! 0bac expect f0
SDR 192 TDI (00000000000000000dff75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc7d4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc7d4000000000000000000000);
! 0bad expect 03
SDR 192 TDI (00000000000000000dff75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc7dc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc7dc000000000000000000000);
! 0bae expect 28
SDR 192 TDI (00000000000000000dff75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc7f4000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc7f4000000000000000000000);
! 0baf expect 07
SDR 192 TDI (00000000000000000dff75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dc7fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dc7fc000000000000000000000);
! 0bb0 expect 36
SDR 192 TDI (00000000000000000dff75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcd54000000000000000000000);
! 0bb1 expect 56
SDR 192 TDI (00000000000000000dff75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcd5c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcd5c000000000000000000000);
! 0bb2 expect 2e
SDR 192 TDI (00000000000000000dff75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcd74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcd74000000000000000000000);
! 0bb3 expect 20
SDR 192 TDI (00000000000000000dff75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcd7c000000000000000000000);
! 0bb4 expect c7
SDR 192 TDI (00000000000000000dff75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcdd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcdd4000000000000000000000);
! 0bb5 expect a0
SDR 192 TDI (00000000000000000dff75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcddc000000000000000000000);
! 0bb6 expect 50
SDR 192 TDI (00000000000000000dff75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcdf4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcdf4000000000000000000000);
! 0bb7 expect e4
SDR 192 TDI (00000000000000000dff75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcdfc000000000000000000000) TDO(0000000000000000000000000000000001000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcdfc000000000000000000000);
! 0bb8 expect 0b
SDR 192 TDI (00000000000000000dff75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcf54000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcf54000000000000000000000);
! 0bb9 expect 36
SDR 192 TDI (00000000000000000dff75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcf5c000000000000000000000);
! 0bba expect 0c
SDR 192 TDI (00000000000000000dff75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcf74000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcf74000000000000000000000);
! 0bbb expect 46
SDR 192 TDI (00000000000000000dff75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcf7c000000000000000000000);
! 0bbc expect a6
SDR 192 TDI (00000000000000000dff75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcfd4000000000000000000000);
! 0bbd expect 16
SDR 192 TDI (00000000000000000dff75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcfdc000000000000000000000);
! 0bbe expect 46
SDR 192 TDI (00000000000000000dff75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcff4000000000000000000000);
! 0bbf expect f9
SDR 192 TDI (00000000000000000dff75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057f75dcffc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75dcffc000000000000000000000);
! 0bc0 expect 13
SDR 192 TDI (00000000000000000dff75f4554000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4554000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4554000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4554000000000000000000000);
! 0bc1 expect 36
SDR 192 TDI (00000000000000000dff75f455c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f455c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f455c000000000000000000000);
! 0bc2 expect 53
SDR 192 TDI (00000000000000000dff75f4574000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4574000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4574000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4574000000000000000000000);
! 0bc3 expect 3e
SDR 192 TDI (00000000000000000dff75f457c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f457c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f457c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f457c000000000000000000000);
! 0bc4 expect 00
SDR 192 TDI (00000000000000000dff75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f45d4000000000000000000000);
! 0bc5 expect 46
SDR 192 TDI (00000000000000000dff75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f45dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f45dc000000000000000000000);
! 0bc6 expect 2d
SDR 192 TDI (00000000000000000dff75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f45f4000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f45f4000000000000000000000);
! 0bc7 expect 14
SDR 192 TDI (00000000000000000dff75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f45fc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f45fc000000000000000000000);
! 0bc8 expect 36
SDR 192 TDI (00000000000000000dff75f4754000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4754000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4754000000000000000000000);
! 0bc9 expect 0c
SDR 192 TDI (00000000000000000dff75f475c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f475c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f475c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f475c000000000000000000000);
! 0bca expect 46
SDR 192 TDI (00000000000000000dff75f4774000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4774000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4774000000000000000000000);
! 0bcb expect af
SDR 192 TDI (00000000000000000dff75f477c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f477c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f477c000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f477c000000000000000000000);
! 0bcc expect 16
SDR 192 TDI (00000000000000000dff75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f47d4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f47d4000000000000000000000);
! 0bcd expect 46
SDR 192 TDI (00000000000000000dff75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f47dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f47dc000000000000000000000);
! 0bce expect 13
SDR 192 TDI (00000000000000000dff75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f47f4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f47f4000000000000000000000);
! 0bcf expect 15
SDR 192 TDI (00000000000000000dff75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f47fc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f47fc000000000000000000000);
! 0bd0 expect 36
SDR 192 TDI (00000000000000000dff75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4d54000000000000000000000);
! 0bd1 expect 56
SDR 192 TDI (00000000000000000dff75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4d5c000000000000000000000);
! 0bd2 expect c7
SDR 192 TDI (00000000000000000dff75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4d74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4d74000000000000000000000);
! 0bd3 expect a0
SDR 192 TDI (00000000000000000dff75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4d7c000000000000000000000);
! 0bd4 expect 68
SDR 192 TDI (00000000000000000dff75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4dd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4dd4000000000000000000000);
! 0bd5 expect ee
SDR 192 TDI (00000000000000000dff75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4ddc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4ddc000000000000000000000);
! 0bd6 expect 0b
SDR 192 TDI (00000000000000000dff75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4df4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4df4000000000000000000000);
! 0bd7 expect 36
SDR 192 TDI (00000000000000000dff75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4dfc000000000000000000000);
! 0bd8 expect 0c
SDR 192 TDI (00000000000000000dff75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4f54000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4f54000000000000000000000);
! 0bd9 expect 46
SDR 192 TDI (00000000000000000dff75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4f5c000000000000000000000);
! 0bda expect 9d
SDR 192 TDI (00000000000000000dff75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4f74000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4f74000000000000000000000);
! 0bdb expect 16
SDR 192 TDI (00000000000000000dff75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4f7c000000000000000000000);
! 0bdc expect 36
SDR 192 TDI (00000000000000000dff75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4fd4000000000000000000000);
! 0bdd expect 14
SDR 192 TDI (00000000000000000dff75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4fdc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4fdc000000000000000000000);
! 0bde expect 46
SDR 192 TDI (00000000000000000dff75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4ff4000000000000000000000);
! 0bdf expect b8
SDR 192 TDI (00000000000000000dff75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f75f4ffc000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75f4ffc000000000000000000000);
! 0be0 expect 16
SDR 192 TDI (00000000000000000dff75fc554000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc554000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc554000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc554000000000000000000000);
! 0be1 expect 46
SDR 192 TDI (00000000000000000dff75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc55c000000000000000000000);
! 0be2 expect 82
SDR 192 TDI (00000000000000000dff75fc574000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc574000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc574000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc574000000000000000000000);
! 0be3 expect 14
SDR 192 TDI (00000000000000000dff75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc57c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc57c000000000000000000000);
! 0be4 expect 46
SDR 192 TDI (00000000000000000dff75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc5d4000000000000000000000);
! 0be5 expect f9
SDR 192 TDI (00000000000000000dff75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc5dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc5dc000000000000000000000);
! 0be6 expect 13
SDR 192 TDI (00000000000000000dff75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc5f4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc5f4000000000000000000000);
! 0be7 expect 36
SDR 192 TDI (00000000000000000dff75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc5fc000000000000000000000);
! 0be8 expect 53
SDR 192 TDI (00000000000000000dff75fc754000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc754000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc754000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc754000000000000000000000);
! 0be9 expect 3e
SDR 192 TDI (00000000000000000dff75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc75c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc75c000000000000000000000);
! 0bea expect 00
SDR 192 TDI (00000000000000000dff75fc774000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc774000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc774000000000000000000000);
! 0beb expect 44
SDR 192 TDI (00000000000000000dff75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc77c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc77c000000000000000000000);
! 0bec expect 2d
SDR 192 TDI (00000000000000000dff75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc7d4000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc7d4000000000000000000000);
! 0bed expect 14
SDR 192 TDI (00000000000000000dff75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc7dc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc7dc000000000000000000000);
! 0bee expect 36
SDR 192 TDI (00000000000000000dff75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc7f4000000000000000000000);
! 0bef expect 0c
SDR 192 TDI (00000000000000000dff75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fc7fc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fc7fc000000000000000000000);
! 0bf0 expect 44
SDR 192 TDI (00000000000000000dff75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcd54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcd54000000000000000000000);
! 0bf1 expect 9d
SDR 192 TDI (00000000000000000dff75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcd5c000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcd5c000000000000000000000);
! 0bf2 expect 16
SDR 192 TDI (00000000000000000dff75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcd74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcd74000000000000000000000);
! 0bf3 expect 36
SDR 192 TDI (00000000000000000dff75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcd7c000000000000000000000);
! 0bf4 expect 56
SDR 192 TDI (00000000000000000dff75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcdd4000000000000000000000);
! 0bf5 expect 2e
SDR 192 TDI (00000000000000000dff75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcddc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcddc000000000000000000000);
! 0bf6 expect 20
SDR 192 TDI (00000000000000000dff75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcdf4000000000000000000000);
! 0bf7 expect c7
SDR 192 TDI (00000000000000000dff75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcdfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcdfc000000000000000000000);
! 0bf8 expect a0
SDR 192 TDI (00000000000000000dff75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcf54000000000000000000000);
! 0bf9 expect 70
SDR 192 TDI (00000000000000000dff75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcf5c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcf5c000000000000000000000);
! 0bfa expect 7b
SDR 192 TDI (00000000000000000dff75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcf74000000000000000000000) TDO(000000000000000000000000000000001450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcf74000000000000000000000);
! 0bfb expect 14
SDR 192 TDI (00000000000000000dff75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcf7c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcf7c000000000000000000000);
! 0bfc expect 07
SDR 192 TDI (00000000000000000dff75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcfd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcfd4000000000000000000000);
! 0bfd expect 36
SDR 192 TDI (00000000000000000dff75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcfdc000000000000000000000);
! 0bfe expect 56
SDR 192 TDI (00000000000000000dff75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcff4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcff4000000000000000000000);
! 0bff expect 2e
SDR 192 TDI (00000000000000000dff75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057f75fcffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff75fcffc000000000000000000000);
! 0c00 expect 20
SDR 192 TDI (00000000000000000ff57554554000000000000000000000);
SDR 192 TDI (000000000000000007757554554000000000000000000000);
SDR 192 TDI (000000000000000007757554554000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554554000000000000000000000);
! 0c01 expect c7
SDR 192 TDI (00000000000000000ff5755455c000000000000000000000);
SDR 192 TDI (00000000000000000775755455c000000000000000000000);
SDR 192 TDI (00000000000000000775755455c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755455c000000000000000000000);
! 0c02 expect a0
SDR 192 TDI (00000000000000000ff57554574000000000000000000000);
SDR 192 TDI (000000000000000007757554574000000000000000000000);
SDR 192 TDI (000000000000000007757554574000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554574000000000000000000000);
! 0c03 expect 2b
SDR 192 TDI (00000000000000000ff5755457c000000000000000000000);
SDR 192 TDI (00000000000000000775755457c000000000000000000000);
SDR 192 TDI (00000000000000000775755457c000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755457c000000000000000000000);
! 0c04 expect 50
SDR 192 TDI (00000000000000000ff575545d4000000000000000000000);
SDR 192 TDI (0000000000000000077575545d4000000000000000000000);
SDR 192 TDI (0000000000000000077575545d4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575545d4000000000000000000000);
! 0c05 expect af
SDR 192 TDI (00000000000000000ff575545dc000000000000000000000);
SDR 192 TDI (0000000000000000077575545dc000000000000000000000);
SDR 192 TDI (0000000000000000077575545dc000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575545dc000000000000000000000);
! 0c06 expect 0a
SDR 192 TDI (00000000000000000ff575545f4000000000000000000000);
SDR 192 TDI (0000000000000000077575545f4000000000000000000000);
SDR 192 TDI (0000000000000000077575545f4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575545f4000000000000000000000);
! 0c07 expect 36
SDR 192 TDI (00000000000000000ff575545fc000000000000000000000);
SDR 192 TDI (0000000000000000077575545fc000000000000000000000);
SDR 192 TDI (0000000000000000077575545fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575545fc000000000000000000000);
! 0c08 expect 14
SDR 192 TDI (00000000000000000ff57554754000000000000000000000);
SDR 192 TDI (000000000000000007757554754000000000000000000000);
SDR 192 TDI (000000000000000007757554754000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554754000000000000000000000);
! 0c09 expect 44
SDR 192 TDI (00000000000000000ff5755475c000000000000000000000);
SDR 192 TDI (00000000000000000775755475c000000000000000000000);
SDR 192 TDI (00000000000000000775755475c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755475c000000000000000000000);
! 0c0a expect 9d
SDR 192 TDI (00000000000000000ff57554774000000000000000000000);
SDR 192 TDI (000000000000000007757554774000000000000000000000);
SDR 192 TDI (000000000000000007757554774000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554774000000000000000000000);
! 0c0b expect 16
SDR 192 TDI (00000000000000000ff5755477c000000000000000000000);
SDR 192 TDI (00000000000000000775755477c000000000000000000000);
SDR 192 TDI (00000000000000000775755477c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755477c000000000000000000000);
! 0c0c expect 46
SDR 192 TDI (00000000000000000ff575547d4000000000000000000000);
SDR 192 TDI (0000000000000000077575547d4000000000000000000000);
SDR 192 TDI (0000000000000000077575547d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575547d4000000000000000000000);
! 0c0d expect f9
SDR 192 TDI (00000000000000000ff575547dc000000000000000000000);
SDR 192 TDI (0000000000000000077575547dc000000000000000000000);
SDR 192 TDI (0000000000000000077575547dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575547dc000000000000000000000);
! 0c0e expect 13
SDR 192 TDI (00000000000000000ff575547f4000000000000000000000);
SDR 192 TDI (0000000000000000077575547f4000000000000000000000);
SDR 192 TDI (0000000000000000077575547f4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575547f4000000000000000000000);
! 0c0f expect 36
SDR 192 TDI (00000000000000000ff575547fc000000000000000000000);
SDR 192 TDI (0000000000000000077575547fc000000000000000000000);
SDR 192 TDI (0000000000000000077575547fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575547fc000000000000000000000);
! 0c10 expect 54
SDR 192 TDI (00000000000000000ff57554d54000000000000000000000);
SDR 192 TDI (000000000000000007757554d54000000000000000000000);
SDR 192 TDI (000000000000000007757554d54000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554d54000000000000000000000);
! 0c11 expect c7
SDR 192 TDI (00000000000000000ff57554d5c000000000000000000000);
SDR 192 TDI (000000000000000007757554d5c000000000000000000000);
SDR 192 TDI (000000000000000007757554d5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554d5c000000000000000000000);
! 0c12 expect 46
SDR 192 TDI (00000000000000000ff57554d74000000000000000000000);
SDR 192 TDI (000000000000000007757554d74000000000000000000000);
SDR 192 TDI (000000000000000007757554d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554d74000000000000000000000);
! 0c13 expect 85
SDR 192 TDI (00000000000000000ff57554d7c000000000000000000000);
SDR 192 TDI (000000000000000007757554d7c000000000000000000000);
SDR 192 TDI (000000000000000007757554d7c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554d7c000000000000000000000);
! 0c14 expect 07
SDR 192 TDI (00000000000000000ff57554dd4000000000000000000000);
SDR 192 TDI (000000000000000007757554dd4000000000000000000000);
SDR 192 TDI (000000000000000007757554dd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554dd4000000000000000000000);
! 0c15 expect 36
SDR 192 TDI (00000000000000000ff57554ddc000000000000000000000);
SDR 192 TDI (000000000000000007757554ddc000000000000000000000);
SDR 192 TDI (000000000000000007757554ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554ddc000000000000000000000);
! 0c16 expect 7f
SDR 192 TDI (00000000000000000ff57554df4000000000000000000000);
SDR 192 TDI (000000000000000007757554df4000000000000000000000);
SDR 192 TDI (000000000000000007757554df4000000000000000000000) TDO(000000000000000000000000000000001550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554df4000000000000000000000);
! 0c17 expect 2e
SDR 192 TDI (00000000000000000ff57554dfc000000000000000000000);
SDR 192 TDI (000000000000000007757554dfc000000000000000000000);
SDR 192 TDI (000000000000000007757554dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554dfc000000000000000000000);
! 0c18 expect 21
SDR 192 TDI (00000000000000000ff57554f54000000000000000000000);
SDR 192 TDI (000000000000000007757554f54000000000000000000000);
SDR 192 TDI (000000000000000007757554f54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554f54000000000000000000000);
! 0c19 expect 3e
SDR 192 TDI (00000000000000000ff57554f5c000000000000000000000);
SDR 192 TDI (000000000000000007757554f5c000000000000000000000);
SDR 192 TDI (000000000000000007757554f5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554f5c000000000000000000000);
! 0c1a expect ff
SDR 192 TDI (00000000000000000ff57554f74000000000000000000000);
SDR 192 TDI (000000000000000007757554f74000000000000000000000);
SDR 192 TDI (000000000000000007757554f74000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554f74000000000000000000000);
! 0c1b expect 07
SDR 192 TDI (00000000000000000ff57554f7c000000000000000000000);
SDR 192 TDI (000000000000000007757554f7c000000000000000000000);
SDR 192 TDI (000000000000000007757554f7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554f7c000000000000000000000);
! 0c1c expect 46
SDR 192 TDI (00000000000000000ff57554fd4000000000000000000000);
SDR 192 TDI (000000000000000007757554fd4000000000000000000000);
SDR 192 TDI (000000000000000007757554fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554fd4000000000000000000000);
! 0c1d expect f9
SDR 192 TDI (00000000000000000ff57554fdc000000000000000000000);
SDR 192 TDI (000000000000000007757554fdc000000000000000000000);
SDR 192 TDI (000000000000000007757554fdc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554fdc000000000000000000000);
! 0c1e expect 13
SDR 192 TDI (00000000000000000ff57554ff4000000000000000000000);
SDR 192 TDI (000000000000000007757554ff4000000000000000000000);
SDR 192 TDI (000000000000000007757554ff4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554ff4000000000000000000000);
! 0c1f expect 36
SDR 192 TDI (00000000000000000ff57554ffc000000000000000000000);
SDR 192 TDI (000000000000000007757554ffc000000000000000000000);
SDR 192 TDI (000000000000000007757554ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57554ffc000000000000000000000);
! 0c20 expect 54
SDR 192 TDI (00000000000000000ff5755c554000000000000000000000);
SDR 192 TDI (00000000000000000775755c554000000000000000000000);
SDR 192 TDI (00000000000000000775755c554000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c554000000000000000000000);
! 0c21 expect c7
SDR 192 TDI (00000000000000000ff5755c55c000000000000000000000);
SDR 192 TDI (00000000000000000775755c55c000000000000000000000);
SDR 192 TDI (00000000000000000775755c55c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c55c000000000000000000000);
! 0c22 expect 36
SDR 192 TDI (00000000000000000ff5755c574000000000000000000000);
SDR 192 TDI (00000000000000000775755c574000000000000000000000);
SDR 192 TDI (00000000000000000775755c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c574000000000000000000000);
! 0c23 expect 23
SDR 192 TDI (00000000000000000ff5755c57c000000000000000000000);
SDR 192 TDI (00000000000000000775755c57c000000000000000000000);
SDR 192 TDI (00000000000000000775755c57c000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c57c000000000000000000000);
! 0c24 expect 97
SDR 192 TDI (00000000000000000ff5755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000775755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000775755c5d4000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c5d4000000000000000000000);
! 0c25 expect 36
SDR 192 TDI (00000000000000000ff5755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000775755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000775755c5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c5dc000000000000000000000);
! 0c26 expect 7f
SDR 192 TDI (00000000000000000ff5755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000775755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000775755c5f4000000000000000000000) TDO(000000000000000000000000000000001550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c5f4000000000000000000000);
! 0c27 expect 2e
SDR 192 TDI (00000000000000000ff5755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000775755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000775755c5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c5fc000000000000000000000);
! 0c28 expect 21
SDR 192 TDI (00000000000000000ff5755c754000000000000000000000);
SDR 192 TDI (00000000000000000775755c754000000000000000000000);
SDR 192 TDI (00000000000000000775755c754000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c754000000000000000000000);
! 0c29 expect 3e
SDR 192 TDI (00000000000000000ff5755c75c000000000000000000000);
SDR 192 TDI (00000000000000000775755c75c000000000000000000000);
SDR 192 TDI (00000000000000000775755c75c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c75c000000000000000000000);
! 0c2a expect ff
SDR 192 TDI (00000000000000000ff5755c774000000000000000000000);
SDR 192 TDI (00000000000000000775755c774000000000000000000000);
SDR 192 TDI (00000000000000000775755c774000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c774000000000000000000000);
! 0c2b expect 70
SDR 192 TDI (00000000000000000ff5755c77c000000000000000000000);
SDR 192 TDI (00000000000000000775755c77c000000000000000000000);
SDR 192 TDI (00000000000000000775755c77c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c77c000000000000000000000);
! 0c2c expect 7e
SDR 192 TDI (00000000000000000ff5755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000775755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000775755c7d4000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c7d4000000000000000000000);
! 0c2d expect 1b
SDR 192 TDI (00000000000000000ff5755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000775755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000775755c7dc000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c7dc000000000000000000000);
! 0c2e expect 2b
SDR 192 TDI (00000000000000000ff5755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000775755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000775755c7f4000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c7f4000000000000000000000);
! 0c2f expect d0
SDR 192 TDI (00000000000000000ff5755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000775755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000775755c7fc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755c7fc000000000000000000000);
! 0c30 expect 06
SDR 192 TDI (00000000000000000ff5755cd54000000000000000000000);
SDR 192 TDI (00000000000000000775755cd54000000000000000000000);
SDR 192 TDI (00000000000000000775755cd54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cd54000000000000000000000);
! 0c31 expect a0
SDR 192 TDI (00000000000000000ff5755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000775755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000775755cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cd5c000000000000000000000);
! 0c32 expect 46
SDR 192 TDI (00000000000000000ff5755cd74000000000000000000000);
SDR 192 TDI (00000000000000000775755cd74000000000000000000000);
SDR 192 TDI (00000000000000000775755cd74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cd74000000000000000000000);
! 0c33 expect 85
SDR 192 TDI (00000000000000000ff5755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000775755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000775755cd7c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cd7c000000000000000000000);
! 0c34 expect 07
SDR 192 TDI (00000000000000000ff5755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000775755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000775755cdd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cdd4000000000000000000000);
! 0c35 expect 11
SDR 192 TDI (00000000000000000ff5755cddc000000000000000000000);
SDR 192 TDI (00000000000000000775755cddc000000000000000000000);
SDR 192 TDI (00000000000000000775755cddc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cddc000000000000000000000);
! 0c36 expect 48
SDR 192 TDI (00000000000000000ff5755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000775755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000775755cdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cdf4000000000000000000000);
! 0c37 expect 32
SDR 192 TDI (00000000000000000ff5755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000775755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000775755cdfc000000000000000000000) TDO(000000000000000000000000000000001040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cdfc000000000000000000000);
! 0c38 expect 0c
SDR 192 TDI (00000000000000000ff5755cf54000000000000000000000);
SDR 192 TDI (00000000000000000775755cf54000000000000000000000);
SDR 192 TDI (00000000000000000775755cf54000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cf54000000000000000000000);
! 0c39 expect 07
SDR 192 TDI (00000000000000000ff5755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000775755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000775755cf5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cf5c000000000000000000000);
! 0c3a expect 36
SDR 192 TDI (00000000000000000ff5755cf74000000000000000000000);
SDR 192 TDI (00000000000000000775755cf74000000000000000000000);
SDR 192 TDI (00000000000000000775755cf74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cf74000000000000000000000);
! 0c3b expect 81
SDR 192 TDI (00000000000000000ff5755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000775755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000775755cf7c000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cf7c000000000000000000000);
! 0c3c expect 2e
SDR 192 TDI (00000000000000000ff5755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000775755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000775755cfd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cfd4000000000000000000000);
! 0c3d expect 22
SDR 192 TDI (00000000000000000ff5755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000775755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000775755cfdc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cfdc000000000000000000000);
! 0c3e expect c7
SDR 192 TDI (00000000000000000ff5755cff4000000000000000000000);
SDR 192 TDI (00000000000000000775755cff4000000000000000000000);
SDR 192 TDI (00000000000000000775755cff4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cff4000000000000000000000);
! 0c3f expect a0
SDR 192 TDI (00000000000000000ff5755cffc000000000000000000000);
SDR 192 TDI (00000000000000000775755cffc000000000000000000000);
SDR 192 TDI (00000000000000000775755cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5755cffc000000000000000000000);
! 0c40 expect 68
SDR 192 TDI (00000000000000000ff57574554000000000000000000000);
SDR 192 TDI (000000000000000007757574554000000000000000000000);
SDR 192 TDI (000000000000000007757574554000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574554000000000000000000000);
! 0c41 expect 4d
SDR 192 TDI (00000000000000000ff5757455c000000000000000000000);
SDR 192 TDI (00000000000000000775757455c000000000000000000000);
SDR 192 TDI (00000000000000000775757455c000000000000000000000) TDO(000000000000000000000000000000000510000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757455c000000000000000000000);
! 0c42 expect 0c
SDR 192 TDI (00000000000000000ff57574574000000000000000000000);
SDR 192 TDI (000000000000000007757574574000000000000000000000);
SDR 192 TDI (000000000000000007757574574000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574574000000000000000000000);
! 0c43 expect 3e
SDR 192 TDI (00000000000000000ff5757457c000000000000000000000);
SDR 192 TDI (00000000000000000775757457c000000000000000000000);
SDR 192 TDI (00000000000000000775757457c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757457c000000000000000000000);
! 0c44 expect 00
SDR 192 TDI (00000000000000000ff575745d4000000000000000000000);
SDR 192 TDI (0000000000000000077575745d4000000000000000000000);
SDR 192 TDI (0000000000000000077575745d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575745d4000000000000000000000);
! 0c45 expect 36
SDR 192 TDI (00000000000000000ff575745dc000000000000000000000);
SDR 192 TDI (0000000000000000077575745dc000000000000000000000);
SDR 192 TDI (0000000000000000077575745dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575745dc000000000000000000000);
! 0c46 expect 84
SDR 192 TDI (00000000000000000ff575745f4000000000000000000000);
SDR 192 TDI (0000000000000000077575745f4000000000000000000000);
SDR 192 TDI (0000000000000000077575745f4000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575745f4000000000000000000000);
! 0c47 expect f7
SDR 192 TDI (00000000000000000ff575745fc000000000000000000000);
SDR 192 TDI (0000000000000000077575745fc000000000000000000000);
SDR 192 TDI (0000000000000000077575745fc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575745fc000000000000000000000);
! 0c48 expect 2e
SDR 192 TDI (00000000000000000ff57574754000000000000000000000);
SDR 192 TDI (000000000000000007757574754000000000000000000000);
SDR 192 TDI (000000000000000007757574754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574754000000000000000000000);
! 0c49 expect 23
SDR 192 TDI (00000000000000000ff5757475c000000000000000000000);
SDR 192 TDI (00000000000000000775757475c000000000000000000000);
SDR 192 TDI (00000000000000000775757475c000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757475c000000000000000000000);
! 0c4a expect 44
SDR 192 TDI (00000000000000000ff57574774000000000000000000000);
SDR 192 TDI (000000000000000007757574774000000000000000000000);
SDR 192 TDI (000000000000000007757574774000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574774000000000000000000000);
! 0c4b expect a6
SDR 192 TDI (00000000000000000ff5757477c000000000000000000000);
SDR 192 TDI (00000000000000000775757477c000000000000000000000);
SDR 192 TDI (00000000000000000775757477c000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757477c000000000000000000000);
! 0c4c expect 16
SDR 192 TDI (00000000000000000ff575747d4000000000000000000000);
SDR 192 TDI (0000000000000000077575747d4000000000000000000000);
SDR 192 TDI (0000000000000000077575747d4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575747d4000000000000000000000);
! 0c4d expect 36
SDR 192 TDI (00000000000000000ff575747dc000000000000000000000);
SDR 192 TDI (0000000000000000077575747dc000000000000000000000);
SDR 192 TDI (0000000000000000077575747dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575747dc000000000000000000000);
! 0c4e expect f8
SDR 192 TDI (00000000000000000ff575747f4000000000000000000000);
SDR 192 TDI (0000000000000000077575747f4000000000000000000000);
SDR 192 TDI (0000000000000000077575747f4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575747f4000000000000000000000);
! 0c4f expect 2e
SDR 192 TDI (00000000000000000ff575747fc000000000000000000000);
SDR 192 TDI (0000000000000000077575747fc000000000000000000000);
SDR 192 TDI (0000000000000000077575747fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575747fc000000000000000000000);
! 0c50 expect 21
SDR 192 TDI (00000000000000000ff57574d54000000000000000000000);
SDR 192 TDI (000000000000000007757574d54000000000000000000000);
SDR 192 TDI (000000000000000007757574d54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574d54000000000000000000000);
! 0c51 expect 3e
SDR 192 TDI (00000000000000000ff57574d5c000000000000000000000);
SDR 192 TDI (000000000000000007757574d5c000000000000000000000);
SDR 192 TDI (000000000000000007757574d5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574d5c000000000000000000000);
! 0c52 expect 00
SDR 192 TDI (00000000000000000ff57574d74000000000000000000000);
SDR 192 TDI (000000000000000007757574d74000000000000000000000);
SDR 192 TDI (000000000000000007757574d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574d74000000000000000000000);
! 0c53 expect 36
SDR 192 TDI (00000000000000000ff57574d7c000000000000000000000);
SDR 192 TDI (000000000000000007757574d7c000000000000000000000);
SDR 192 TDI (000000000000000007757574d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574d7c000000000000000000000);
! 0c54 expect 50
SDR 192 TDI (00000000000000000ff57574dd4000000000000000000000);
SDR 192 TDI (000000000000000007757574dd4000000000000000000000);
SDR 192 TDI (000000000000000007757574dd4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574dd4000000000000000000000);
! 0c55 expect 1e
SDR 192 TDI (00000000000000000ff57574ddc000000000000000000000);
SDR 192 TDI (000000000000000007757574ddc000000000000000000000);
SDR 192 TDI (000000000000000007757574ddc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574ddc000000000000000000000);
! 0c56 expect 22
SDR 192 TDI (00000000000000000ff57574df4000000000000000000000);
SDR 192 TDI (000000000000000007757574df4000000000000000000000);
SDR 192 TDI (000000000000000007757574df4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574df4000000000000000000000);
! 0c57 expect 26
SDR 192 TDI (00000000000000000ff57574dfc000000000000000000000);
SDR 192 TDI (000000000000000007757574dfc000000000000000000000);
SDR 192 TDI (000000000000000007757574dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574dfc000000000000000000000);
! 0c58 expect 88
SDR 192 TDI (00000000000000000ff57574f54000000000000000000000);
SDR 192 TDI (000000000000000007757574f54000000000000000000000);
SDR 192 TDI (000000000000000007757574f54000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574f54000000000000000000000);
! 0c59 expect c7
SDR 192 TDI (00000000000000000ff57574f5c000000000000000000000);
SDR 192 TDI (000000000000000007757574f5c000000000000000000000);
SDR 192 TDI (000000000000000007757574f5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574f5c000000000000000000000);
! 0c5a expect 3c
SDR 192 TDI (00000000000000000ff57574f74000000000000000000000);
SDR 192 TDI (000000000000000007757574f74000000000000000000000);
SDR 192 TDI (000000000000000007757574f74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574f74000000000000000000000);
! 0c5b expect 01
SDR 192 TDI (00000000000000000ff57574f7c000000000000000000000);
SDR 192 TDI (000000000000000007757574f7c000000000000000000000);
SDR 192 TDI (000000000000000007757574f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574f7c000000000000000000000);
! 0c5c expect 48
SDR 192 TDI (00000000000000000ff57574fd4000000000000000000000);
SDR 192 TDI (000000000000000007757574fd4000000000000000000000);
SDR 192 TDI (000000000000000007757574fd4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574fd4000000000000000000000);
! 0c5d expect 63
SDR 192 TDI (00000000000000000ff57574fdc000000000000000000000);
SDR 192 TDI (000000000000000007757574fdc000000000000000000000);
SDR 192 TDI (000000000000000007757574fdc000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574fdc000000000000000000000);
! 0c5e expect 0c
SDR 192 TDI (00000000000000000ff57574ff4000000000000000000000);
SDR 192 TDI (000000000000000007757574ff4000000000000000000000);
SDR 192 TDI (000000000000000007757574ff4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574ff4000000000000000000000);
! 0c5f expect 36
SDR 192 TDI (00000000000000000ff57574ffc000000000000000000000);
SDR 192 TDI (000000000000000007757574ffc000000000000000000000);
SDR 192 TDI (000000000000000007757574ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57574ffc000000000000000000000);
! 0c60 expect 52
SDR 192 TDI (00000000000000000ff5757c554000000000000000000000);
SDR 192 TDI (00000000000000000775757c554000000000000000000000);
SDR 192 TDI (00000000000000000775757c554000000000000000000000) TDO(000000000000000000000000000000001040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c554000000000000000000000);
! 0c61 expect 3e
SDR 192 TDI (00000000000000000ff5757c55c000000000000000000000);
SDR 192 TDI (00000000000000000775757c55c000000000000000000000);
SDR 192 TDI (00000000000000000775757c55c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c55c000000000000000000000);
! 0c62 expect 00
SDR 192 TDI (00000000000000000ff5757c574000000000000000000000);
SDR 192 TDI (00000000000000000775757c574000000000000000000000);
SDR 192 TDI (00000000000000000775757c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c574000000000000000000000);
! 0c63 expect 36
SDR 192 TDI (00000000000000000ff5757c57c000000000000000000000);
SDR 192 TDI (00000000000000000775757c57c000000000000000000000);
SDR 192 TDI (00000000000000000775757c57c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c57c000000000000000000000);
! 0c64 expect 51
SDR 192 TDI (00000000000000000ff5757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000775757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000775757c5d4000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c5d4000000000000000000000);
! 0c65 expect 2e
SDR 192 TDI (00000000000000000ff5757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000775757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000775757c5dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c5dc000000000000000000000);
! 0c66 expect 21
SDR 192 TDI (00000000000000000ff5757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000775757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000775757c5f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c5f4000000000000000000000);
! 0c67 expect 46
SDR 192 TDI (00000000000000000ff5757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000775757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000775757c5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c5fc000000000000000000000);
! 0c68 expect e7
SDR 192 TDI (00000000000000000ff5757c754000000000000000000000);
SDR 192 TDI (00000000000000000775757c754000000000000000000000);
SDR 192 TDI (00000000000000000775757c754000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c754000000000000000000000);
! 0c69 expect 16
SDR 192 TDI (00000000000000000ff5757c75c000000000000000000000);
SDR 192 TDI (00000000000000000775757c75c000000000000000000000);
SDR 192 TDI (00000000000000000775757c75c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c75c000000000000000000000);
! 0c6a expect c7
SDR 192 TDI (00000000000000000ff5757c774000000000000000000000);
SDR 192 TDI (00000000000000000775757c774000000000000000000000);
SDR 192 TDI (00000000000000000775757c774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c774000000000000000000000);
! 0c6b expect 30
SDR 192 TDI (00000000000000000ff5757c77c000000000000000000000);
SDR 192 TDI (00000000000000000775757c77c000000000000000000000);
SDR 192 TDI (00000000000000000775757c77c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c77c000000000000000000000);
! 0c6c expect cf
SDR 192 TDI (00000000000000000ff5757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000775757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000775757c7d4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c7d4000000000000000000000);
! 0c6d expect 30
SDR 192 TDI (00000000000000000ff5757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000775757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000775757c7dc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c7dc000000000000000000000);
! 0c6e expect 46
SDR 192 TDI (00000000000000000ff5757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000775757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000775757c7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c7f4000000000000000000000);
! 0c6f expect e7
SDR 192 TDI (00000000000000000ff5757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000775757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000775757c7fc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757c7fc000000000000000000000);
! 0c70 expect 16
SDR 192 TDI (00000000000000000ff5757cd54000000000000000000000);
SDR 192 TDI (00000000000000000775757cd54000000000000000000000);
SDR 192 TDI (00000000000000000775757cd54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cd54000000000000000000000);
! 0c71 expect bf
SDR 192 TDI (00000000000000000ff5757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000775757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000775757cd5c000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cd5c000000000000000000000);
! 0c72 expect 48
SDR 192 TDI (00000000000000000ff5757cd74000000000000000000000);
SDR 192 TDI (00000000000000000775757cd74000000000000000000000);
SDR 192 TDI (00000000000000000775757cd74000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cd74000000000000000000000);
! 0c73 expect 7b
SDR 192 TDI (00000000000000000ff5757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000775757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000775757cd7c000000000000000000000) TDO(000000000000000000000000000000001450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cd7c000000000000000000000);
! 0c74 expect 0c
SDR 192 TDI (00000000000000000ff5757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000775757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000775757cdd4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cdd4000000000000000000000);
! 0c75 expect 30
SDR 192 TDI (00000000000000000ff5757cddc000000000000000000000);
SDR 192 TDI (00000000000000000775757cddc000000000000000000000);
SDR 192 TDI (00000000000000000775757cddc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cddc000000000000000000000);
! 0c76 expect c1
SDR 192 TDI (00000000000000000ff5757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000775757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000775757cdf4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cdf4000000000000000000000);
! 0c77 expect bf
SDR 192 TDI (00000000000000000ff5757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000775757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000775757cdfc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cdfc000000000000000000000);
! 0c78 expect 68
SDR 192 TDI (00000000000000000ff5757cf54000000000000000000000);
SDR 192 TDI (00000000000000000775757cf54000000000000000000000);
SDR 192 TDI (00000000000000000775757cf54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cf54000000000000000000000);
! 0c79 expect a4
SDR 192 TDI (00000000000000000ff5757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000775757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000775757cf5c000000000000000000000) TDO(000000000000000000000000000000000100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cf5c000000000000000000000);
! 0c7a expect 0c
SDR 192 TDI (00000000000000000ff5757cf74000000000000000000000);
SDR 192 TDI (00000000000000000775757cf74000000000000000000000);
SDR 192 TDI (00000000000000000775757cf74000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cf74000000000000000000000);
! 0c7b expect 46
SDR 192 TDI (00000000000000000ff5757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000775757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000775757cf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cf7c000000000000000000000);
! 0c7c expect bb
SDR 192 TDI (00000000000000000ff5757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000775757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000775757cfd4000000000000000000000) TDO(000000000000000000000000000000001450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cfd4000000000000000000000);
! 0c7d expect 0a
SDR 192 TDI (00000000000000000ff5757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000775757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000775757cfdc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cfdc000000000000000000000);
! 0c7e expect 36
SDR 192 TDI (00000000000000000ff5757cff4000000000000000000000);
SDR 192 TDI (00000000000000000775757cff4000000000000000000000);
SDR 192 TDI (00000000000000000775757cff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cff4000000000000000000000);
! 0c7f expect f8
SDR 192 TDI (00000000000000000ff5757cffc000000000000000000000);
SDR 192 TDI (00000000000000000775757cffc000000000000000000000);
SDR 192 TDI (00000000000000000775757cffc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5757cffc000000000000000000000);
! 0c80 expect 2e
SDR 192 TDI (00000000000000000ff575d4554000000000000000000000);
SDR 192 TDI (0000000000000000077575d4554000000000000000000000);
SDR 192 TDI (0000000000000000077575d4554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4554000000000000000000000);
! 0c81 expect 21
SDR 192 TDI (00000000000000000ff575d455c000000000000000000000);
SDR 192 TDI (0000000000000000077575d455c000000000000000000000);
SDR 192 TDI (0000000000000000077575d455c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d455c000000000000000000000);
! 0c82 expect cf
SDR 192 TDI (00000000000000000ff575d4574000000000000000000000);
SDR 192 TDI (0000000000000000077575d4574000000000000000000000);
SDR 192 TDI (0000000000000000077575d4574000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4574000000000000000000000);
! 0c83 expect 08
SDR 192 TDI (00000000000000000ff575d457c000000000000000000000);
SDR 192 TDI (0000000000000000077575d457c000000000000000000000);
SDR 192 TDI (0000000000000000077575d457c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d457c000000000000000000000);
! 0c84 expect f9
SDR 192 TDI (00000000000000000ff575d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077575d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077575d45d4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d45d4000000000000000000000);
! 0c85 expect 36
SDR 192 TDI (00000000000000000ff575d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077575d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077575d45dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d45dc000000000000000000000);
! 0c86 expect 3f
SDR 192 TDI (00000000000000000ff575d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077575d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077575d45f4000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d45f4000000000000000000000);
! 0c87 expect 2e
SDR 192 TDI (00000000000000000ff575d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077575d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077575d45fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d45fc000000000000000000000);
! 0c88 expect 22
SDR 192 TDI (00000000000000000ff575d4754000000000000000000000);
SDR 192 TDI (0000000000000000077575d4754000000000000000000000);
SDR 192 TDI (0000000000000000077575d4754000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4754000000000000000000000);
! 0c89 expect c1
SDR 192 TDI (00000000000000000ff575d475c000000000000000000000);
SDR 192 TDI (0000000000000000077575d475c000000000000000000000);
SDR 192 TDI (0000000000000000077575d475c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d475c000000000000000000000);
! 0c8a expect bf
SDR 192 TDI (00000000000000000ff575d4774000000000000000000000);
SDR 192 TDI (0000000000000000077575d4774000000000000000000000);
SDR 192 TDI (0000000000000000077575d4774000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4774000000000000000000000);
! 0c8b expect 48
SDR 192 TDI (00000000000000000ff575d477c000000000000000000000);
SDR 192 TDI (0000000000000000077575d477c000000000000000000000);
SDR 192 TDI (0000000000000000077575d477c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d477c000000000000000000000);
! 0c8c expect 63
SDR 192 TDI (00000000000000000ff575d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077575d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077575d47d4000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d47d4000000000000000000000);
! 0c8d expect 0c
SDR 192 TDI (00000000000000000ff575d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077575d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077575d47dc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d47dc000000000000000000000);
! 0c8e expect 36
SDR 192 TDI (00000000000000000ff575d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077575d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077575d47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d47f4000000000000000000000);
! 0c8f expect 3f
SDR 192 TDI (00000000000000000ff575d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077575d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077575d47fc000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d47fc000000000000000000000);
! 0c90 expect 2e
SDR 192 TDI (00000000000000000ff575d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077575d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077575d4d54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4d54000000000000000000000);
! 0c91 expect 22
SDR 192 TDI (00000000000000000ff575d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077575d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077575d4d5c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4d5c000000000000000000000);
! 0c92 expect cf
SDR 192 TDI (00000000000000000ff575d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077575d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077575d4d74000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4d74000000000000000000000);
! 0c93 expect 08
SDR 192 TDI (00000000000000000ff575d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077575d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077575d4d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4d7c000000000000000000000);
! 0c94 expect f9
SDR 192 TDI (00000000000000000ff575d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077575d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077575d4dd4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4dd4000000000000000000000);
! 0c95 expect c1
SDR 192 TDI (00000000000000000ff575d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077575d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077575d4ddc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4ddc000000000000000000000);
! 0c96 expect 3c
SDR 192 TDI (00000000000000000ff575d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077575d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077575d4df4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4df4000000000000000000000);
! 0c97 expect 15
SDR 192 TDI (00000000000000000ff575d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077575d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077575d4dfc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4dfc000000000000000000000);
! 0c98 expect 50
SDR 192 TDI (00000000000000000ff575d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077575d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077575d4f54000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4f54000000000000000000000);
! 0c99 expect 95
SDR 192 TDI (00000000000000000ff575d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077575d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077575d4f5c000000000000000000000) TDO(000000000000000000000000000000001110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4f5c000000000000000000000);
! 0c9a expect 06
SDR 192 TDI (00000000000000000ff575d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077575d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077575d4f74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4f74000000000000000000000);
! 0c9b expect 36
SDR 192 TDI (00000000000000000ff575d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077575d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077575d4f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4f7c000000000000000000000);
! 0c9c expect 51
SDR 192 TDI (00000000000000000ff575d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077575d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077575d4fd4000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4fd4000000000000000000000);
! 0c9d expect 2e
SDR 192 TDI (00000000000000000ff575d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077575d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077575d4fdc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4fdc000000000000000000000);
! 0c9e expect 21
SDR 192 TDI (00000000000000000ff575d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077575d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077575d4ff4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4ff4000000000000000000000);
! 0c9f expect 0e
SDR 192 TDI (00000000000000000ff575d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077575d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077575d4ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575d4ffc000000000000000000000);
! 0ca0 expect 02
SDR 192 TDI (00000000000000000ff575dc554000000000000000000000);
SDR 192 TDI (0000000000000000077575dc554000000000000000000000);
SDR 192 TDI (0000000000000000077575dc554000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc554000000000000000000000);
! 0ca1 expect 46
SDR 192 TDI (00000000000000000ff575dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077575dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077575dc55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc55c000000000000000000000);
! 0ca2 expect 04
SDR 192 TDI (00000000000000000ff575dc574000000000000000000000);
SDR 192 TDI (0000000000000000077575dc574000000000000000000000);
SDR 192 TDI (0000000000000000077575dc574000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc574000000000000000000000);
! 0ca3 expect 15
SDR 192 TDI (00000000000000000ff575dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077575dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077575dc57c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc57c000000000000000000000);
! 0ca4 expect 46
SDR 192 TDI (00000000000000000ff575dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077575dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077575dc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc5d4000000000000000000000);
! 0ca5 expect e7
SDR 192 TDI (00000000000000000ff575dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077575dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077575dc5dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc5dc000000000000000000000);
! 0ca6 expect 16
SDR 192 TDI (00000000000000000ff575dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077575dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077575dc5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc5f4000000000000000000000);
! 0ca7 expect 46
SDR 192 TDI (00000000000000000ff575dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077575dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077575dc5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc5fc000000000000000000000);
! 0ca8 expect a6
SDR 192 TDI (00000000000000000ff575dc754000000000000000000000);
SDR 192 TDI (0000000000000000077575dc754000000000000000000000);
SDR 192 TDI (0000000000000000077575dc754000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc754000000000000000000000);
! 0ca9 expect 16
SDR 192 TDI (00000000000000000ff575dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077575dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077575dc75c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc75c000000000000000000000);
! 0caa expect 44
SDR 192 TDI (00000000000000000ff575dc774000000000000000000000);
SDR 192 TDI (0000000000000000077575dc774000000000000000000000);
SDR 192 TDI (0000000000000000077575dc774000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc774000000000000000000000);
! 0cab expect b0
SDR 192 TDI (00000000000000000ff575dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077575dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077575dc77c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc77c000000000000000000000);
! 0cac expect 06
SDR 192 TDI (00000000000000000ff575dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077575dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077575dc7d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc7d4000000000000000000000);
! 0cad expect 36
SDR 192 TDI (00000000000000000ff575dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077575dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077575dc7dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc7dc000000000000000000000);
! 0cae expect 50
SDR 192 TDI (00000000000000000ff575dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077575dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077575dc7f4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc7f4000000000000000000000);
! 0caf expect 2e
SDR 192 TDI (00000000000000000ff575dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077575dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077575dc7fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dc7fc000000000000000000000);
! 0cb0 expect 21
SDR 192 TDI (00000000000000000ff575dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077575dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077575dcd54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcd54000000000000000000000);
! 0cb1 expect dd
SDR 192 TDI (00000000000000000ff575dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077575dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077575dcd5c000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcd5c000000000000000000000);
! 0cb2 expect 26
SDR 192 TDI (00000000000000000ff575dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077575dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077575dcd74000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcd74000000000000000000000);
! 0cb3 expect 64
SDR 192 TDI (00000000000000000ff575dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077575dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077575dcd7c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcd7c000000000000000000000);
! 0cb4 expect 44
SDR 192 TDI (00000000000000000ff575dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077575dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077575dcdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcdd4000000000000000000000);
! 0cb5 expect be
SDR 192 TDI (00000000000000000ff575dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077575dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077575dcddc000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcddc000000000000000000000);
! 0cb6 expect 0c
SDR 192 TDI (00000000000000000ff575dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077575dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077575dcdf4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcdf4000000000000000000000);
! 0cb7 expect 36
SDR 192 TDI (00000000000000000ff575dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077575dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077575dcdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcdfc000000000000000000000);
! 0cb8 expect 64
SDR 192 TDI (00000000000000000ff575dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077575dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077575dcf54000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcf54000000000000000000000);
! 0cb9 expect 2e
SDR 192 TDI (00000000000000000ff575dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077575dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077575dcf5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcf5c000000000000000000000);
! 0cba expect 21
SDR 192 TDI (00000000000000000ff575dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077575dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077575dcf74000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcf74000000000000000000000);
! 0cbb expect dd
SDR 192 TDI (00000000000000000ff575dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077575dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077575dcf7c000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcf7c000000000000000000000);
! 0cbc expect 26
SDR 192 TDI (00000000000000000ff575dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077575dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077575dcfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcfd4000000000000000000000);
! 0cbd expect 50
SDR 192 TDI (00000000000000000ff575dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077575dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077575dcfdc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcfdc000000000000000000000);
! 0cbe expect cf
SDR 192 TDI (00000000000000000ff575dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077575dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077575dcff4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcff4000000000000000000000);
! 0cbf expect 08
SDR 192 TDI (00000000000000000ff575dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077575dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077575dcffc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575dcffc000000000000000000000);
! 0cc0 expect 44
SDR 192 TDI (00000000000000000ff575f4554000000000000000000000);
SDR 192 TDI (0000000000000000077575f4554000000000000000000000);
SDR 192 TDI (0000000000000000077575f4554000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4554000000000000000000000);
! 0cc1 expect 04
SDR 192 TDI (00000000000000000ff575f455c000000000000000000000);
SDR 192 TDI (0000000000000000077575f455c000000000000000000000);
SDR 192 TDI (0000000000000000077575f455c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f455c000000000000000000000);
! 0cc2 expect 15
SDR 192 TDI (00000000000000000ff575f4574000000000000000000000);
SDR 192 TDI (0000000000000000077575f4574000000000000000000000);
SDR 192 TDI (0000000000000000077575f4574000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4574000000000000000000000);
! 0cc3 expect 36
SDR 192 TDI (00000000000000000ff575f457c000000000000000000000);
SDR 192 TDI (0000000000000000077575f457c000000000000000000000);
SDR 192 TDI (0000000000000000077575f457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f457c000000000000000000000);
! 0cc4 expect ea
SDR 192 TDI (00000000000000000ff575f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077575f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077575f45d4000000000000000000000) TDO(0000000000000000000000000000000004400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f45d4000000000000000000000);
! 0cc5 expect 2e
SDR 192 TDI (00000000000000000ff575f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077575f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077575f45dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f45dc000000000000000000000);
! 0cc6 expect 20
SDR 192 TDI (00000000000000000ff575f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077575f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077575f45f4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f45f4000000000000000000000);
! 0cc7 expect 46
SDR 192 TDI (00000000000000000ff575f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077575f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077575f45fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f45fc000000000000000000000);
! 0cc8 expect 54
SDR 192 TDI (00000000000000000ff575f4754000000000000000000000);
SDR 192 TDI (0000000000000000077575f4754000000000000000000000);
SDR 192 TDI (0000000000000000077575f4754000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4754000000000000000000000);
! 0cc9 expect 07
SDR 192 TDI (00000000000000000ff575f475c000000000000000000000);
SDR 192 TDI (0000000000000000077575f475c000000000000000000000);
SDR 192 TDI (0000000000000000077575f475c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f475c000000000000000000000);
! 0cca expect 36
SDR 192 TDI (00000000000000000ff575f4774000000000000000000000);
SDR 192 TDI (0000000000000000077575f4774000000000000000000000);
SDR 192 TDI (0000000000000000077575f4774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4774000000000000000000000);
! 0ccb expect 00
SDR 192 TDI (00000000000000000ff575f477c000000000000000000000);
SDR 192 TDI (0000000000000000077575f477c000000000000000000000);
SDR 192 TDI (0000000000000000077575f477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f477c000000000000000000000);
! 0ccc expect 2e
SDR 192 TDI (00000000000000000ff575f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077575f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077575f47d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f47d4000000000000000000000);
! 0ccd expect 21
SDR 192 TDI (00000000000000000ff575f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077575f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077575f47dc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f47dc000000000000000000000);
! 0cce expect 46
SDR 192 TDI (00000000000000000ff575f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077575f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077575f47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f47f4000000000000000000000);
! 0ccf expect 0f
SDR 192 TDI (00000000000000000ff575f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077575f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077575f47fc000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f47fc000000000000000000000);
! 0cd0 expect 07
SDR 192 TDI (00000000000000000ff575f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077575f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077575f4d54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4d54000000000000000000000);
! 0cd1 expect c7
SDR 192 TDI (00000000000000000ff575f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077575f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077575f4d5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4d5c000000000000000000000);
! 0cd2 expect a0
SDR 192 TDI (00000000000000000ff575f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077575f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077575f4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4d74000000000000000000000);
! 0cd3 expect 68
SDR 192 TDI (00000000000000000ff575f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077575f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077575f4d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4d7c000000000000000000000);
! 0cd4 expect ca
SDR 192 TDI (00000000000000000ff575f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077575f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077575f4dd4000000000000000000000) TDO(0000000000000000000000000000000004400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4dd4000000000000000000000);
! 0cd5 expect 0c
SDR 192 TDI (00000000000000000ff575f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077575f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077575f4ddc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4ddc000000000000000000000);
! 0cd6 expect 36
SDR 192 TDI (00000000000000000ff575f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077575f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077575f4df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4df4000000000000000000000);
! 0cd7 expect dd
SDR 192 TDI (00000000000000000ff575f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077575f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077575f4dfc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4dfc000000000000000000000);
! 0cd8 expect 2e
SDR 192 TDI (00000000000000000ff575f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077575f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077575f4f54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4f54000000000000000000000);
! 0cd9 expect 20
SDR 192 TDI (00000000000000000ff575f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077575f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077575f4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4f5c000000000000000000000);
! 0cda expect 1e
SDR 192 TDI (00000000000000000ff575f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077575f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077575f4f74000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4f74000000000000000000000);
! 0cdb expect 21
SDR 192 TDI (00000000000000000ff575f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077575f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077575f4f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4f7c000000000000000000000);
! 0cdc expect 26
SDR 192 TDI (00000000000000000ff575f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077575f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077575f4fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4fd4000000000000000000000);
! 0cdd expect 00
SDR 192 TDI (00000000000000000ff575f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077575f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077575f4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4fdc000000000000000000000);
! 0cde expect 46
SDR 192 TDI (00000000000000000ff575f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077575f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077575f4ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4ff4000000000000000000000);
! 0cdf expect dd
SDR 192 TDI (00000000000000000ff575f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077575f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077575f4ffc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575f4ffc000000000000000000000);
! 0ce0 expect 06
SDR 192 TDI (00000000000000000ff575fc554000000000000000000000);
SDR 192 TDI (0000000000000000077575fc554000000000000000000000);
SDR 192 TDI (0000000000000000077575fc554000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc554000000000000000000000);
! 0ce1 expect 48
SDR 192 TDI (00000000000000000ff575fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077575fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077575fc55c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc55c000000000000000000000);
! 0ce2 expect f9
SDR 192 TDI (00000000000000000ff575fc574000000000000000000000);
SDR 192 TDI (0000000000000000077575fc574000000000000000000000);
SDR 192 TDI (0000000000000000077575fc574000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc574000000000000000000000);
! 0ce3 expect 0c
SDR 192 TDI (00000000000000000ff575fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077575fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077575fc57c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc57c000000000000000000000);
! 0ce4 expect 36
SDR 192 TDI (00000000000000000ff575fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077575fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077575fc5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc5d4000000000000000000000);
! 0ce5 expect 00
SDR 192 TDI (00000000000000000ff575fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077575fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077575fc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc5dc000000000000000000000);
! 0ce6 expect 2e
SDR 192 TDI (00000000000000000ff575fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077575fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077575fc5f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc5f4000000000000000000000);
! 0ce7 expect 24
SDR 192 TDI (00000000000000000ff575fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077575fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077575fc5fc000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc5fc000000000000000000000);
! 0ce8 expect c7
SDR 192 TDI (00000000000000000ff575fc754000000000000000000000);
SDR 192 TDI (0000000000000000077575fc754000000000000000000000);
SDR 192 TDI (0000000000000000077575fc754000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc754000000000000000000000);
! 0ce9 expect a0
SDR 192 TDI (00000000000000000ff575fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077575fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077575fc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc75c000000000000000000000);
! 0cea expect 68
SDR 192 TDI (00000000000000000ff575fc774000000000000000000000);
SDR 192 TDI (0000000000000000077575fc774000000000000000000000);
SDR 192 TDI (0000000000000000077575fc774000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc774000000000000000000000);
! 0ceb expect c3
SDR 192 TDI (00000000000000000ff575fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077575fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077575fc77c000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc77c000000000000000000000);
! 0cec expect 0c
SDR 192 TDI (00000000000000000ff575fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077575fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077575fc7d4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc7d4000000000000000000000);
! 0ced expect 46
SDR 192 TDI (00000000000000000ff575fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077575fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077575fc7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc7dc000000000000000000000);
! 0cee expect 54
SDR 192 TDI (00000000000000000ff575fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077575fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077575fc7f4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc7f4000000000000000000000);
! 0cef expect 07
SDR 192 TDI (00000000000000000ff575fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077575fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077575fc7fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fc7fc000000000000000000000);
! 0cf0 expect 46
SDR 192 TDI (00000000000000000ff575fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077575fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077575fcd54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcd54000000000000000000000);
! 0cf1 expect 02
SDR 192 TDI (00000000000000000ff575fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077575fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077575fcd5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcd5c000000000000000000000);
! 0cf2 expect 07
SDR 192 TDI (00000000000000000ff575fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077575fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077575fcd74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcd74000000000000000000000);
! 0cf3 expect 46
SDR 192 TDI (00000000000000000ff575fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077575fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077575fcd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcd7c000000000000000000000);
! 0cf4 expect 64
SDR 192 TDI (00000000000000000ff575fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077575fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077575fcdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcdd4000000000000000000000);
! 0cf5 expect 07
SDR 192 TDI (00000000000000000ff575fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077575fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077575fcddc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcddc000000000000000000000);
! 0cf6 expect 44
SDR 192 TDI (00000000000000000ff575fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077575fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077575fcdf4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcdf4000000000000000000000);
! 0cf7 expect e8
SDR 192 TDI (00000000000000000ff575fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077575fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077575fcdfc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcdfc000000000000000000000);
! 0cf8 expect 0c
SDR 192 TDI (00000000000000000ff575fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077575fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077575fcf54000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcf54000000000000000000000);
! 0cf9 expect 36
SDR 192 TDI (00000000000000000ff575fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077575fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077575fcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcf5c000000000000000000000);
! 0cfa expect e2
SDR 192 TDI (00000000000000000ff575fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077575fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077575fcf74000000000000000000000) TDO(0000000000000000000000000000000000400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcf74000000000000000000000);
! 0cfb expect 2e
SDR 192 TDI (00000000000000000ff575fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077575fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077575fcf7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcf7c000000000000000000000);
! 0cfc expect 20
SDR 192 TDI (00000000000000000ff575fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077575fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077575fcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcfd4000000000000000000000);
! 0cfd expect 26
SDR 192 TDI (00000000000000000ff575fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077575fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077575fcfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcfdc000000000000000000000);
! 0cfe expect 00
SDR 192 TDI (00000000000000000ff575fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077575fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077575fcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcff4000000000000000000000);
! 0cff expect 1e
SDR 192 TDI (00000000000000000ff575fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077575fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077575fcffc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff575fcffc000000000000000000000);
! 0d00 expect 21
SDR 192 TDI (00000000000000000ff77554554000000000000000000000);
SDR 192 TDI (000000000000000007777554554000000000000000000000);
SDR 192 TDI (000000000000000007777554554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554554000000000000000000000);
! 0d01 expect 26
SDR 192 TDI (00000000000000000ff7755455c000000000000000000000);
SDR 192 TDI (00000000000000000777755455c000000000000000000000);
SDR 192 TDI (00000000000000000777755455c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755455c000000000000000000000);
! 0d02 expect 00
SDR 192 TDI (00000000000000000ff77554574000000000000000000000);
SDR 192 TDI (000000000000000007777554574000000000000000000000);
SDR 192 TDI (000000000000000007777554574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554574000000000000000000000);
! 0d03 expect 46
SDR 192 TDI (00000000000000000ff7755457c000000000000000000000);
SDR 192 TDI (00000000000000000777755457c000000000000000000000);
SDR 192 TDI (00000000000000000777755457c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755457c000000000000000000000);
! 0d04 expect dd
SDR 192 TDI (00000000000000000ff775545d4000000000000000000000);
SDR 192 TDI (0000000000000000077775545d4000000000000000000000);
SDR 192 TDI (0000000000000000077775545d4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775545d4000000000000000000000);
! 0d05 expect 06
SDR 192 TDI (00000000000000000ff775545dc000000000000000000000);
SDR 192 TDI (0000000000000000077775545dc000000000000000000000);
SDR 192 TDI (0000000000000000077775545dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775545dc000000000000000000000);
! 0d06 expect 68
SDR 192 TDI (00000000000000000ff775545f4000000000000000000000);
SDR 192 TDI (0000000000000000077775545f4000000000000000000000);
SDR 192 TDI (0000000000000000077775545f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775545f4000000000000000000000);
! 0d07 expect 39
SDR 192 TDI (00000000000000000ff775545fc000000000000000000000);
SDR 192 TDI (0000000000000000077775545fc000000000000000000000);
SDR 192 TDI (0000000000000000077775545fc000000000000000000000) TDO(000000000000000000000000000000001410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775545fc000000000000000000000);
! 0d08 expect 0f
SDR 192 TDI (00000000000000000ff77554754000000000000000000000);
SDR 192 TDI (000000000000000007777554754000000000000000000000);
SDR 192 TDI (000000000000000007777554754000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554754000000000000000000000);
! 0d09 expect 1e
SDR 192 TDI (00000000000000000ff7755475c000000000000000000000);
SDR 192 TDI (00000000000000000777755475c000000000000000000000);
SDR 192 TDI (00000000000000000777755475c000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755475c000000000000000000000);
! 0d0a expect 21
SDR 192 TDI (00000000000000000ff77554774000000000000000000000);
SDR 192 TDI (000000000000000007777554774000000000000000000000);
SDR 192 TDI (000000000000000007777554774000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554774000000000000000000000);
! 0d0b expect 26
SDR 192 TDI (00000000000000000ff7755477c000000000000000000000);
SDR 192 TDI (00000000000000000777755477c000000000000000000000);
SDR 192 TDI (00000000000000000777755477c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755477c000000000000000000000);
! 0d0c expect 00
SDR 192 TDI (00000000000000000ff775547d4000000000000000000000);
SDR 192 TDI (0000000000000000077775547d4000000000000000000000);
SDR 192 TDI (0000000000000000077775547d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775547d4000000000000000000000);
! 0d0d expect 36
SDR 192 TDI (00000000000000000ff775547dc000000000000000000000);
SDR 192 TDI (0000000000000000077775547dc000000000000000000000);
SDR 192 TDI (0000000000000000077775547dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775547dc000000000000000000000);
! 0d0e expect e6
SDR 192 TDI (00000000000000000ff775547f4000000000000000000000);
SDR 192 TDI (0000000000000000077775547f4000000000000000000000);
SDR 192 TDI (0000000000000000077775547f4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775547f4000000000000000000000);
! 0d0f expect 2e
SDR 192 TDI (00000000000000000ff775547fc000000000000000000000);
SDR 192 TDI (0000000000000000077775547fc000000000000000000000);
SDR 192 TDI (0000000000000000077775547fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775547fc000000000000000000000);
! 0d10 expect 20
SDR 192 TDI (00000000000000000ff77554d54000000000000000000000);
SDR 192 TDI (000000000000000007777554d54000000000000000000000);
SDR 192 TDI (000000000000000007777554d54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554d54000000000000000000000);
! 0d11 expect 46
SDR 192 TDI (00000000000000000ff77554d5c000000000000000000000);
SDR 192 TDI (000000000000000007777554d5c000000000000000000000);
SDR 192 TDI (000000000000000007777554d5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554d5c000000000000000000000);
! 0d12 expect dd
SDR 192 TDI (00000000000000000ff77554d74000000000000000000000);
SDR 192 TDI (000000000000000007777554d74000000000000000000000);
SDR 192 TDI (000000000000000007777554d74000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554d74000000000000000000000);
! 0d13 expect 06
SDR 192 TDI (00000000000000000ff77554d7c000000000000000000000);
SDR 192 TDI (000000000000000007777554d7c000000000000000000000);
SDR 192 TDI (000000000000000007777554d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554d7c000000000000000000000);
! 0d14 expect 48
SDR 192 TDI (00000000000000000ff77554dd4000000000000000000000);
SDR 192 TDI (000000000000000007777554dd4000000000000000000000);
SDR 192 TDI (000000000000000007777554dd4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554dd4000000000000000000000);
! 0d15 expect 48
SDR 192 TDI (00000000000000000ff77554ddc000000000000000000000);
SDR 192 TDI (000000000000000007777554ddc000000000000000000000);
SDR 192 TDI (000000000000000007777554ddc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554ddc000000000000000000000);
! 0d16 expect 0d
SDR 192 TDI (00000000000000000ff77554df4000000000000000000000);
SDR 192 TDI (000000000000000007777554df4000000000000000000000);
SDR 192 TDI (000000000000000007777554df4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554df4000000000000000000000);
! 0d17 expect 2e
SDR 192 TDI (00000000000000000ff77554dfc000000000000000000000);
SDR 192 TDI (000000000000000007777554dfc000000000000000000000);
SDR 192 TDI (000000000000000007777554dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554dfc000000000000000000000);
! 0d18 expect 21
SDR 192 TDI (00000000000000000ff77554f54000000000000000000000);
SDR 192 TDI (000000000000000007777554f54000000000000000000000);
SDR 192 TDI (000000000000000007777554f54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554f54000000000000000000000);
! 0d19 expect 36
SDR 192 TDI (00000000000000000ff77554f5c000000000000000000000);
SDR 192 TDI (000000000000000007777554f5c000000000000000000000);
SDR 192 TDI (000000000000000007777554f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554f5c000000000000000000000);
! 0d1a expect f4
SDR 192 TDI (00000000000000000ff77554f74000000000000000000000);
SDR 192 TDI (000000000000000007777554f74000000000000000000000);
SDR 192 TDI (000000000000000007777554f74000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554f74000000000000000000000);
! 0d1b expect 3e
SDR 192 TDI (00000000000000000ff77554f7c000000000000000000000);
SDR 192 TDI (000000000000000007777554f7c000000000000000000000);
SDR 192 TDI (000000000000000007777554f7c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554f7c000000000000000000000);
! 0d1c expect 24
SDR 192 TDI (00000000000000000ff77554fd4000000000000000000000);
SDR 192 TDI (000000000000000007777554fd4000000000000000000000);
SDR 192 TDI (000000000000000007777554fd4000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554fd4000000000000000000000);
! 0d1d expect 30
SDR 192 TDI (00000000000000000ff77554fdc000000000000000000000);
SDR 192 TDI (000000000000000007777554fdc000000000000000000000);
SDR 192 TDI (000000000000000007777554fdc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554fdc000000000000000000000);
! 0d1e expect 3e
SDR 192 TDI (00000000000000000ff77554ff4000000000000000000000);
SDR 192 TDI (000000000000000007777554ff4000000000000000000000);
SDR 192 TDI (000000000000000007777554ff4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554ff4000000000000000000000);
! 0d1f expect 00
SDR 192 TDI (00000000000000000ff77554ffc000000000000000000000);
SDR 192 TDI (000000000000000007777554ffc000000000000000000000);
SDR 192 TDI (000000000000000007777554ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77554ffc000000000000000000000);
! 0d20 expect 36
SDR 192 TDI (00000000000000000ff7755c554000000000000000000000);
SDR 192 TDI (00000000000000000777755c554000000000000000000000);
SDR 192 TDI (00000000000000000777755c554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c554000000000000000000000);
! 0d21 expect 3f
SDR 192 TDI (00000000000000000ff7755c55c000000000000000000000);
SDR 192 TDI (00000000000000000777755c55c000000000000000000000);
SDR 192 TDI (00000000000000000777755c55c000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c55c000000000000000000000);
! 0d22 expect 2e
SDR 192 TDI (00000000000000000ff7755c574000000000000000000000);
SDR 192 TDI (00000000000000000777755c574000000000000000000000);
SDR 192 TDI (00000000000000000777755c574000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c574000000000000000000000);
! 0d23 expect 22
SDR 192 TDI (00000000000000000ff7755c57c000000000000000000000);
SDR 192 TDI (00000000000000000777755c57c000000000000000000000);
SDR 192 TDI (00000000000000000777755c57c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c57c000000000000000000000);
! 0d24 expect 3e
SDR 192 TDI (00000000000000000ff7755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000777755c5d4000000000000000000000);
SDR 192 TDI (00000000000000000777755c5d4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c5d4000000000000000000000);
! 0d25 expect 01
SDR 192 TDI (00000000000000000ff7755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000777755c5dc000000000000000000000);
SDR 192 TDI (00000000000000000777755c5dc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c5dc000000000000000000000);
! 0d26 expect 3e
SDR 192 TDI (00000000000000000ff7755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000777755c5f4000000000000000000000);
SDR 192 TDI (00000000000000000777755c5f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c5f4000000000000000000000);
! 0d27 expect 00
SDR 192 TDI (00000000000000000ff7755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000777755c5fc000000000000000000000);
SDR 192 TDI (00000000000000000777755c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c5fc000000000000000000000);
! 0d28 expect 36
SDR 192 TDI (00000000000000000ff7755c754000000000000000000000);
SDR 192 TDI (00000000000000000777755c754000000000000000000000);
SDR 192 TDI (00000000000000000777755c754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c754000000000000000000000);
! 0d29 expect 3d
SDR 192 TDI (00000000000000000ff7755c75c000000000000000000000);
SDR 192 TDI (00000000000000000777755c75c000000000000000000000);
SDR 192 TDI (00000000000000000777755c75c000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c75c000000000000000000000);
! 0d2a expect 3e
SDR 192 TDI (00000000000000000ff7755c774000000000000000000000);
SDR 192 TDI (00000000000000000777755c774000000000000000000000);
SDR 192 TDI (00000000000000000777755c774000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c774000000000000000000000);
! 0d2b expect 00
SDR 192 TDI (00000000000000000ff7755c77c000000000000000000000);
SDR 192 TDI (00000000000000000777755c77c000000000000000000000);
SDR 192 TDI (00000000000000000777755c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c77c000000000000000000000);
! 0d2c expect 36
SDR 192 TDI (00000000000000000ff7755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000777755c7d4000000000000000000000);
SDR 192 TDI (00000000000000000777755c7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c7d4000000000000000000000);
! 0d2d expect 50
SDR 192 TDI (00000000000000000ff7755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000777755c7dc000000000000000000000);
SDR 192 TDI (00000000000000000777755c7dc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c7dc000000000000000000000);
! 0d2e expect 3e
SDR 192 TDI (00000000000000000ff7755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000777755c7f4000000000000000000000);
SDR 192 TDI (00000000000000000777755c7f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c7f4000000000000000000000);
! 0d2f expect 00
SDR 192 TDI (00000000000000000ff7755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000777755c7fc000000000000000000000);
SDR 192 TDI (00000000000000000777755c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755c7fc000000000000000000000);
! 0d30 expect 36
SDR 192 TDI (00000000000000000ff7755cd54000000000000000000000);
SDR 192 TDI (00000000000000000777755cd54000000000000000000000);
SDR 192 TDI (00000000000000000777755cd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cd54000000000000000000000);
! 0d31 expect 88
SDR 192 TDI (00000000000000000ff7755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000777755cd5c000000000000000000000);
SDR 192 TDI (00000000000000000777755cd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cd5c000000000000000000000);
! 0d32 expect 3e
SDR 192 TDI (00000000000000000ff7755cd74000000000000000000000);
SDR 192 TDI (00000000000000000777755cd74000000000000000000000);
SDR 192 TDI (00000000000000000777755cd74000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cd74000000000000000000000);
! 0d33 expect 00
SDR 192 TDI (00000000000000000ff7755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000777755cd7c000000000000000000000);
SDR 192 TDI (00000000000000000777755cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cd7c000000000000000000000);
! 0d34 expect 30
SDR 192 TDI (00000000000000000ff7755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000777755cdd4000000000000000000000);
SDR 192 TDI (00000000000000000777755cdd4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cdd4000000000000000000000);
! 0d35 expect 3e
SDR 192 TDI (00000000000000000ff7755cddc000000000000000000000);
SDR 192 TDI (00000000000000000777755cddc000000000000000000000);
SDR 192 TDI (00000000000000000777755cddc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cddc000000000000000000000);
! 0d36 expect 00
SDR 192 TDI (00000000000000000ff7755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000777755cdf4000000000000000000000);
SDR 192 TDI (00000000000000000777755cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cdf4000000000000000000000);
! 0d37 expect 2e
SDR 192 TDI (00000000000000000ff7755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000777755cdfc000000000000000000000);
SDR 192 TDI (00000000000000000777755cdfc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cdfc000000000000000000000);
! 0d38 expect 24
SDR 192 TDI (00000000000000000ff7755cf54000000000000000000000);
SDR 192 TDI (00000000000000000777755cf54000000000000000000000);
SDR 192 TDI (00000000000000000777755cf54000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cf54000000000000000000000);
! 0d39 expect 36
SDR 192 TDI (00000000000000000ff7755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000777755cf5c000000000000000000000);
SDR 192 TDI (00000000000000000777755cf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cf5c000000000000000000000);
! 0d3a expect 00
SDR 192 TDI (00000000000000000ff7755cf74000000000000000000000);
SDR 192 TDI (00000000000000000777755cf74000000000000000000000);
SDR 192 TDI (00000000000000000777755cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cf74000000000000000000000);
! 0d3b expect 3e
SDR 192 TDI (00000000000000000ff7755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000777755cf7c000000000000000000000);
SDR 192 TDI (00000000000000000777755cf7c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cf7c000000000000000000000);
! 0d3c expect 00
SDR 192 TDI (00000000000000000ff7755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000777755cfd4000000000000000000000);
SDR 192 TDI (00000000000000000777755cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cfd4000000000000000000000);
! 0d3d expect 2e
SDR 192 TDI (00000000000000000ff7755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000777755cfdc000000000000000000000);
SDR 192 TDI (00000000000000000777755cfdc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cfdc000000000000000000000);
! 0d3e expect 23
SDR 192 TDI (00000000000000000ff7755cff4000000000000000000000);
SDR 192 TDI (00000000000000000777755cff4000000000000000000000);
SDR 192 TDI (00000000000000000777755cff4000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cff4000000000000000000000);
! 0d3f expect 3e
SDR 192 TDI (00000000000000000ff7755cffc000000000000000000000);
SDR 192 TDI (00000000000000000777755cffc000000000000000000000);
SDR 192 TDI (00000000000000000777755cffc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7755cffc000000000000000000000);
! 0d40 expect 00
SDR 192 TDI (00000000000000000ff77574554000000000000000000000);
SDR 192 TDI (000000000000000007777574554000000000000000000000);
SDR 192 TDI (000000000000000007777574554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574554000000000000000000000);
! 0d41 expect 30
SDR 192 TDI (00000000000000000ff7757455c000000000000000000000);
SDR 192 TDI (00000000000000000777757455c000000000000000000000);
SDR 192 TDI (00000000000000000777757455c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757455c000000000000000000000);
! 0d42 expect 48
SDR 192 TDI (00000000000000000ff77574574000000000000000000000);
SDR 192 TDI (000000000000000007777574574000000000000000000000);
SDR 192 TDI (000000000000000007777574574000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574574000000000000000000000);
! 0d43 expect 3f
SDR 192 TDI (00000000000000000ff7757457c000000000000000000000);
SDR 192 TDI (00000000000000000777757457c000000000000000000000);
SDR 192 TDI (00000000000000000777757457c000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757457c000000000000000000000);
! 0d44 expect 0d
SDR 192 TDI (00000000000000000ff775745d4000000000000000000000);
SDR 192 TDI (0000000000000000077775745d4000000000000000000000);
SDR 192 TDI (0000000000000000077775745d4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775745d4000000000000000000000);
! 0d45 expect 44
SDR 192 TDI (00000000000000000ff775745dc000000000000000000000);
SDR 192 TDI (0000000000000000077775745dc000000000000000000000);
SDR 192 TDI (0000000000000000077775745dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775745dc000000000000000000000);
! 0d46 expect c3
SDR 192 TDI (00000000000000000ff775745f4000000000000000000000);
SDR 192 TDI (0000000000000000077775745f4000000000000000000000);
SDR 192 TDI (0000000000000000077775745f4000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775745f4000000000000000000000);
! 0d47 expect 0c
SDR 192 TDI (00000000000000000ff775745fc000000000000000000000);
SDR 192 TDI (0000000000000000077775745fc000000000000000000000);
SDR 192 TDI (0000000000000000077775745fc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775745fc000000000000000000000);
! 0d48 expect 26
SDR 192 TDI (00000000000000000ff77574754000000000000000000000);
SDR 192 TDI (000000000000000007777574754000000000000000000000);
SDR 192 TDI (000000000000000007777574754000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574754000000000000000000000);
! 0d49 expect ba
SDR 192 TDI (00000000000000000ff7757475c000000000000000000000);
SDR 192 TDI (00000000000000000777757475c000000000000000000000);
SDR 192 TDI (00000000000000000777757475c000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757475c000000000000000000000);
! 0d4a expect 1e
SDR 192 TDI (00000000000000000ff77574774000000000000000000000);
SDR 192 TDI (000000000000000007777574774000000000000000000000);
SDR 192 TDI (000000000000000007777574774000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574774000000000000000000000);
! 0d4b expect 20
SDR 192 TDI (00000000000000000ff7757477c000000000000000000000);
SDR 192 TDI (00000000000000000777757477c000000000000000000000);
SDR 192 TDI (00000000000000000777757477c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757477c000000000000000000000);
! 0d4c expect 2e
SDR 192 TDI (00000000000000000ff775747d4000000000000000000000);
SDR 192 TDI (0000000000000000077775747d4000000000000000000000);
SDR 192 TDI (0000000000000000077775747d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775747d4000000000000000000000);
! 0d4d expect 21
SDR 192 TDI (00000000000000000ff775747dc000000000000000000000);
SDR 192 TDI (0000000000000000077775747dc000000000000000000000);
SDR 192 TDI (0000000000000000077775747dc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775747dc000000000000000000000);
! 0d4e expect 36
SDR 192 TDI (00000000000000000ff775747f4000000000000000000000);
SDR 192 TDI (0000000000000000077775747f4000000000000000000000);
SDR 192 TDI (0000000000000000077775747f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775747f4000000000000000000000);
! 0d4f expect 00
SDR 192 TDI (00000000000000000ff775747fc000000000000000000000);
SDR 192 TDI (0000000000000000077775747fc000000000000000000000);
SDR 192 TDI (0000000000000000077775747fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775747fc000000000000000000000);
! 0d50 expect 46
SDR 192 TDI (00000000000000000ff77574d54000000000000000000000);
SDR 192 TDI (000000000000000007777574d54000000000000000000000);
SDR 192 TDI (000000000000000007777574d54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574d54000000000000000000000);
! 0d51 expect dd
SDR 192 TDI (00000000000000000ff77574d5c000000000000000000000);
SDR 192 TDI (000000000000000007777574d5c000000000000000000000);
SDR 192 TDI (000000000000000007777574d5c000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574d5c000000000000000000000);
! 0d52 expect 06
SDR 192 TDI (00000000000000000ff77574d74000000000000000000000);
SDR 192 TDI (000000000000000007777574d74000000000000000000000);
SDR 192 TDI (000000000000000007777574d74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574d74000000000000000000000);
! 0d53 expect 68
SDR 192 TDI (00000000000000000ff77574d7c000000000000000000000);
SDR 192 TDI (000000000000000007777574d7c000000000000000000000);
SDR 192 TDI (000000000000000007777574d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574d7c000000000000000000000);
! 0d54 expect 94
SDR 192 TDI (00000000000000000ff77574dd4000000000000000000000);
SDR 192 TDI (000000000000000007777574dd4000000000000000000000);
SDR 192 TDI (000000000000000007777574dd4000000000000000000000) TDO(000000000000000000000000000000001100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574dd4000000000000000000000);
! 0d55 expect 1e
SDR 192 TDI (00000000000000000ff77574ddc000000000000000000000);
SDR 192 TDI (000000000000000007777574ddc000000000000000000000);
SDR 192 TDI (000000000000000007777574ddc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574ddc000000000000000000000);
! 0d56 expect 36
SDR 192 TDI (00000000000000000ff77574df4000000000000000000000);
SDR 192 TDI (000000000000000007777574df4000000000000000000000);
SDR 192 TDI (000000000000000007777574df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574df4000000000000000000000);
! 0d57 expect bf
SDR 192 TDI (00000000000000000ff77574dfc000000000000000000000);
SDR 192 TDI (000000000000000007777574dfc000000000000000000000);
SDR 192 TDI (000000000000000007777574dfc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574dfc000000000000000000000);
! 0d58 expect 2e
SDR 192 TDI (00000000000000000ff77574f54000000000000000000000);
SDR 192 TDI (000000000000000007777574f54000000000000000000000);
SDR 192 TDI (000000000000000007777574f54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574f54000000000000000000000);
! 0d59 expect 20
SDR 192 TDI (00000000000000000ff77574f5c000000000000000000000);
SDR 192 TDI (000000000000000007777574f5c000000000000000000000);
SDR 192 TDI (000000000000000007777574f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574f5c000000000000000000000);
! 0d5a expect 1e
SDR 192 TDI (00000000000000000ff77574f74000000000000000000000);
SDR 192 TDI (000000000000000007777574f74000000000000000000000);
SDR 192 TDI (000000000000000007777574f74000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574f74000000000000000000000);
! 0d5b expect 21
SDR 192 TDI (00000000000000000ff77574f7c000000000000000000000);
SDR 192 TDI (000000000000000007777574f7c000000000000000000000);
SDR 192 TDI (000000000000000007777574f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574f7c000000000000000000000);
! 0d5c expect 26
SDR 192 TDI (00000000000000000ff77574fd4000000000000000000000);
SDR 192 TDI (000000000000000007777574fd4000000000000000000000);
SDR 192 TDI (000000000000000007777574fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574fd4000000000000000000000);
! 0d5d expect 00
SDR 192 TDI (00000000000000000ff77574fdc000000000000000000000);
SDR 192 TDI (000000000000000007777574fdc000000000000000000000);
SDR 192 TDI (000000000000000007777574fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574fdc000000000000000000000);
! 0d5e expect 46
SDR 192 TDI (00000000000000000ff77574ff4000000000000000000000);
SDR 192 TDI (000000000000000007777574ff4000000000000000000000);
SDR 192 TDI (000000000000000007777574ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574ff4000000000000000000000);
! 0d5f expect dd
SDR 192 TDI (00000000000000000ff77574ffc000000000000000000000);
SDR 192 TDI (000000000000000007777574ffc000000000000000000000);
SDR 192 TDI (000000000000000007777574ffc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77574ffc000000000000000000000);
! 0d60 expect 06
SDR 192 TDI (00000000000000000ff7757c554000000000000000000000);
SDR 192 TDI (00000000000000000777757c554000000000000000000000);
SDR 192 TDI (00000000000000000777757c554000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c554000000000000000000000);
! 0d61 expect 68
SDR 192 TDI (00000000000000000ff7757c55c000000000000000000000);
SDR 192 TDI (00000000000000000777757c55c000000000000000000000);
SDR 192 TDI (00000000000000000777757c55c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c55c000000000000000000000);
! 0d62 expect 94
SDR 192 TDI (00000000000000000ff7757c574000000000000000000000);
SDR 192 TDI (00000000000000000777757c574000000000000000000000);
SDR 192 TDI (00000000000000000777757c574000000000000000000000) TDO(000000000000000000000000000000001100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c574000000000000000000000);
! 0d63 expect 1e
SDR 192 TDI (00000000000000000ff7757c57c000000000000000000000);
SDR 192 TDI (00000000000000000777757c57c000000000000000000000);
SDR 192 TDI (00000000000000000777757c57c000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c57c000000000000000000000);
! 0d64 expect 36
SDR 192 TDI (00000000000000000ff7757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000777757c5d4000000000000000000000);
SDR 192 TDI (00000000000000000777757c5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c5d4000000000000000000000);
! 0d65 expect f0
SDR 192 TDI (00000000000000000ff7757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000777757c5dc000000000000000000000);
SDR 192 TDI (00000000000000000777757c5dc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c5dc000000000000000000000);
! 0d66 expect 2e
SDR 192 TDI (00000000000000000ff7757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000777757c5f4000000000000000000000);
SDR 192 TDI (00000000000000000777757c5f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c5f4000000000000000000000);
! 0d67 expect 21
SDR 192 TDI (00000000000000000ff7757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000777757c5fc000000000000000000000);
SDR 192 TDI (00000000000000000777757c5fc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c5fc000000000000000000000);
! 0d68 expect 3e
SDR 192 TDI (00000000000000000ff7757c754000000000000000000000);
SDR 192 TDI (00000000000000000777757c754000000000000000000000);
SDR 192 TDI (00000000000000000777757c754000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c754000000000000000000000);
! 0d69 expect 24
SDR 192 TDI (00000000000000000ff7757c75c000000000000000000000);
SDR 192 TDI (00000000000000000777757c75c000000000000000000000);
SDR 192 TDI (00000000000000000777757c75c000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c75c000000000000000000000);
! 0d6a expect 30
SDR 192 TDI (00000000000000000ff7757c774000000000000000000000);
SDR 192 TDI (00000000000000000777757c774000000000000000000000);
SDR 192 TDI (00000000000000000777757c774000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c774000000000000000000000);
! 0d6b expect 3e
SDR 192 TDI (00000000000000000ff7757c77c000000000000000000000);
SDR 192 TDI (00000000000000000777757c77c000000000000000000000);
SDR 192 TDI (00000000000000000777757c77c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c77c000000000000000000000);
! 0d6c expect 00
SDR 192 TDI (00000000000000000ff7757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000777757c7d4000000000000000000000);
SDR 192 TDI (00000000000000000777757c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c7d4000000000000000000000);
! 0d6d expect 46
SDR 192 TDI (00000000000000000ff7757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000777757c7dc000000000000000000000);
SDR 192 TDI (00000000000000000777757c7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c7dc000000000000000000000);
! 0d6e expect 03
SDR 192 TDI (00000000000000000ff7757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000777757c7f4000000000000000000000);
SDR 192 TDI (00000000000000000777757c7f4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c7f4000000000000000000000);
! 0d6f expect 06
SDR 192 TDI (00000000000000000ff7757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000777757c7fc000000000000000000000);
SDR 192 TDI (00000000000000000777757c7fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757c7fc000000000000000000000);
! 0d70 expect 36
SDR 192 TDI (00000000000000000ff7757cd54000000000000000000000);
SDR 192 TDI (00000000000000000777757cd54000000000000000000000);
SDR 192 TDI (00000000000000000777757cd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cd54000000000000000000000);
! 0d71 expect 83
SDR 192 TDI (00000000000000000ff7757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000777757cd5c000000000000000000000);
SDR 192 TDI (00000000000000000777757cd5c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cd5c000000000000000000000);
! 0d72 expect 2e
SDR 192 TDI (00000000000000000ff7757cd74000000000000000000000);
SDR 192 TDI (00000000000000000777757cd74000000000000000000000);
SDR 192 TDI (00000000000000000777757cd74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cd74000000000000000000000);
! 0d73 expect 21
SDR 192 TDI (00000000000000000ff7757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000777757cd7c000000000000000000000);
SDR 192 TDI (00000000000000000777757cd7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cd7c000000000000000000000);
! 0d74 expect c7
SDR 192 TDI (00000000000000000ff7757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000777757cdd4000000000000000000000);
SDR 192 TDI (00000000000000000777757cdd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cdd4000000000000000000000);
! 0d75 expect a0
SDR 192 TDI (00000000000000000ff7757cddc000000000000000000000);
SDR 192 TDI (00000000000000000777757cddc000000000000000000000);
SDR 192 TDI (00000000000000000777757cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cddc000000000000000000000);
! 0d76 expect 50
SDR 192 TDI (00000000000000000ff7757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000777757cdf4000000000000000000000);
SDR 192 TDI (00000000000000000777757cdf4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cdf4000000000000000000000);
! 0d77 expect 80
SDR 192 TDI (00000000000000000ff7757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000777757cdfc000000000000000000000);
SDR 192 TDI (00000000000000000777757cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cdfc000000000000000000000);
! 0d78 expect 0d
SDR 192 TDI (00000000000000000ff7757cf54000000000000000000000);
SDR 192 TDI (00000000000000000777757cf54000000000000000000000);
SDR 192 TDI (00000000000000000777757cf54000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cf54000000000000000000000);
! 0d79 expect 06
SDR 192 TDI (00000000000000000ff7757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000777757cf5c000000000000000000000);
SDR 192 TDI (00000000000000000777757cf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cf5c000000000000000000000);
! 0d7a expect d3
SDR 192 TDI (00000000000000000ff7757cf74000000000000000000000);
SDR 192 TDI (00000000000000000777757cf74000000000000000000000);
SDR 192 TDI (00000000000000000777757cf74000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cf74000000000000000000000);
! 0d7b expect 16
SDR 192 TDI (00000000000000000ff7757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000777757cf7c000000000000000000000);
SDR 192 TDI (00000000000000000777757cf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cf7c000000000000000000000);
! 0d7c expect d9
SDR 192 TDI (00000000000000000ff7757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000777757cfd4000000000000000000000);
SDR 192 TDI (00000000000000000777757cfd4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cfd4000000000000000000000);
! 0d7d expect 44
SDR 192 TDI (00000000000000000ff7757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000777757cfdc000000000000000000000);
SDR 192 TDI (00000000000000000777757cfdc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cfdc000000000000000000000);
! 0d7e expect 99
SDR 192 TDI (00000000000000000ff7757cff4000000000000000000000);
SDR 192 TDI (00000000000000000777757cff4000000000000000000000);
SDR 192 TDI (00000000000000000777757cff4000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cff4000000000000000000000);
! 0d7f expect 06
SDR 192 TDI (00000000000000000ff7757cffc000000000000000000000);
SDR 192 TDI (00000000000000000777757cffc000000000000000000000);
SDR 192 TDI (00000000000000000777757cffc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7757cffc000000000000000000000);
! 0d80 expect 36
SDR 192 TDI (00000000000000000ff775d4554000000000000000000000);
SDR 192 TDI (0000000000000000077775d4554000000000000000000000);
SDR 192 TDI (0000000000000000077775d4554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4554000000000000000000000);
! 0d81 expect e0
SDR 192 TDI (00000000000000000ff775d455c000000000000000000000);
SDR 192 TDI (0000000000000000077775d455c000000000000000000000);
SDR 192 TDI (0000000000000000077775d455c000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d455c000000000000000000000);
! 0d82 expect c7
SDR 192 TDI (00000000000000000ff775d4574000000000000000000000);
SDR 192 TDI (0000000000000000077775d4574000000000000000000000);
SDR 192 TDI (0000000000000000077775d4574000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4574000000000000000000000);
! 0d83 expect a0
SDR 192 TDI (00000000000000000ff775d457c000000000000000000000);
SDR 192 TDI (0000000000000000077775d457c000000000000000000000);
SDR 192 TDI (0000000000000000077775d457c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d457c000000000000000000000);
! 0d84 expect 68
SDR 192 TDI (00000000000000000ff775d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077775d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077775d45d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d45d4000000000000000000000);
! 0d85 expect 8a
SDR 192 TDI (00000000000000000ff775d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077775d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077775d45dc000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d45dc000000000000000000000);
! 0d86 expect 0f
SDR 192 TDI (00000000000000000ff775d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077775d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077775d45f4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d45f4000000000000000000000);
! 0d87 expect 36
SDR 192 TDI (00000000000000000ff775d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077775d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077775d45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d45fc000000000000000000000);
! 0d88 expect f0
SDR 192 TDI (00000000000000000ff775d4754000000000000000000000);
SDR 192 TDI (0000000000000000077775d4754000000000000000000000);
SDR 192 TDI (0000000000000000077775d4754000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4754000000000000000000000);
! 0d89 expect 3e
SDR 192 TDI (00000000000000000ff775d475c000000000000000000000);
SDR 192 TDI (0000000000000000077775d475c000000000000000000000);
SDR 192 TDI (0000000000000000077775d475c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d475c000000000000000000000);
! 0d8a expect 24
SDR 192 TDI (00000000000000000ff775d4774000000000000000000000);
SDR 192 TDI (0000000000000000077775d4774000000000000000000000);
SDR 192 TDI (0000000000000000077775d4774000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4774000000000000000000000);
! 0d8b expect 30
SDR 192 TDI (00000000000000000ff775d477c000000000000000000000);
SDR 192 TDI (0000000000000000077775d477c000000000000000000000);
SDR 192 TDI (0000000000000000077775d477c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d477c000000000000000000000);
! 0d8c expect 3e
SDR 192 TDI (00000000000000000ff775d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077775d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077775d47d4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d47d4000000000000000000000);
! 0d8d expect 00
SDR 192 TDI (00000000000000000ff775d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077775d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077775d47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d47dc000000000000000000000);
! 0d8e expect 36
SDR 192 TDI (00000000000000000ff775d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077775d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077775d47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d47f4000000000000000000000);
! 0d8f expect 81
SDR 192 TDI (00000000000000000ff775d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077775d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077775d47fc000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d47fc000000000000000000000);
! 0d90 expect 2e
SDR 192 TDI (00000000000000000ff775d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077775d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077775d4d54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4d54000000000000000000000);
! 0d91 expect 21
SDR 192 TDI (00000000000000000ff775d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077775d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077775d4d5c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4d5c000000000000000000000);
! 0d92 expect 3e
SDR 192 TDI (00000000000000000ff775d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077775d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077775d4d74000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4d74000000000000000000000);
! 0d93 expect 01
SDR 192 TDI (00000000000000000ff775d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077775d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077775d4d7c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4d7c000000000000000000000);
! 0d94 expect 36
SDR 192 TDI (00000000000000000ff775d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077775d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077775d4dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4dd4000000000000000000000);
! 0d95 expect e8
SDR 192 TDI (00000000000000000ff775d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077775d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077775d4ddc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4ddc000000000000000000000);
! 0d96 expect 3e
SDR 192 TDI (00000000000000000ff775d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077775d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077775d4df4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4df4000000000000000000000);
! 0d97 expect 00
SDR 192 TDI (00000000000000000ff775d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077775d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077775d4dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4dfc000000000000000000000);
! 0d98 expect 36
SDR 192 TDI (00000000000000000ff775d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077775d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077775d4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4f54000000000000000000000);
! 0d99 expect 81
SDR 192 TDI (00000000000000000ff775d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077775d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077775d4f5c000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4f5c000000000000000000000);
! 0d9a expect 46
SDR 192 TDI (00000000000000000ff775d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077775d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077775d4f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4f74000000000000000000000);
! 0d9b expect 54
SDR 192 TDI (00000000000000000ff775d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077775d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077775d4f7c000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4f7c000000000000000000000);
! 0d9c expect 0e
SDR 192 TDI (00000000000000000ff775d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077775d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077775d4fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4fd4000000000000000000000);
! 0d9d expect 68
SDR 192 TDI (00000000000000000ff775d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077775d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077775d4fdc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4fdc000000000000000000000);
! 0d9e expect b1
SDR 192 TDI (00000000000000000ff775d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077775d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077775d4ff4000000000000000000000) TDO(000000000000000000000000000000001010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4ff4000000000000000000000);
! 0d9f expect 0d
SDR 192 TDI (00000000000000000ff775d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077775d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077775d4ffc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775d4ffc000000000000000000000);
! 0da0 expect 3c
SDR 192 TDI (00000000000000000ff775dc554000000000000000000000);
SDR 192 TDI (0000000000000000077775dc554000000000000000000000);
SDR 192 TDI (0000000000000000077775dc554000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc554000000000000000000000);
! 0da1 expect b0
SDR 192 TDI (00000000000000000ff775dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077775dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077775dc55c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc55c000000000000000000000);
! 0da2 expect 70
SDR 192 TDI (00000000000000000ff775dc574000000000000000000000);
SDR 192 TDI (0000000000000000077775dc574000000000000000000000);
SDR 192 TDI (0000000000000000077775dc574000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc574000000000000000000000);
! 0da3 expect c6
SDR 192 TDI (00000000000000000ff775dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077775dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077775dc57c000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc57c000000000000000000000);
! 0da4 expect 0d
SDR 192 TDI (00000000000000000ff775dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077775dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077775dc5d4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc5d4000000000000000000000);
! 0da5 expect 3c
SDR 192 TDI (00000000000000000ff775dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077775dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077775dc5dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc5dc000000000000000000000);
! 0da6 expect ba
SDR 192 TDI (00000000000000000ff775dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077775dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077775dc5f4000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc5f4000000000000000000000);
! 0da7 expect 50
SDR 192 TDI (00000000000000000ff775dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077775dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077775dc5fc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc5fc000000000000000000000);
! 0da8 expect c6
SDR 192 TDI (00000000000000000ff775dc754000000000000000000000);
SDR 192 TDI (0000000000000000077775dc754000000000000000000000);
SDR 192 TDI (0000000000000000077775dc754000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc754000000000000000000000);
! 0da9 expect 0d
SDR 192 TDI (00000000000000000ff775dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077775dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077775dc75c000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc75c000000000000000000000);
! 0daa expect 36
SDR 192 TDI (00000000000000000ff775dc774000000000000000000000);
SDR 192 TDI (0000000000000000077775dc774000000000000000000000);
SDR 192 TDI (0000000000000000077775dc774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc774000000000000000000000);
! 0dab expect e8
SDR 192 TDI (00000000000000000ff775dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077775dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077775dc77c000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc77c000000000000000000000);
! 0dac expect 2e
SDR 192 TDI (00000000000000000ff775dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077775dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077775dc7d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc7d4000000000000000000000);
! 0dad expect 21
SDR 192 TDI (00000000000000000ff775dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077775dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077775dc7dc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc7dc000000000000000000000);
! 0dae expect 46
SDR 192 TDI (00000000000000000ff775dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077775dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077775dc7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc7f4000000000000000000000);
! 0daf expect cf
SDR 192 TDI (00000000000000000ff775dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077775dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077775dc7fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dc7fc000000000000000000000);
! 0db0 expect 06
SDR 192 TDI (00000000000000000ff775dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077775dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077775dcd54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcd54000000000000000000000);
! 0db1 expect 36
SDR 192 TDI (00000000000000000ff775dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077775dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077775dcd5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcd5c000000000000000000000);
! 0db2 expect 81
SDR 192 TDI (00000000000000000ff775dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077775dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077775dcd74000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcd74000000000000000000000);
! 0db3 expect 2e
SDR 192 TDI (00000000000000000ff775dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077775dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077775dcd7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcd7c000000000000000000000);
! 0db4 expect 21
SDR 192 TDI (00000000000000000ff775dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077775dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077775dcdd4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcdd4000000000000000000000);
! 0db5 expect cf
SDR 192 TDI (00000000000000000ff775dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077775dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077775dcddc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcddc000000000000000000000);
! 0db6 expect 08
SDR 192 TDI (00000000000000000ff775dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077775dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077775dcdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcdf4000000000000000000000);
! 0db7 expect f9
SDR 192 TDI (00000000000000000ff775dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077775dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077775dcdfc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcdfc000000000000000000000);
! 0db8 expect 36
SDR 192 TDI (00000000000000000ff775dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077775dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077775dcf54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcf54000000000000000000000);
! 0db9 expect f0
SDR 192 TDI (00000000000000000ff775dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077775dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077775dcf5c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcf5c000000000000000000000);
! 0dba expect 2e
SDR 192 TDI (00000000000000000ff775dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077775dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077775dcf74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcf74000000000000000000000);
! 0dbb expect 21
SDR 192 TDI (00000000000000000ff775dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077775dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077775dcf7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcf7c000000000000000000000);
! 0dbc expect d7
SDR 192 TDI (00000000000000000ff775dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077775dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077775dcfd4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcfd4000000000000000000000);
! 0dbd expect 30
SDR 192 TDI (00000000000000000ff775dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077775dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077775dcfdc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcfdc000000000000000000000);
! 0dbe expect f7
SDR 192 TDI (00000000000000000ff775dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077775dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077775dcff4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcff4000000000000000000000);
! 0dbf expect ea
SDR 192 TDI (00000000000000000ff775dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077775dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077775dcffc000000000000000000000) TDO(0000000000000000000000000000000004400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775dcffc000000000000000000000);
! 0dc0 expect c7
SDR 192 TDI (00000000000000000ff775f4554000000000000000000000);
SDR 192 TDI (0000000000000000077775f4554000000000000000000000);
SDR 192 TDI (0000000000000000077775f4554000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4554000000000000000000000);
! 0dc1 expect 09
SDR 192 TDI (00000000000000000ff775f455c000000000000000000000);
SDR 192 TDI (0000000000000000077775f455c000000000000000000000);
SDR 192 TDI (0000000000000000077775f455c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f455c000000000000000000000);
! 0dc2 expect b9
SDR 192 TDI (00000000000000000ff775f4574000000000000000000000);
SDR 192 TDI (0000000000000000077775f4574000000000000000000000);
SDR 192 TDI (0000000000000000077775f4574000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4574000000000000000000000);
! 0dc3 expect 48
SDR 192 TDI (00000000000000000ff775f457c000000000000000000000);
SDR 192 TDI (0000000000000000077775f457c000000000000000000000);
SDR 192 TDI (0000000000000000077775f457c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f457c000000000000000000000);
! 0dc4 expect 98
SDR 192 TDI (00000000000000000ff775f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077775f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077775f45d4000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f45d4000000000000000000000);
! 0dc5 expect 0d
SDR 192 TDI (00000000000000000ff775f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077775f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077775f45dc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f45dc000000000000000000000);
! 0dc6 expect 36
SDR 192 TDI (00000000000000000ff775f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077775f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077775f45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f45f4000000000000000000000);
! 0dc7 expect f0
SDR 192 TDI (00000000000000000ff775f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077775f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077775f45fc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f45fc000000000000000000000);
! 0dc8 expect 2e
SDR 192 TDI (00000000000000000ff775f4754000000000000000000000);
SDR 192 TDI (0000000000000000077775f4754000000000000000000000);
SDR 192 TDI (0000000000000000077775f4754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4754000000000000000000000);
! 0dc9 expect 21
SDR 192 TDI (00000000000000000ff775f475c000000000000000000000);
SDR 192 TDI (0000000000000000077775f475c000000000000000000000);
SDR 192 TDI (0000000000000000077775f475c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f475c000000000000000000000);
! 0dca expect df
SDR 192 TDI (00000000000000000ff775f4774000000000000000000000);
SDR 192 TDI (0000000000000000077775f4774000000000000000000000);
SDR 192 TDI (0000000000000000077775f4774000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4774000000000000000000000);
! 0dcb expect 30
SDR 192 TDI (00000000000000000ff775f477c000000000000000000000);
SDR 192 TDI (0000000000000000077775f477c000000000000000000000);
SDR 192 TDI (0000000000000000077775f477c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f477c000000000000000000000);
! 0dcc expect f7
SDR 192 TDI (00000000000000000ff775f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077775f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077775f47d4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f47d4000000000000000000000);
! 0dcd expect eb
SDR 192 TDI (00000000000000000ff775f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077775f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077775f47dc000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f47dc000000000000000000000);
! 0dce expect c7
SDR 192 TDI (00000000000000000ff775f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077775f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077775f47f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f47f4000000000000000000000);
! 0dcf expect a0
SDR 192 TDI (00000000000000000ff775f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077775f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077775f47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f47fc000000000000000000000);
! 0dd0 expect 48
SDR 192 TDI (00000000000000000ff775f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077775f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077775f4d54000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4d54000000000000000000000);
! 0dd1 expect df
SDR 192 TDI (00000000000000000ff775f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077775f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077775f4d5c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4d5c000000000000000000000);
! 0dd2 expect 0d
SDR 192 TDI (00000000000000000ff775f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077775f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077775f4d74000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4d74000000000000000000000);
! 0dd3 expect 44
SDR 192 TDI (00000000000000000ff775f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077775f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077775f4d7c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4d7c000000000000000000000);
! 0dd4 expect 06
SDR 192 TDI (00000000000000000ff775f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077775f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077775f4dd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4dd4000000000000000000000);
! 0dd5 expect 0e
SDR 192 TDI (00000000000000000ff775f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077775f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077775f4ddc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4ddc000000000000000000000);
! 0dd6 expect 36
SDR 192 TDI (00000000000000000ff775f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077775f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077775f4df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4df4000000000000000000000);
! 0dd7 expect 81
SDR 192 TDI (00000000000000000ff775f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077775f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077775f4dfc000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4dfc000000000000000000000);
! 0dd8 expect 2e
SDR 192 TDI (00000000000000000ff775f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077775f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077775f4f54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4f54000000000000000000000);
! 0dd9 expect 22
SDR 192 TDI (00000000000000000ff775f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077775f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077775f4f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4f5c000000000000000000000);
! 0dda expect 3e
SDR 192 TDI (00000000000000000ff775f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077775f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077775f4f74000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4f74000000000000000000000);
! 0ddb expect 00
SDR 192 TDI (00000000000000000ff775f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077775f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077775f4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4f7c000000000000000000000);
! 0ddc expect 44
SDR 192 TDI (00000000000000000ff775f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077775f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077775f4fd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4fd4000000000000000000000);
! 0ddd expect c3
SDR 192 TDI (00000000000000000ff775f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077775f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077775f4fdc000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4fdc000000000000000000000);
! 0dde expect 0c
SDR 192 TDI (00000000000000000ff775f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077775f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077775f4ff4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4ff4000000000000000000000);
! 0ddf expect 36
SDR 192 TDI (00000000000000000ff775f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077775f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077775f4ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775f4ffc000000000000000000000);
! 0de0 expect e8
SDR 192 TDI (00000000000000000ff775fc554000000000000000000000);
SDR 192 TDI (0000000000000000077775fc554000000000000000000000);
SDR 192 TDI (0000000000000000077775fc554000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc554000000000000000000000);
! 0de1 expect 2e
SDR 192 TDI (00000000000000000ff775fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077775fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077775fc55c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc55c000000000000000000000);
! 0de2 expect 21
SDR 192 TDI (00000000000000000ff775fc574000000000000000000000);
SDR 192 TDI (0000000000000000077775fc574000000000000000000000);
SDR 192 TDI (0000000000000000077775fc574000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc574000000000000000000000);
! 0de3 expect 1e
SDR 192 TDI (00000000000000000ff775fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077775fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077775fc57c000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc57c000000000000000000000);
! 0de4 expect 21
SDR 192 TDI (00000000000000000ff775fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077775fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077775fc5d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc5d4000000000000000000000);
! 0de5 expect 26
SDR 192 TDI (00000000000000000ff775fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077775fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077775fc5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc5dc000000000000000000000);
! 0de6 expect e0
SDR 192 TDI (00000000000000000ff775fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077775fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077775fc5f4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc5f4000000000000000000000);
! 0de7 expect 46
SDR 192 TDI (00000000000000000ff775fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077775fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077775fc5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc5fc000000000000000000000);
! 0de8 expect dd
SDR 192 TDI (00000000000000000ff775fc754000000000000000000000);
SDR 192 TDI (0000000000000000077775fc754000000000000000000000);
SDR 192 TDI (0000000000000000077775fc754000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc754000000000000000000000);
! 0de9 expect 06
SDR 192 TDI (00000000000000000ff775fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077775fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077775fc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc75c000000000000000000000);
! 0dea expect 70
SDR 192 TDI (00000000000000000ff775fc774000000000000000000000);
SDR 192 TDI (0000000000000000077775fc774000000000000000000000);
SDR 192 TDI (0000000000000000077775fc774000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc774000000000000000000000);
! 0deb expect 3c
SDR 192 TDI (00000000000000000ff775fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077775fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077775fc77c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc77c000000000000000000000);
! 0dec expect 0e
SDR 192 TDI (00000000000000000ff775fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077775fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077775fc7d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc7d4000000000000000000000);
! 0ded expect 48
SDR 192 TDI (00000000000000000ff775fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077775fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077775fc7dc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc7dc000000000000000000000);
! 0dee expect 06
SDR 192 TDI (00000000000000000ff775fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077775fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077775fc7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc7f4000000000000000000000);
! 0def expect 0e
SDR 192 TDI (00000000000000000ff775fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077775fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077775fc7fc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fc7fc000000000000000000000);
! 0df0 expect 36
SDR 192 TDI (00000000000000000ff775fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077775fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077775fcd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcd54000000000000000000000);
! 0df1 expect f0
SDR 192 TDI (00000000000000000ff775fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077775fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077775fcd5c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcd5c000000000000000000000);
! 0df2 expect 2e
SDR 192 TDI (00000000000000000ff775fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077775fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077775fcd74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcd74000000000000000000000);
! 0df3 expect 21
SDR 192 TDI (00000000000000000ff775fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077775fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077775fcd7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcd7c000000000000000000000);
! 0df4 expect d7
SDR 192 TDI (00000000000000000ff775fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077775fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077775fcdd4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcdd4000000000000000000000);
! 0df5 expect 30
SDR 192 TDI (00000000000000000ff775fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077775fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077775fcddc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcddc000000000000000000000);
! 0df6 expect f7
SDR 192 TDI (00000000000000000ff775fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077775fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077775fcdf4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcdf4000000000000000000000);
! 0df7 expect ea
SDR 192 TDI (00000000000000000ff775fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077775fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077775fcdfc000000000000000000000) TDO(0000000000000000000000000000000004400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcdfc000000000000000000000);
! 0df8 expect cf
SDR 192 TDI (00000000000000000ff775fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077775fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077775fcf54000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcf54000000000000000000000);
! 0df9 expect 08
SDR 192 TDI (00000000000000000ff775fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077775fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077775fcf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcf5c000000000000000000000);
! 0dfa expect 46
SDR 192 TDI (00000000000000000ff775fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077775fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077775fcf74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcf74000000000000000000000);
! 0dfb expect 65
SDR 192 TDI (00000000000000000ff775fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077775fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077775fcf7c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcf7c000000000000000000000);
! 0dfc expect 0e
SDR 192 TDI (00000000000000000ff775fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077775fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077775fcfd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcfd4000000000000000000000);
! 0dfd expect 36
SDR 192 TDI (00000000000000000ff775fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077775fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077775fcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcfdc000000000000000000000);
! 0dfe expect 83
SDR 192 TDI (00000000000000000ff775fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077775fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077775fcff4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcff4000000000000000000000);
! 0dff expect 2e
SDR 192 TDI (00000000000000000ff775fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077775fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077775fcffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff775fcffc000000000000000000000);
! 0e00 expect 21
SDR 192 TDI (00000000000000000ffd7554554000000000000000000000);
SDR 192 TDI (0000000000000000077d7554554000000000000000000000);
SDR 192 TDI (0000000000000000077d7554554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554554000000000000000000000);
! 0e01 expect c7
SDR 192 TDI (00000000000000000ffd755455c000000000000000000000);
SDR 192 TDI (0000000000000000077d755455c000000000000000000000);
SDR 192 TDI (0000000000000000077d755455c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755455c000000000000000000000);
! 0e02 expect a0
SDR 192 TDI (00000000000000000ffd7554574000000000000000000000);
SDR 192 TDI (0000000000000000077d7554574000000000000000000000);
SDR 192 TDI (0000000000000000077d7554574000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554574000000000000000000000);
! 0e03 expect 68
SDR 192 TDI (00000000000000000ffd755457c000000000000000000000);
SDR 192 TDI (0000000000000000077d755457c000000000000000000000);
SDR 192 TDI (0000000000000000077d755457c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755457c000000000000000000000);
! 0e04 expect c3
SDR 192 TDI (00000000000000000ffd75545d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75545d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75545d4000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75545d4000000000000000000000);
! 0e05 expect 0c
SDR 192 TDI (00000000000000000ffd75545dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75545dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75545dc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75545dc000000000000000000000);
! 0e06 expect 36
SDR 192 TDI (00000000000000000ffd75545f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75545f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75545f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75545f4000000000000000000000);
! 0e07 expect f0
SDR 192 TDI (00000000000000000ffd75545fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75545fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75545fc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75545fc000000000000000000000);
! 0e08 expect 2e
SDR 192 TDI (00000000000000000ffd7554754000000000000000000000);
SDR 192 TDI (0000000000000000077d7554754000000000000000000000);
SDR 192 TDI (0000000000000000077d7554754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554754000000000000000000000);
! 0e09 expect 21
SDR 192 TDI (00000000000000000ffd755475c000000000000000000000);
SDR 192 TDI (0000000000000000077d755475c000000000000000000000);
SDR 192 TDI (0000000000000000077d755475c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755475c000000000000000000000);
! 0e0a expect df
SDR 192 TDI (00000000000000000ffd7554774000000000000000000000);
SDR 192 TDI (0000000000000000077d7554774000000000000000000000);
SDR 192 TDI (0000000000000000077d7554774000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554774000000000000000000000);
! 0e0b expect 30
SDR 192 TDI (00000000000000000ffd755477c000000000000000000000);
SDR 192 TDI (0000000000000000077d755477c000000000000000000000);
SDR 192 TDI (0000000000000000077d755477c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755477c000000000000000000000);
! 0e0c expect e7
SDR 192 TDI (00000000000000000ffd75547d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75547d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75547d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75547d4000000000000000000000);
! 0e0d expect 36
SDR 192 TDI (00000000000000000ffd75547dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75547dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75547dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75547dc000000000000000000000);
! 0e0e expect 00
SDR 192 TDI (00000000000000000ffd75547f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75547f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75547f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75547f4000000000000000000000);
! 0e0f expect 2e
SDR 192 TDI (00000000000000000ffd75547fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75547fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75547fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75547fc000000000000000000000);
! 0e10 expect 21
SDR 192 TDI (00000000000000000ffd7554d54000000000000000000000);
SDR 192 TDI (0000000000000000077d7554d54000000000000000000000);
SDR 192 TDI (0000000000000000077d7554d54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554d54000000000000000000000);
! 0e11 expect cf
SDR 192 TDI (00000000000000000ffd7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7554d5c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554d5c000000000000000000000);
! 0e12 expect 08
SDR 192 TDI (00000000000000000ffd7554d74000000000000000000000);
SDR 192 TDI (0000000000000000077d7554d74000000000000000000000);
SDR 192 TDI (0000000000000000077d7554d74000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554d74000000000000000000000);
! 0e13 expect 46
SDR 192 TDI (00000000000000000ffd7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7554d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554d7c000000000000000000000);
! 0e14 expect 86
SDR 192 TDI (00000000000000000ffd7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7554dd4000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554dd4000000000000000000000);
! 0e15 expect 0e
SDR 192 TDI (00000000000000000ffd7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d7554ddc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554ddc000000000000000000000);
! 0e16 expect 36
SDR 192 TDI (00000000000000000ffd7554df4000000000000000000000);
SDR 192 TDI (0000000000000000077d7554df4000000000000000000000);
SDR 192 TDI (0000000000000000077d7554df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554df4000000000000000000000);
! 0e17 expect f0
SDR 192 TDI (00000000000000000ffd7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d7554dfc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554dfc000000000000000000000);
! 0e18 expect 2e
SDR 192 TDI (00000000000000000ffd7554f54000000000000000000000);
SDR 192 TDI (0000000000000000077d7554f54000000000000000000000);
SDR 192 TDI (0000000000000000077d7554f54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554f54000000000000000000000);
! 0e19 expect 21
SDR 192 TDI (00000000000000000ffd7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7554f5c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554f5c000000000000000000000);
! 0e1a expect df
SDR 192 TDI (00000000000000000ffd7554f74000000000000000000000);
SDR 192 TDI (0000000000000000077d7554f74000000000000000000000);
SDR 192 TDI (0000000000000000077d7554f74000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554f74000000000000000000000);
! 0e1b expect 30
SDR 192 TDI (00000000000000000ffd7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7554f7c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554f7c000000000000000000000);
! 0e1c expect e7
SDR 192 TDI (00000000000000000ffd7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7554fd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554fd4000000000000000000000);
! 0e1d expect 36
SDR 192 TDI (00000000000000000ffd7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d7554fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554fdc000000000000000000000);
! 0e1e expect 00
SDR 192 TDI (00000000000000000ffd7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d7554ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554ff4000000000000000000000);
! 0e1f expect 2e
SDR 192 TDI (00000000000000000ffd7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d7554ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7554ffc000000000000000000000);
! 0e20 expect 21
SDR 192 TDI (00000000000000000ffd755c554000000000000000000000);
SDR 192 TDI (0000000000000000077d755c554000000000000000000000);
SDR 192 TDI (0000000000000000077d755c554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c554000000000000000000000);
! 0e21 expect 46
SDR 192 TDI (00000000000000000ffd755c55c000000000000000000000);
SDR 192 TDI (0000000000000000077d755c55c000000000000000000000);
SDR 192 TDI (0000000000000000077d755c55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c55c000000000000000000000);
! 0e22 expect 27
SDR 192 TDI (00000000000000000ffd755c574000000000000000000000);
SDR 192 TDI (0000000000000000077d755c574000000000000000000000);
SDR 192 TDI (0000000000000000077d755c574000000000000000000000) TDO(000000000000000000000000000000000150000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c574000000000000000000000);
! 0e23 expect 0e
SDR 192 TDI (00000000000000000ffd755c57c000000000000000000000);
SDR 192 TDI (0000000000000000077d755c57c000000000000000000000);
SDR 192 TDI (0000000000000000077d755c57c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c57c000000000000000000000);
! 0e24 expect 44
SDR 192 TDI (00000000000000000ffd755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d755c5d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c5d4000000000000000000000);
! 0e25 expect ca
SDR 192 TDI (00000000000000000ffd755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d755c5dc000000000000000000000) TDO(0000000000000000000000000000000004400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c5dc000000000000000000000);
! 0e26 expect 0c
SDR 192 TDI (00000000000000000ffd755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d755c5f4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c5f4000000000000000000000);
! 0e27 expect cf
SDR 192 TDI (00000000000000000ffd755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d755c5fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c5fc000000000000000000000);
! 0e28 expect 08
SDR 192 TDI (00000000000000000ffd755c754000000000000000000000);
SDR 192 TDI (0000000000000000077d755c754000000000000000000000);
SDR 192 TDI (0000000000000000077d755c754000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c754000000000000000000000);
! 0e29 expect c7
SDR 192 TDI (00000000000000000ffd755c75c000000000000000000000);
SDR 192 TDI (0000000000000000077d755c75c000000000000000000000);
SDR 192 TDI (0000000000000000077d755c75c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c75c000000000000000000000);
! 0e2a expect 46
SDR 192 TDI (00000000000000000ffd755c774000000000000000000000);
SDR 192 TDI (0000000000000000077d755c774000000000000000000000);
SDR 192 TDI (0000000000000000077d755c774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c774000000000000000000000);
! 0e2b expect 02
SDR 192 TDI (00000000000000000ffd755c77c000000000000000000000);
SDR 192 TDI (0000000000000000077d755c77c000000000000000000000);
SDR 192 TDI (0000000000000000077d755c77c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c77c000000000000000000000);
! 0e2c expect 07
SDR 192 TDI (00000000000000000ffd755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d755c7d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c7d4000000000000000000000);
! 0e2d expect 46
SDR 192 TDI (00000000000000000ffd755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d755c7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c7dc000000000000000000000);
! 0e2e expect e7
SDR 192 TDI (00000000000000000ffd755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d755c7f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c7f4000000000000000000000);
! 0e2f expect 16
SDR 192 TDI (00000000000000000ffd755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d755c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755c7fc000000000000000000000);
! 0e30 expect f8
SDR 192 TDI (00000000000000000ffd755cd54000000000000000000000);
SDR 192 TDI (0000000000000000077d755cd54000000000000000000000);
SDR 192 TDI (0000000000000000077d755cd54000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cd54000000000000000000000);
! 0e31 expect 46
SDR 192 TDI (00000000000000000ffd755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d755cd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cd5c000000000000000000000);
! 0e32 expect 02
SDR 192 TDI (00000000000000000ffd755cd74000000000000000000000);
SDR 192 TDI (0000000000000000077d755cd74000000000000000000000);
SDR 192 TDI (0000000000000000077d755cd74000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cd74000000000000000000000);
! 0e33 expect 07
SDR 192 TDI (00000000000000000ffd755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d755cd7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cd7c000000000000000000000);
! 0e34 expect 46
SDR 192 TDI (00000000000000000ffd755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d755cdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cdd4000000000000000000000);
! 0e35 expect e7
SDR 192 TDI (00000000000000000ffd755cddc000000000000000000000);
SDR 192 TDI (0000000000000000077d755cddc000000000000000000000);
SDR 192 TDI (0000000000000000077d755cddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cddc000000000000000000000);
! 0e36 expect 16
SDR 192 TDI (00000000000000000ffd755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d755cdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cdf4000000000000000000000);
! 0e37 expect 09
SDR 192 TDI (00000000000000000ffd755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d755cdfc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cdfc000000000000000000000);
! 0e38 expect 48
SDR 192 TDI (00000000000000000ffd755cf54000000000000000000000);
SDR 192 TDI (0000000000000000077d755cf54000000000000000000000);
SDR 192 TDI (0000000000000000077d755cf54000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cf54000000000000000000000);
! 0e39 expect 29
SDR 192 TDI (00000000000000000ffd755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d755cf5c000000000000000000000) TDO(000000000000000000000000000000000410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cf5c000000000000000000000);
! 0e3a expect 0e
SDR 192 TDI (00000000000000000ffd755cf74000000000000000000000);
SDR 192 TDI (0000000000000000077d755cf74000000000000000000000);
SDR 192 TDI (0000000000000000077d755cf74000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cf74000000000000000000000);
! 0e3b expect 07
SDR 192 TDI (00000000000000000ffd755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d755cf7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cf7c000000000000000000000);
! 0e3c expect 36
SDR 192 TDI (00000000000000000ffd755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d755cfd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cfd4000000000000000000000);
! 0e3d expect f0
SDR 192 TDI (00000000000000000ffd755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d755cfdc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cfdc000000000000000000000);
! 0e3e expect 2e
SDR 192 TDI (00000000000000000ffd755cff4000000000000000000000);
SDR 192 TDI (0000000000000000077d755cff4000000000000000000000);
SDR 192 TDI (0000000000000000077d755cff4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cff4000000000000000000000);
! 0e3f expect 21
SDR 192 TDI (00000000000000000ffd755cffc000000000000000000000);
SDR 192 TDI (0000000000000000077d755cffc000000000000000000000);
SDR 192 TDI (0000000000000000077d755cffc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd755cffc000000000000000000000);
! 0e40 expect df
SDR 192 TDI (00000000000000000ffd7574554000000000000000000000);
SDR 192 TDI (0000000000000000077d7574554000000000000000000000);
SDR 192 TDI (0000000000000000077d7574554000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574554000000000000000000000);
! 0e41 expect 30
SDR 192 TDI (00000000000000000ffd757455c000000000000000000000);
SDR 192 TDI (0000000000000000077d757455c000000000000000000000);
SDR 192 TDI (0000000000000000077d757455c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757455c000000000000000000000);
! 0e42 expect e7
SDR 192 TDI (00000000000000000ffd7574574000000000000000000000);
SDR 192 TDI (0000000000000000077d7574574000000000000000000000);
SDR 192 TDI (0000000000000000077d7574574000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574574000000000000000000000);
! 0e43 expect eb
SDR 192 TDI (00000000000000000ffd757457c000000000000000000000);
SDR 192 TDI (0000000000000000077d757457c000000000000000000000);
SDR 192 TDI (0000000000000000077d757457c000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757457c000000000000000000000);
! 0e44 expect f4
SDR 192 TDI (00000000000000000ffd75745d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75745d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75745d4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75745d4000000000000000000000);
! 0e45 expect cf
SDR 192 TDI (00000000000000000ffd75745dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75745dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75745dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75745dc000000000000000000000);
! 0e46 expect 08
SDR 192 TDI (00000000000000000ffd75745f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75745f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75745f4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75745f4000000000000000000000);
! 0e47 expect 46
SDR 192 TDI (00000000000000000ffd75745fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75745fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75745fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75745fc000000000000000000000);
! 0e48 expect c6
SDR 192 TDI (00000000000000000ffd7574754000000000000000000000);
SDR 192 TDI (0000000000000000077d7574754000000000000000000000);
SDR 192 TDI (0000000000000000077d7574754000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574754000000000000000000000);
! 0e49 expect 0e
SDR 192 TDI (00000000000000000ffd757475c000000000000000000000);
SDR 192 TDI (0000000000000000077d757475c000000000000000000000);
SDR 192 TDI (0000000000000000077d757475c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757475c000000000000000000000);
! 0e4a expect 36
SDR 192 TDI (00000000000000000ffd7574774000000000000000000000);
SDR 192 TDI (0000000000000000077d7574774000000000000000000000);
SDR 192 TDI (0000000000000000077d7574774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574774000000000000000000000);
! 0e4b expect f0
SDR 192 TDI (00000000000000000ffd757477c000000000000000000000);
SDR 192 TDI (0000000000000000077d757477c000000000000000000000);
SDR 192 TDI (0000000000000000077d757477c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757477c000000000000000000000);
! 0e4c expect 2e
SDR 192 TDI (00000000000000000ffd75747d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75747d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75747d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75747d4000000000000000000000);
! 0e4d expect 21
SDR 192 TDI (00000000000000000ffd75747dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75747dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75747dc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75747dc000000000000000000000);
! 0e4e expect fb
SDR 192 TDI (00000000000000000ffd75747f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75747f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75747f4000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75747f4000000000000000000000);
! 0e4f expect 30
SDR 192 TDI (00000000000000000ffd75747fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75747fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75747fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75747fc000000000000000000000);
! 0e50 expect fc
SDR 192 TDI (00000000000000000ffd7574d54000000000000000000000);
SDR 192 TDI (0000000000000000077d7574d54000000000000000000000);
SDR 192 TDI (0000000000000000077d7574d54000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574d54000000000000000000000);
! 0e51 expect 44
SDR 192 TDI (00000000000000000ffd7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7574d5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574d5c000000000000000000000);
! 0e52 expect 8e
SDR 192 TDI (00000000000000000ffd7574d74000000000000000000000);
SDR 192 TDI (0000000000000000077d7574d74000000000000000000000);
SDR 192 TDI (0000000000000000077d7574d74000000000000000000000) TDO(000000000000000000000000000000000540000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574d74000000000000000000000);
! 0e53 expect 0d
SDR 192 TDI (00000000000000000ffd7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7574d7c000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574d7c000000000000000000000);
! 0e54 expect 2e
SDR 192 TDI (00000000000000000ffd7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7574dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574dd4000000000000000000000);
! 0e55 expect 21
SDR 192 TDI (00000000000000000ffd7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d7574ddc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574ddc000000000000000000000);
! 0e56 expect cf
SDR 192 TDI (00000000000000000ffd7574df4000000000000000000000);
SDR 192 TDI (0000000000000000077d7574df4000000000000000000000);
SDR 192 TDI (0000000000000000077d7574df4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574df4000000000000000000000);
! 0e57 expect 36
SDR 192 TDI (00000000000000000ffd7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d7574dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574dfc000000000000000000000);
! 0e58 expect f0
SDR 192 TDI (00000000000000000ffd7574f54000000000000000000000);
SDR 192 TDI (0000000000000000077d7574f54000000000000000000000);
SDR 192 TDI (0000000000000000077d7574f54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574f54000000000000000000000);
! 0e59 expect df
SDR 192 TDI (00000000000000000ffd7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7574f5c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574f5c000000000000000000000);
! 0e5a expect 30
SDR 192 TDI (00000000000000000ffd7574f74000000000000000000000);
SDR 192 TDI (0000000000000000077d7574f74000000000000000000000);
SDR 192 TDI (0000000000000000077d7574f74000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574f74000000000000000000000);
! 0e5b expect e7
SDR 192 TDI (00000000000000000ffd7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7574f7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574f7c000000000000000000000);
! 0e5c expect 46
SDR 192 TDI (00000000000000000ffd7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7574fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574fd4000000000000000000000);
! 0e5d expect c6
SDR 192 TDI (00000000000000000ffd7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d7574fdc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574fdc000000000000000000000);
! 0e5e expect 0e
SDR 192 TDI (00000000000000000ffd7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d7574ff4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574ff4000000000000000000000);
! 0e5f expect eb
SDR 192 TDI (00000000000000000ffd7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d7574ffc000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7574ffc000000000000000000000);
! 0e60 expect f4
SDR 192 TDI (00000000000000000ffd757c554000000000000000000000);
SDR 192 TDI (0000000000000000077d757c554000000000000000000000);
SDR 192 TDI (0000000000000000077d757c554000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c554000000000000000000000);
! 0e61 expect c7
SDR 192 TDI (00000000000000000ffd757c55c000000000000000000000);
SDR 192 TDI (0000000000000000077d757c55c000000000000000000000);
SDR 192 TDI (0000000000000000077d757c55c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c55c000000000000000000000);
! 0e62 expect 3c
SDR 192 TDI (00000000000000000ffd757c574000000000000000000000);
SDR 192 TDI (0000000000000000077d757c574000000000000000000000);
SDR 192 TDI (0000000000000000077d757c574000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c574000000000000000000000);
! 0e63 expect a0
SDR 192 TDI (00000000000000000ffd757c57c000000000000000000000);
SDR 192 TDI (0000000000000000077d757c57c000000000000000000000);
SDR 192 TDI (0000000000000000077d757c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c57c000000000000000000000);
! 0e64 expect 07
SDR 192 TDI (00000000000000000ffd757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d757c5d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c5d4000000000000000000000);
! 0e65 expect 46
SDR 192 TDI (00000000000000000ffd757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d757c5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c5dc000000000000000000000);
! 0e66 expect 7f
SDR 192 TDI (00000000000000000ffd757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d757c5f4000000000000000000000) TDO(000000000000000000000000000000001550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c5f4000000000000000000000);
! 0e67 expect 07
SDR 192 TDI (00000000000000000ffd757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d757c5fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c5fc000000000000000000000);
! 0e68 expect d7
SDR 192 TDI (00000000000000000ffd757c754000000000000000000000);
SDR 192 TDI (0000000000000000077d757c754000000000000000000000);
SDR 192 TDI (0000000000000000077d757c754000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c754000000000000000000000);
! 0e69 expect 46
SDR 192 TDI (00000000000000000ffd757c75c000000000000000000000);
SDR 192 TDI (0000000000000000077d757c75c000000000000000000000);
SDR 192 TDI (0000000000000000077d757c75c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c75c000000000000000000000);
! 0e6a expect 4e
SDR 192 TDI (00000000000000000ffd757c774000000000000000000000);
SDR 192 TDI (0000000000000000077d757c774000000000000000000000);
SDR 192 TDI (0000000000000000077d757c774000000000000000000000) TDO(000000000000000000000000000000000540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c774000000000000000000000);
! 0e6b expect 07
SDR 192 TDI (00000000000000000ffd757c77c000000000000000000000);
SDR 192 TDI (0000000000000000077d757c77c000000000000000000000);
SDR 192 TDI (0000000000000000077d757c77c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c77c000000000000000000000);
! 0e6c expect fa
SDR 192 TDI (00000000000000000ffd757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d757c7d4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c7d4000000000000000000000);
! 0e6d expect c2
SDR 192 TDI (00000000000000000ffd757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d757c7dc000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c7dc000000000000000000000);
! 0e6e expect a0
SDR 192 TDI (00000000000000000ffd757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d757c7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c7f4000000000000000000000);
! 0e6f expect 68
SDR 192 TDI (00000000000000000ffd757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d757c7fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757c7fc000000000000000000000);
! 0e70 expect 78
SDR 192 TDI (00000000000000000ffd757cd54000000000000000000000);
SDR 192 TDI (0000000000000000077d757cd54000000000000000000000);
SDR 192 TDI (0000000000000000077d757cd54000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cd54000000000000000000000);
! 0e71 expect 0e
SDR 192 TDI (00000000000000000ffd757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d757cd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cd5c000000000000000000000);
! 0e72 expect 46
SDR 192 TDI (00000000000000000ffd757cd74000000000000000000000);
SDR 192 TDI (0000000000000000077d757cd74000000000000000000000);
SDR 192 TDI (0000000000000000077d757cd74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cd74000000000000000000000);
! 0e73 expect 02
SDR 192 TDI (00000000000000000ffd757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d757cd7c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cd7c000000000000000000000);
! 0e74 expect 07
SDR 192 TDI (00000000000000000ffd757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d757cdd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cdd4000000000000000000000);
! 0e75 expect 44
SDR 192 TDI (00000000000000000ffd757cddc000000000000000000000);
SDR 192 TDI (0000000000000000077d757cddc000000000000000000000);
SDR 192 TDI (0000000000000000077d757cddc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cddc000000000000000000000);
! 0e76 expect 65
SDR 192 TDI (00000000000000000ffd757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d757cdf4000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cdf4000000000000000000000);
! 0e77 expect 0e
SDR 192 TDI (00000000000000000ffd757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d757cdfc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cdfc000000000000000000000);
! 0e78 expect 36
SDR 192 TDI (00000000000000000ffd757cf54000000000000000000000);
SDR 192 TDI (0000000000000000077d757cf54000000000000000000000);
SDR 192 TDI (0000000000000000077d757cf54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cf54000000000000000000000);
! 0e79 expect f4
SDR 192 TDI (00000000000000000ffd757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d757cf5c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cf5c000000000000000000000);
! 0e7a expect 2e
SDR 192 TDI (00000000000000000ffd757cf74000000000000000000000);
SDR 192 TDI (0000000000000000077d757cf74000000000000000000000);
SDR 192 TDI (0000000000000000077d757cf74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cf74000000000000000000000);
! 0e7b expect 21
SDR 192 TDI (00000000000000000ffd757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d757cf7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cf7c000000000000000000000);
! 0e7c expect df
SDR 192 TDI (00000000000000000ffd757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d757cfd4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cfd4000000000000000000000);
! 0e7d expect 30
SDR 192 TDI (00000000000000000ffd757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d757cfdc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cfdc000000000000000000000);
! 0e7e expect c7
SDR 192 TDI (00000000000000000ffd757cff4000000000000000000000);
SDR 192 TDI (0000000000000000077d757cff4000000000000000000000);
SDR 192 TDI (0000000000000000077d757cff4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cff4000000000000000000000);
! 0e7f expect 91
SDR 192 TDI (00000000000000000ffd757cffc000000000000000000000);
SDR 192 TDI (0000000000000000077d757cffc000000000000000000000);
SDR 192 TDI (0000000000000000077d757cffc000000000000000000000) TDO(000000000000000000000000000000001010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd757cffc000000000000000000000);
! 0e80 expect f8
SDR 192 TDI (00000000000000000ffd75d4554000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4554000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4554000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4554000000000000000000000);
! 0e81 expect 03
SDR 192 TDI (00000000000000000ffd75d455c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d455c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d455c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d455c000000000000000000000);
! 0e82 expect 31
SDR 192 TDI (00000000000000000ffd75d4574000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4574000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4574000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4574000000000000000000000);
! 0e83 expect 19
SDR 192 TDI (00000000000000000ffd75d457c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d457c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d457c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d457c000000000000000000000);
! 0e84 expect fb
SDR 192 TDI (00000000000000000ffd75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d45d4000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d45d4000000000000000000000);
! 0e85 expect 07
SDR 192 TDI (00000000000000000ffd75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d45dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d45dc000000000000000000000);
! 0e86 expect 36
SDR 192 TDI (00000000000000000ffd75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d45f4000000000000000000000);
! 0e87 expect f4
SDR 192 TDI (00000000000000000ffd75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d45fc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d45fc000000000000000000000);
! 0e88 expect 2e
SDR 192 TDI (00000000000000000ffd75d4754000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4754000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4754000000000000000000000);
! 0e89 expect 21
SDR 192 TDI (00000000000000000ffd75d475c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d475c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d475c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d475c000000000000000000000);
! 0e8a expect c7
SDR 192 TDI (00000000000000000ffd75d4774000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4774000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4774000000000000000000000);
! 0e8b expect 30
SDR 192 TDI (00000000000000000ffd75d477c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d477c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d477c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d477c000000000000000000000);
! 0e8c expect f7
SDR 192 TDI (00000000000000000ffd75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d47d4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d47d4000000000000000000000);
! 0e8d expect e8
SDR 192 TDI (00000000000000000ffd75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d47dc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d47dc000000000000000000000);
! 0e8e expect 46
SDR 192 TDI (00000000000000000ffd75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d47f4000000000000000000000);
! 0e8f expect 7f
SDR 192 TDI (00000000000000000ffd75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d47fc000000000000000000000) TDO(000000000000000000000000000000001550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d47fc000000000000000000000);
! 0e90 expect 07
SDR 192 TDI (00000000000000000ffd75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4d54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4d54000000000000000000000);
! 0e91 expect c5
SDR 192 TDI (00000000000000000ffd75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4d5c000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4d5c000000000000000000000);
! 0e92 expect 3c
SDR 192 TDI (00000000000000000ffd75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4d74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4d74000000000000000000000);
! 0e93 expect 3f
SDR 192 TDI (00000000000000000ffd75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4d7c000000000000000000000) TDO(000000000000000000000000000000001550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4d7c000000000000000000000);
! 0e94 expect 50
SDR 192 TDI (00000000000000000ffd75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4dd4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4dd4000000000000000000000);
! 0e95 expect 95
SDR 192 TDI (00000000000000000ffd75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4ddc000000000000000000000) TDO(000000000000000000000000000000001110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4ddc000000000000000000000);
! 0e96 expect 06
SDR 192 TDI (00000000000000000ffd75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4df4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4df4000000000000000000000);
! 0e97 expect 46
SDR 192 TDI (00000000000000000ffd75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4dfc000000000000000000000);
! 0e98 expect 4e
SDR 192 TDI (00000000000000000ffd75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4f54000000000000000000000) TDO(000000000000000000000000000000000540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4f54000000000000000000000);
! 0e99 expect 07
SDR 192 TDI (00000000000000000ffd75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4f5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4f5c000000000000000000000);
! 0e9a expect d7
SDR 192 TDI (00000000000000000ffd75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4f74000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4f74000000000000000000000);
! 0e9b expect 46
SDR 192 TDI (00000000000000000ffd75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4f7c000000000000000000000);
! 0e9c expect 7f
SDR 192 TDI (00000000000000000ffd75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4fd4000000000000000000000) TDO(000000000000000000000000000000001550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4fd4000000000000000000000);
! 0e9d expect 07
SDR 192 TDI (00000000000000000ffd75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4fdc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4fdc000000000000000000000);
! 0e9e expect fa
SDR 192 TDI (00000000000000000ffd75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4ff4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4ff4000000000000000000000);
! 0e9f expect 46
SDR 192 TDI (00000000000000000ffd75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d75d4ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75d4ffc000000000000000000000);
! 0ea0 expect 4e
SDR 192 TDI (00000000000000000ffd75dc554000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc554000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc554000000000000000000000) TDO(000000000000000000000000000000000540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc554000000000000000000000);
! 0ea1 expect 07
SDR 192 TDI (00000000000000000ffd75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc55c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc55c000000000000000000000);
! 0ea2 expect 46
SDR 192 TDI (00000000000000000ffd75dc574000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc574000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc574000000000000000000000);
! 0ea3 expect c0
SDR 192 TDI (00000000000000000ffd75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc57c000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc57c000000000000000000000);
! 0ea4 expect 0e
SDR 192 TDI (00000000000000000ffd75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc5d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc5d4000000000000000000000);
! 0ea5 expect 68
SDR 192 TDI (00000000000000000ffd75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc5dc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc5dc000000000000000000000);
! 0ea6 expect ae
SDR 192 TDI (00000000000000000ffd75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc5f4000000000000000000000) TDO(000000000000000000000000000000000540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc5f4000000000000000000000);
! 0ea7 expect 0e
SDR 192 TDI (00000000000000000ffd75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc5fc000000000000000000000);
! 0ea8 expect 46
SDR 192 TDI (00000000000000000ffd75dc754000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc754000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc754000000000000000000000);
! 0ea9 expect 77
SDR 192 TDI (00000000000000000ffd75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc75c000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc75c000000000000000000000);
! 0eaa expect 07
SDR 192 TDI (00000000000000000ffd75dc774000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc774000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc774000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc774000000000000000000000);
! 0eab expect 44
SDR 192 TDI (00000000000000000ffd75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc77c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc77c000000000000000000000);
! 0eac expect 9a
SDR 192 TDI (00000000000000000ffd75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc7d4000000000000000000000) TDO(000000000000000000000000000000001440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc7d4000000000000000000000);
! 0ead expect 0e
SDR 192 TDI (00000000000000000ffd75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc7dc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc7dc000000000000000000000);
! 0eae expect 36
SDR 192 TDI (00000000000000000ffd75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc7f4000000000000000000000);
! 0eaf expect 00
SDR 192 TDI (00000000000000000ffd75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dc7fc000000000000000000000);
! 0eb0 expect 2e
SDR 192 TDI (00000000000000000ffd75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcd54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcd54000000000000000000000);
! 0eb1 expect 21
SDR 192 TDI (00000000000000000ffd75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcd5c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcd5c000000000000000000000);
! 0eb2 expect cf
SDR 192 TDI (00000000000000000ffd75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcd74000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcd74000000000000000000000);
! 0eb3 expect 08
SDR 192 TDI (00000000000000000ffd75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcd7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcd7c000000000000000000000);
! 0eb4 expect 36
SDR 192 TDI (00000000000000000ffd75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcdd4000000000000000000000);
! 0eb5 expect f4
SDR 192 TDI (00000000000000000ffd75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcddc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcddc000000000000000000000);
! 0eb6 expect df
SDR 192 TDI (00000000000000000ffd75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcdf4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcdf4000000000000000000000);
! 0eb7 expect 30
SDR 192 TDI (00000000000000000ffd75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcdfc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcdfc000000000000000000000);
! 0eb8 expect e7
SDR 192 TDI (00000000000000000ffd75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcf54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcf54000000000000000000000);
! 0eb9 expect 46
SDR 192 TDI (00000000000000000ffd75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcf5c000000000000000000000);
! 0eba expect c6
SDR 192 TDI (00000000000000000ffd75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcf74000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcf74000000000000000000000);
! 0ebb expect 0e
SDR 192 TDI (00000000000000000ffd75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcf7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcf7c000000000000000000000);
! 0ebc expect fc
SDR 192 TDI (00000000000000000ffd75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcfd4000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcfd4000000000000000000000);
! 0ebd expect 31
SDR 192 TDI (00000000000000000ffd75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcfdc000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcfdc000000000000000000000);
! 0ebe expect fb
SDR 192 TDI (00000000000000000ffd75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcff4000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcff4000000000000000000000);
! 0ebf expect 07
SDR 192 TDI (00000000000000000ffd75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077d75dcffc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75dcffc000000000000000000000);
! 0ec0 expect c5
SDR 192 TDI (00000000000000000ffd75f4554000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4554000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4554000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4554000000000000000000000);
! 0ec1 expect bb
SDR 192 TDI (00000000000000000ffd75f455c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f455c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f455c000000000000000000000) TDO(000000000000000000000000000000001450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f455c000000000000000000000);
! 0ec2 expect 0b
SDR 192 TDI (00000000000000000ffd75f4574000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4574000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4574000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4574000000000000000000000);
! 0ec3 expect c6
SDR 192 TDI (00000000000000000ffd75f457c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f457c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f457c000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f457c000000000000000000000);
! 0ec4 expect bc
SDR 192 TDI (00000000000000000ffd75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f45d4000000000000000000000) TDO(000000000000000000000000000000001500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f45d4000000000000000000000);
! 0ec5 expect 07
SDR 192 TDI (00000000000000000ffd75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f45dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f45dc000000000000000000000);
! 0ec6 expect c4
SDR 192 TDI (00000000000000000ffd75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f45f4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f45f4000000000000000000000);
! 0ec7 expect 81
SDR 192 TDI (00000000000000000ffd75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f45fc000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f45fc000000000000000000000);
! 0ec8 expect e0
SDR 192 TDI (00000000000000000ffd75f4754000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4754000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4754000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4754000000000000000000000);
! 0ec9 expect 03
SDR 192 TDI (00000000000000000ffd75f475c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f475c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f475c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f475c000000000000000000000);
! 0eca expect 18
SDR 192 TDI (00000000000000000ffd75f4774000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4774000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4774000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4774000000000000000000000);
! 0ecb expect 07
SDR 192 TDI (00000000000000000ffd75f477c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f477c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f477c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f477c000000000000000000000);
! 0ecc expect 06
SDR 192 TDI (00000000000000000ffd75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f47d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f47d4000000000000000000000);
! 0ecd expect de
SDR 192 TDI (00000000000000000ffd75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f47dc000000000000000000000) TDO(0000000000000000000000000000000015400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f47dc000000000000000000000);
! 0ece expect 16
SDR 192 TDI (00000000000000000ffd75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f47f4000000000000000000000);
! 0ecf expect c3
SDR 192 TDI (00000000000000000ffd75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f47fc000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f47fc000000000000000000000);
! 0ed0 expect 44
SDR 192 TDI (00000000000000000ffd75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4d54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4d54000000000000000000000);
! 0ed1 expect 99
SDR 192 TDI (00000000000000000ffd75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4d5c000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4d5c000000000000000000000);
! 0ed2 expect 06
SDR 192 TDI (00000000000000000ffd75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4d74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4d74000000000000000000000);
! 0ed3 expect 36
SDR 192 TDI (00000000000000000ffd75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4d7c000000000000000000000);
! 0ed4 expect e0
SDR 192 TDI (00000000000000000ffd75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4dd4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4dd4000000000000000000000);
! 0ed5 expect 2e
SDR 192 TDI (00000000000000000ffd75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4ddc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4ddc000000000000000000000);
! 0ed6 expect 21
SDR 192 TDI (00000000000000000ffd75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4df4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4df4000000000000000000000);
! 0ed7 expect c7
SDR 192 TDI (00000000000000000ffd75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4dfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4dfc000000000000000000000);
! 0ed8 expect a0
SDR 192 TDI (00000000000000000ffd75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4f54000000000000000000000);
! 0ed9 expect 68
SDR 192 TDI (00000000000000000ffd75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4f5c000000000000000000000);
! 0eda expect ea
SDR 192 TDI (00000000000000000ffd75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4f74000000000000000000000) TDO(0000000000000000000000000000000004400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4f74000000000000000000000);
! 0edb expect 0e
SDR 192 TDI (00000000000000000ffd75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4f7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4f7c000000000000000000000);
! 0edc expect 36
SDR 192 TDI (00000000000000000ffd75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4fd4000000000000000000000);
! 0edd expect f6
SDR 192 TDI (00000000000000000ffd75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4fdc000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4fdc000000000000000000000);
! 0ede expect 2e
SDR 192 TDI (00000000000000000ffd75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4ff4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4ff4000000000000000000000);
! 0edf expect 20
SDR 192 TDI (00000000000000000ffd75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d75f4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75f4ffc000000000000000000000);
! 0ee0 expect 46
SDR 192 TDI (00000000000000000ffd75fc554000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc554000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc554000000000000000000000);
! 0ee1 expect 54
SDR 192 TDI (00000000000000000ffd75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc55c000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc55c000000000000000000000);
! 0ee2 expect 07
SDR 192 TDI (00000000000000000ffd75fc574000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc574000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc574000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc574000000000000000000000);
! 0ee3 expect 36
SDR 192 TDI (00000000000000000ffd75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc57c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc57c000000000000000000000);
! 0ee4 expect e0
SDR 192 TDI (00000000000000000ffd75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc5d4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc5d4000000000000000000000);
! 0ee5 expect 2e
SDR 192 TDI (00000000000000000ffd75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc5dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc5dc000000000000000000000);
! 0ee6 expect 21
SDR 192 TDI (00000000000000000ffd75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc5f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc5f4000000000000000000000);
! 0ee7 expect 46
SDR 192 TDI (00000000000000000ffd75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc5fc000000000000000000000);
! 0ee8 expect 54
SDR 192 TDI (00000000000000000ffd75fc754000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc754000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc754000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc754000000000000000000000);
! 0ee9 expect 07
SDR 192 TDI (00000000000000000ffd75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc75c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc75c000000000000000000000);
! 0eea expect 46
SDR 192 TDI (00000000000000000ffd75fc774000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc774000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc774000000000000000000000);
! 0eeb expect 64
SDR 192 TDI (00000000000000000ffd75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc77c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc77c000000000000000000000);
! 0eec expect 07
SDR 192 TDI (00000000000000000ffd75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc7d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc7d4000000000000000000000);
! 0eed expect 44
SDR 192 TDI (00000000000000000ffd75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc7dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc7dc000000000000000000000);
! 0eee expect d6
SDR 192 TDI (00000000000000000ffd75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc7f4000000000000000000000) TDO(0000000000000000000000000000000011400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc7f4000000000000000000000);
! 0eef expect 0d
SDR 192 TDI (00000000000000000ffd75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fc7fc000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fc7fc000000000000000000000);
! 0ef0 expect 06
SDR 192 TDI (00000000000000000ffd75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcd54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcd54000000000000000000000);
! 0ef1 expect c4
SDR 192 TDI (00000000000000000ffd75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcd5c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcd5c000000000000000000000);
! 0ef2 expect 16
SDR 192 TDI (00000000000000000ffd75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcd74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcd74000000000000000000000);
! 0ef3 expect da
SDR 192 TDI (00000000000000000ffd75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcd7c000000000000000000000) TDO(0000000000000000000000000000000014400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcd7c000000000000000000000);
! 0ef4 expect 44
SDR 192 TDI (00000000000000000ffd75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcdd4000000000000000000000);
! 0ef5 expect 99
SDR 192 TDI (00000000000000000ffd75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcddc000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcddc000000000000000000000);
! 0ef6 expect 06
SDR 192 TDI (00000000000000000ffd75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcdf4000000000000000000000);
! 0ef7 expect 06
SDR 192 TDI (00000000000000000ffd75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcdfc000000000000000000000);
! 0ef8 expect c6
SDR 192 TDI (00000000000000000ffd75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcf54000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcf54000000000000000000000);
! 0ef9 expect 16
SDR 192 TDI (00000000000000000ffd75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcf5c000000000000000000000);
! 0efa expect d8
SDR 192 TDI (00000000000000000ffd75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcf74000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcf74000000000000000000000);
! 0efb expect 44
SDR 192 TDI (00000000000000000ffd75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcf7c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcf7c000000000000000000000);
! 0efc expect 99
SDR 192 TDI (00000000000000000ffd75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcfd4000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcfd4000000000000000000000);
! 0efd expect 06
SDR 192 TDI (00000000000000000ffd75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcfdc000000000000000000000);
! 0efe expect 06
SDR 192 TDI (00000000000000000ffd75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcff4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcff4000000000000000000000);
! 0eff expect c9
SDR 192 TDI (00000000000000000ffd75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077d75fcffc000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd75fcffc000000000000000000000);
! 0f00 expect 16
SDR 192 TDI (00000000000000000fff7554554000000000000000000000);
SDR 192 TDI (0000000000000000077f7554554000000000000000000000);
SDR 192 TDI (0000000000000000077f7554554000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554554000000000000000000000);
! 0f01 expect ce
SDR 192 TDI (00000000000000000fff755455c000000000000000000000);
SDR 192 TDI (0000000000000000077f755455c000000000000000000000);
SDR 192 TDI (0000000000000000077f755455c000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755455c000000000000000000000);
! 0f02 expect 36
SDR 192 TDI (00000000000000000fff7554574000000000000000000000);
SDR 192 TDI (0000000000000000077f7554574000000000000000000000);
SDR 192 TDI (0000000000000000077f7554574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554574000000000000000000000);
! 0f03 expect 90
SDR 192 TDI (00000000000000000fff755457c000000000000000000000);
SDR 192 TDI (0000000000000000077f755457c000000000000000000000);
SDR 192 TDI (0000000000000000077f755457c000000000000000000000) TDO(000000000000000000000000000000001000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755457c000000000000000000000);
! 0f04 expect 2e
SDR 192 TDI (00000000000000000fff75545d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75545d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75545d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75545d4000000000000000000000);
! 0f05 expect 20
SDR 192 TDI (00000000000000000fff75545dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75545dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75545dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75545dc000000000000000000000);
! 0f06 expect 3e
SDR 192 TDI (00000000000000000fff75545f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75545f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75545f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75545f4000000000000000000000);
! 0f07 expect 00
SDR 192 TDI (00000000000000000fff75545fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75545fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75545fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75545fc000000000000000000000);
! 0f08 expect 44
SDR 192 TDI (00000000000000000fff7554754000000000000000000000);
SDR 192 TDI (0000000000000000077f7554754000000000000000000000);
SDR 192 TDI (0000000000000000077f7554754000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554754000000000000000000000);
! 0f09 expect 99
SDR 192 TDI (00000000000000000fff755475c000000000000000000000);
SDR 192 TDI (0000000000000000077f755475c000000000000000000000);
SDR 192 TDI (0000000000000000077f755475c000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755475c000000000000000000000);
! 0f0a expect 06
SDR 192 TDI (00000000000000000fff7554774000000000000000000000);
SDR 192 TDI (0000000000000000077f7554774000000000000000000000);
SDR 192 TDI (0000000000000000077f7554774000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554774000000000000000000000);
! 0f0b expect 1e
SDR 192 TDI (00000000000000000fff755477c000000000000000000000);
SDR 192 TDI (0000000000000000077f755477c000000000000000000000);
SDR 192 TDI (0000000000000000077f755477c000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755477c000000000000000000000);
! 0f0c expect 21
SDR 192 TDI (00000000000000000fff75547d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75547d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75547d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75547d4000000000000000000000);
! 0f0d expect 26
SDR 192 TDI (00000000000000000fff75547dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75547dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75547dc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75547dc000000000000000000000);
! 0f0e expect 00
SDR 192 TDI (00000000000000000fff75547f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75547f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75547f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75547f4000000000000000000000);
! 0f0f expect 46
SDR 192 TDI (00000000000000000fff75547fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75547fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75547fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75547fc000000000000000000000);
! 0f10 expect 35
SDR 192 TDI (00000000000000000fff7554d54000000000000000000000);
SDR 192 TDI (0000000000000000077f7554d54000000000000000000000);
SDR 192 TDI (0000000000000000077f7554d54000000000000000000000) TDO(000000000000000000000000000000001110000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554d54000000000000000000000);
! 0f11 expect 0f
SDR 192 TDI (00000000000000000fff7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000077f7554d5c000000000000000000000);
SDR 192 TDI (0000000000000000077f7554d5c000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554d5c000000000000000000000);
! 0f12 expect 46
SDR 192 TDI (00000000000000000fff7554d74000000000000000000000);
SDR 192 TDI (0000000000000000077f7554d74000000000000000000000);
SDR 192 TDI (0000000000000000077f7554d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554d74000000000000000000000);
! 0f13 expect c8
SDR 192 TDI (00000000000000000fff7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000077f7554d7c000000000000000000000);
SDR 192 TDI (0000000000000000077f7554d7c000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554d7c000000000000000000000);
! 0f14 expect 16
SDR 192 TDI (00000000000000000fff7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000077f7554dd4000000000000000000000);
SDR 192 TDI (0000000000000000077f7554dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554dd4000000000000000000000);
! 0f15 expect cf
SDR 192 TDI (00000000000000000fff7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000077f7554ddc000000000000000000000);
SDR 192 TDI (0000000000000000077f7554ddc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554ddc000000000000000000000);
! 0f16 expect 46
SDR 192 TDI (00000000000000000fff7554df4000000000000000000000);
SDR 192 TDI (0000000000000000077f7554df4000000000000000000000);
SDR 192 TDI (0000000000000000077f7554df4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554df4000000000000000000000);
! 0f17 expect 02
SDR 192 TDI (00000000000000000fff7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000077f7554dfc000000000000000000000);
SDR 192 TDI (0000000000000000077f7554dfc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554dfc000000000000000000000);
! 0f18 expect 07
SDR 192 TDI (00000000000000000fff7554f54000000000000000000000);
SDR 192 TDI (0000000000000000077f7554f54000000000000000000000);
SDR 192 TDI (0000000000000000077f7554f54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554f54000000000000000000000);
! 0f19 expect 46
SDR 192 TDI (00000000000000000fff7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000077f7554f5c000000000000000000000);
SDR 192 TDI (0000000000000000077f7554f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554f5c000000000000000000000);
! 0f1a expect fb
SDR 192 TDI (00000000000000000fff7554f74000000000000000000000);
SDR 192 TDI (0000000000000000077f7554f74000000000000000000000);
SDR 192 TDI (0000000000000000077f7554f74000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554f74000000000000000000000);
! 0f1b expect 06
SDR 192 TDI (00000000000000000fff7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000077f7554f7c000000000000000000000);
SDR 192 TDI (0000000000000000077f7554f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554f7c000000000000000000000);
! 0f1c expect 68
SDR 192 TDI (00000000000000000fff7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000077f7554fd4000000000000000000000);
SDR 192 TDI (0000000000000000077f7554fd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554fd4000000000000000000000);
! 0f1d expect d8
SDR 192 TDI (00000000000000000fff7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000077f7554fdc000000000000000000000);
SDR 192 TDI (0000000000000000077f7554fdc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554fdc000000000000000000000);
! 0f1e expect 16
SDR 192 TDI (00000000000000000fff7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000077f7554ff4000000000000000000000);
SDR 192 TDI (0000000000000000077f7554ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554ff4000000000000000000000);
! 0f1f expect 46
SDR 192 TDI (00000000000000000fff7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000077f7554ffc000000000000000000000);
SDR 192 TDI (0000000000000000077f7554ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7554ffc000000000000000000000);
! 0f20 expect d8
SDR 192 TDI (00000000000000000fff755c554000000000000000000000);
SDR 192 TDI (0000000000000000077f755c554000000000000000000000);
SDR 192 TDI (0000000000000000077f755c554000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c554000000000000000000000);
! 0f21 expect 16
SDR 192 TDI (00000000000000000fff755c55c000000000000000000000);
SDR 192 TDI (0000000000000000077f755c55c000000000000000000000);
SDR 192 TDI (0000000000000000077f755c55c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c55c000000000000000000000);
! 0f22 expect 36
SDR 192 TDI (00000000000000000fff755c574000000000000000000000);
SDR 192 TDI (0000000000000000077f755c574000000000000000000000);
SDR 192 TDI (0000000000000000077f755c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c574000000000000000000000);
! 0f23 expect 00
SDR 192 TDI (00000000000000000fff755c57c000000000000000000000);
SDR 192 TDI (0000000000000000077f755c57c000000000000000000000);
SDR 192 TDI (0000000000000000077f755c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c57c000000000000000000000);
! 0f24 expect 2e
SDR 192 TDI (00000000000000000fff755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077f755c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077f755c5d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c5d4000000000000000000000);
! 0f25 expect 21
SDR 192 TDI (00000000000000000fff755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077f755c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077f755c5dc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c5dc000000000000000000000);
! 0f26 expect c7
SDR 192 TDI (00000000000000000fff755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077f755c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077f755c5f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c5f4000000000000000000000);
! 0f27 expect bc
SDR 192 TDI (00000000000000000fff755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077f755c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077f755c5fc000000000000000000000) TDO(000000000000000000000000000000001500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c5fc000000000000000000000);
! 0f28 expect 68
SDR 192 TDI (00000000000000000fff755c754000000000000000000000);
SDR 192 TDI (0000000000000000077f755c754000000000000000000000);
SDR 192 TDI (0000000000000000077f755c754000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c754000000000000000000000);
! 0f29 expect 32
SDR 192 TDI (00000000000000000fff755c75c000000000000000000000);
SDR 192 TDI (0000000000000000077f755c75c000000000000000000000);
SDR 192 TDI (0000000000000000077f755c75c000000000000000000000) TDO(000000000000000000000000000000001040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c75c000000000000000000000);
! 0f2a expect 0f
SDR 192 TDI (00000000000000000fff755c774000000000000000000000);
SDR 192 TDI (0000000000000000077f755c774000000000000000000000);
SDR 192 TDI (0000000000000000077f755c774000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c774000000000000000000000);
! 0f2b expect 46
SDR 192 TDI (00000000000000000fff755c77c000000000000000000000);
SDR 192 TDI (0000000000000000077f755c77c000000000000000000000);
SDR 192 TDI (0000000000000000077f755c77c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c77c000000000000000000000);
! 0f2c expect d8
SDR 192 TDI (00000000000000000fff755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077f755c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077f755c7d4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c7d4000000000000000000000);
! 0f2d expect 16
SDR 192 TDI (00000000000000000fff755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077f755c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077f755c7dc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c7dc000000000000000000000);
! 0f2e expect 44
SDR 192 TDI (00000000000000000fff755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077f755c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077f755c7f4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c7f4000000000000000000000);
! 0f2f expect 0f
SDR 192 TDI (00000000000000000fff755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077f755c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077f755c7fc000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755c7fc000000000000000000000);
! 0f30 expect 0f
SDR 192 TDI (00000000000000000fff755cd54000000000000000000000);
SDR 192 TDI (0000000000000000077f755cd54000000000000000000000);
SDR 192 TDI (0000000000000000077f755cd54000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cd54000000000000000000000);
! 0f31 expect 00
SDR 192 TDI (00000000000000000fff755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077f755cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077f755cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cd5c000000000000000000000);
! 0f32 expect 26
SDR 192 TDI (00000000000000000fff755cd74000000000000000000000);
SDR 192 TDI (0000000000000000077f755cd74000000000000000000000);
SDR 192 TDI (0000000000000000077f755cd74000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cd74000000000000000000000);
! 0f33 expect 00
SDR 192 TDI (00000000000000000fff755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077f755cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077f755cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cd7c000000000000000000000);
! 0f34 expect 07
SDR 192 TDI (00000000000000000fff755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077f755cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077f755cdd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cdd4000000000000000000000);
! 0f35 expect 20
SDR 192 TDI (00000000000000000fff755cddc000000000000000000000);
SDR 192 TDI (0000000000000000077f755cddc000000000000000000000);
SDR 192 TDI (0000000000000000077f755cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cddc000000000000000000000);
! 0f36 expect 0b
SDR 192 TDI (00000000000000000fff755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077f755cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077f755cdf4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cdf4000000000000000000000);
! 0f37 expect 18
SDR 192 TDI (00000000000000000fff755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077f755cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077f755cdfc000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cdfc000000000000000000000);
! 0f38 expect 07
SDR 192 TDI (00000000000000000fff755cf54000000000000000000000);
SDR 192 TDI (0000000000000000077f755cf54000000000000000000000);
SDR 192 TDI (0000000000000000077f755cf54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cf54000000000000000000000);
! 0f39 expect 36
SDR 192 TDI (00000000000000000fff755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077f755cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077f755cf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cf5c000000000000000000000);
! 0f3a expect 3b
SDR 192 TDI (00000000000000000fff755cf74000000000000000000000);
SDR 192 TDI (0000000000000000077f755cf74000000000000000000000);
SDR 192 TDI (0000000000000000077f755cf74000000000000000000000) TDO(000000000000000000000000000000001450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cf74000000000000000000000);
! 0f3b expect 2e
SDR 192 TDI (00000000000000000fff755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077f755cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077f755cf7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cf7c000000000000000000000);
! 0f3c expect 22
SDR 192 TDI (00000000000000000fff755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077f755cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077f755cfd4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cfd4000000000000000000000);
! 0f3d expect 3e
SDR 192 TDI (00000000000000000fff755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077f755cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077f755cfdc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cfdc000000000000000000000);
! 0f3e expect 00
SDR 192 TDI (00000000000000000fff755cff4000000000000000000000);
SDR 192 TDI (0000000000000000077f755cff4000000000000000000000);
SDR 192 TDI (0000000000000000077f755cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cff4000000000000000000000);
! 0f3f expect 36
SDR 192 TDI (00000000000000000fff755cffc000000000000000000000);
SDR 192 TDI (0000000000000000077f755cffc000000000000000000000);
SDR 192 TDI (0000000000000000077f755cffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff755cffc000000000000000000000);
! 0f40 expect 85
SDR 192 TDI (00000000000000000fff7574554000000000000000000000);
SDR 192 TDI (0000000000000000077f7574554000000000000000000000);
SDR 192 TDI (0000000000000000077f7574554000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574554000000000000000000000);
! 0f41 expect 3e
SDR 192 TDI (00000000000000000fff757455c000000000000000000000);
SDR 192 TDI (0000000000000000077f757455c000000000000000000000);
SDR 192 TDI (0000000000000000077f757455c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757455c000000000000000000000);
! 0f42 expect 00
SDR 192 TDI (00000000000000000fff7574574000000000000000000000);
SDR 192 TDI (0000000000000000077f7574574000000000000000000000);
SDR 192 TDI (0000000000000000077f7574574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574574000000000000000000000);
! 0f43 expect 36
SDR 192 TDI (00000000000000000fff757457c000000000000000000000);
SDR 192 TDI (0000000000000000077f757457c000000000000000000000);
SDR 192 TDI (0000000000000000077f757457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757457c000000000000000000000);
! 0f44 expect f0
SDR 192 TDI (00000000000000000fff75745d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75745d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75745d4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75745d4000000000000000000000);
! 0f45 expect 2e
SDR 192 TDI (00000000000000000fff75745dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75745dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75745dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75745dc000000000000000000000);
! 0f46 expect 21
SDR 192 TDI (00000000000000000fff75745f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75745f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75745f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75745f4000000000000000000000);
! 0f47 expect 3e
SDR 192 TDI (00000000000000000fff75745fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75745fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75745fc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75745fc000000000000000000000);
! 0f48 expect 24
SDR 192 TDI (00000000000000000fff7574754000000000000000000000);
SDR 192 TDI (0000000000000000077f7574754000000000000000000000);
SDR 192 TDI (0000000000000000077f7574754000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574754000000000000000000000);
! 0f49 expect 30
SDR 192 TDI (00000000000000000fff757475c000000000000000000000);
SDR 192 TDI (0000000000000000077f757475c000000000000000000000);
SDR 192 TDI (0000000000000000077f757475c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757475c000000000000000000000);
! 0f4a expect 3e
SDR 192 TDI (00000000000000000fff7574774000000000000000000000);
SDR 192 TDI (0000000000000000077f7574774000000000000000000000);
SDR 192 TDI (0000000000000000077f7574774000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574774000000000000000000000);
! 0f4b expect 00
SDR 192 TDI (00000000000000000fff757477c000000000000000000000);
SDR 192 TDI (0000000000000000077f757477c000000000000000000000);
SDR 192 TDI (0000000000000000077f757477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757477c000000000000000000000);
! 0f4c expect 44
SDR 192 TDI (00000000000000000fff75747d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75747d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75747d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75747d4000000000000000000000);
! 0f4d expect 6f
SDR 192 TDI (00000000000000000fff75747dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75747dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75747dc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75747dc000000000000000000000);
! 0f4e expect 0f
SDR 192 TDI (00000000000000000fff75747f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75747f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75747f4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75747f4000000000000000000000);
! 0f4f expect 36
SDR 192 TDI (00000000000000000fff75747fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75747fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75747fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75747fc000000000000000000000);
! 0f50 expect f0
SDR 192 TDI (00000000000000000fff7574d54000000000000000000000);
SDR 192 TDI (0000000000000000077f7574d54000000000000000000000);
SDR 192 TDI (0000000000000000077f7574d54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574d54000000000000000000000);
! 0f51 expect 2e
SDR 192 TDI (00000000000000000fff7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000077f7574d5c000000000000000000000);
SDR 192 TDI (0000000000000000077f7574d5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574d5c000000000000000000000);
! 0f52 expect 21
SDR 192 TDI (00000000000000000fff7574d74000000000000000000000);
SDR 192 TDI (0000000000000000077f7574d74000000000000000000000);
SDR 192 TDI (0000000000000000077f7574d74000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574d74000000000000000000000);
! 0f53 expect df
SDR 192 TDI (00000000000000000fff7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000077f7574d7c000000000000000000000);
SDR 192 TDI (0000000000000000077f7574d7c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574d7c000000000000000000000);
! 0f54 expect 30
SDR 192 TDI (00000000000000000fff7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000077f7574dd4000000000000000000000);
SDR 192 TDI (0000000000000000077f7574dd4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574dd4000000000000000000000);
! 0f55 expect e7
SDR 192 TDI (00000000000000000fff7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000077f7574ddc000000000000000000000);
SDR 192 TDI (0000000000000000077f7574ddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574ddc000000000000000000000);
! 0f56 expect eb
SDR 192 TDI (00000000000000000fff7574df4000000000000000000000);
SDR 192 TDI (0000000000000000077f7574df4000000000000000000000);
SDR 192 TDI (0000000000000000077f7574df4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574df4000000000000000000000);
! 0f57 expect f4
SDR 192 TDI (00000000000000000fff7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000077f7574dfc000000000000000000000);
SDR 192 TDI (0000000000000000077f7574dfc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574dfc000000000000000000000);
! 0f58 expect cf
SDR 192 TDI (00000000000000000fff7574f54000000000000000000000);
SDR 192 TDI (0000000000000000077f7574f54000000000000000000000);
SDR 192 TDI (0000000000000000077f7574f54000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574f54000000000000000000000);
! 0f59 expect 08
SDR 192 TDI (00000000000000000fff7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000077f7574f5c000000000000000000000);
SDR 192 TDI (0000000000000000077f7574f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574f5c000000000000000000000);
! 0f5a expect 46
SDR 192 TDI (00000000000000000fff7574f74000000000000000000000);
SDR 192 TDI (0000000000000000077f7574f74000000000000000000000);
SDR 192 TDI (0000000000000000077f7574f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574f74000000000000000000000);
! 0f5b expect c6
SDR 192 TDI (00000000000000000fff7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000077f7574f7c000000000000000000000);
SDR 192 TDI (0000000000000000077f7574f7c000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574f7c000000000000000000000);
! 0f5c expect 0e
SDR 192 TDI (00000000000000000fff7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000077f7574fd4000000000000000000000);
SDR 192 TDI (0000000000000000077f7574fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574fd4000000000000000000000);
! 0f5d expect 36
SDR 192 TDI (00000000000000000fff7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000077f7574fdc000000000000000000000);
SDR 192 TDI (0000000000000000077f7574fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574fdc000000000000000000000);
! 0f5e expect f0
SDR 192 TDI (00000000000000000fff7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000077f7574ff4000000000000000000000);
SDR 192 TDI (0000000000000000077f7574ff4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574ff4000000000000000000000);
! 0f5f expect 2e
SDR 192 TDI (00000000000000000fff7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000077f7574ffc000000000000000000000);
SDR 192 TDI (0000000000000000077f7574ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff7574ffc000000000000000000000);
! 0f60 expect 21
SDR 192 TDI (00000000000000000fff757c554000000000000000000000);
SDR 192 TDI (0000000000000000077f757c554000000000000000000000);
SDR 192 TDI (0000000000000000077f757c554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c554000000000000000000000);
! 0f61 expect fb
SDR 192 TDI (00000000000000000fff757c55c000000000000000000000);
SDR 192 TDI (0000000000000000077f757c55c000000000000000000000);
SDR 192 TDI (0000000000000000077f757c55c000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c55c000000000000000000000);
! 0f62 expect 30
SDR 192 TDI (00000000000000000fff757c574000000000000000000000);
SDR 192 TDI (0000000000000000077f757c574000000000000000000000);
SDR 192 TDI (0000000000000000077f757c574000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c574000000000000000000000);
! 0f63 expect fc
SDR 192 TDI (00000000000000000fff757c57c000000000000000000000);
SDR 192 TDI (0000000000000000077f757c57c000000000000000000000);
SDR 192 TDI (0000000000000000077f757c57c000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c57c000000000000000000000);
! 0f64 expect 36
SDR 192 TDI (00000000000000000fff757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077f757c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077f757c5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c5d4000000000000000000000);
! 0f65 expect e0
SDR 192 TDI (00000000000000000fff757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077f757c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077f757c5dc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c5dc000000000000000000000);
! 0f66 expect 2e
SDR 192 TDI (00000000000000000fff757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077f757c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077f757c5f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c5f4000000000000000000000);
! 0f67 expect 21
SDR 192 TDI (00000000000000000fff757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077f757c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077f757c5fc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c5fc000000000000000000000);
! 0f68 expect c7
SDR 192 TDI (00000000000000000fff757c754000000000000000000000);
SDR 192 TDI (0000000000000000077f757c754000000000000000000000);
SDR 192 TDI (0000000000000000077f757c754000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c754000000000000000000000);
! 0f69 expect a0
SDR 192 TDI (00000000000000000fff757c75c000000000000000000000);
SDR 192 TDI (0000000000000000077f757c75c000000000000000000000);
SDR 192 TDI (0000000000000000077f757c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c75c000000000000000000000);
! 0f6a expect 68
SDR 192 TDI (00000000000000000fff757c774000000000000000000000);
SDR 192 TDI (0000000000000000077f757c774000000000000000000000);
SDR 192 TDI (0000000000000000077f757c774000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c774000000000000000000000);
! 0f6b expect c3
SDR 192 TDI (00000000000000000fff757c77c000000000000000000000);
SDR 192 TDI (0000000000000000077f757c77c000000000000000000000);
SDR 192 TDI (0000000000000000077f757c77c000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c77c000000000000000000000);
! 0f6c expect 0c
SDR 192 TDI (00000000000000000fff757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077f757c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077f757c7d4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c7d4000000000000000000000);
! 0f6d expect c0
SDR 192 TDI (00000000000000000fff757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077f757c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077f757c7dc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c7dc000000000000000000000);
! 0f6e expect c0
SDR 192 TDI (00000000000000000fff757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077f757c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077f757c7f4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c7f4000000000000000000000);
! 0f6f expect 36
SDR 192 TDI (00000000000000000fff757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077f757c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077f757c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757c7fc000000000000000000000);
! 0f70 expect f0
SDR 192 TDI (00000000000000000fff757cd54000000000000000000000);
SDR 192 TDI (0000000000000000077f757cd54000000000000000000000);
SDR 192 TDI (0000000000000000077f757cd54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cd54000000000000000000000);
! 0f71 expect 2e
SDR 192 TDI (00000000000000000fff757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077f757cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077f757cd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cd5c000000000000000000000);
! 0f72 expect 21
SDR 192 TDI (00000000000000000fff757cd74000000000000000000000);
SDR 192 TDI (0000000000000000077f757cd74000000000000000000000);
SDR 192 TDI (0000000000000000077f757cd74000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cd74000000000000000000000);
! 0f73 expect d7
SDR 192 TDI (00000000000000000fff757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077f757cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077f757cd7c000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cd7c000000000000000000000);
! 0f74 expect 30
SDR 192 TDI (00000000000000000fff757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077f757cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077f757cdd4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cdd4000000000000000000000);
! 0f75 expect f7
SDR 192 TDI (00000000000000000fff757cddc000000000000000000000);
SDR 192 TDI (0000000000000000077f757cddc000000000000000000000);
SDR 192 TDI (0000000000000000077f757cddc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cddc000000000000000000000);
! 0f76 expect ea
SDR 192 TDI (00000000000000000fff757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077f757cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077f757cdf4000000000000000000000) TDO(0000000000000000000000000000000004400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cdf4000000000000000000000);
! 0f77 expect 1e
SDR 192 TDI (00000000000000000fff757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077f757cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077f757cdfc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cdfc000000000000000000000);
! 0f78 expect 21
SDR 192 TDI (00000000000000000fff757cf54000000000000000000000);
SDR 192 TDI (0000000000000000077f757cf54000000000000000000000);
SDR 192 TDI (0000000000000000077f757cf54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cf54000000000000000000000);
! 0f79 expect 26
SDR 192 TDI (00000000000000000fff757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077f757cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077f757cf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cf5c000000000000000000000);
! 0f7a expect 00
SDR 192 TDI (00000000000000000fff757cf74000000000000000000000);
SDR 192 TDI (0000000000000000077f757cf74000000000000000000000);
SDR 192 TDI (0000000000000000077f757cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cf74000000000000000000000);
! 0f7b expect 46
SDR 192 TDI (00000000000000000fff757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077f757cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077f757cf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cf7c000000000000000000000);
! 0f7c expect 27
SDR 192 TDI (00000000000000000fff757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077f757cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077f757cfd4000000000000000000000) TDO(000000000000000000000000000000000150000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cfd4000000000000000000000);
! 0f7d expect 0e
SDR 192 TDI (00000000000000000fff757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077f757cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077f757cfdc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cfdc000000000000000000000);
! 0f7e expect 36
SDR 192 TDI (00000000000000000fff757cff4000000000000000000000);
SDR 192 TDI (0000000000000000077f757cff4000000000000000000000);
SDR 192 TDI (0000000000000000077f757cff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cff4000000000000000000000);
! 0f7f expect 00
SDR 192 TDI (00000000000000000fff757cffc000000000000000000000);
SDR 192 TDI (0000000000000000077f757cffc000000000000000000000);
SDR 192 TDI (0000000000000000077f757cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff757cffc000000000000000000000);
! 0f80 expect 2e
SDR 192 TDI (00000000000000000fff75d4554000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4554000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4554000000000000000000000);
! 0f81 expect 21
SDR 192 TDI (00000000000000000fff75d455c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d455c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d455c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d455c000000000000000000000);
! 0f82 expect c7
SDR 192 TDI (00000000000000000fff75d4574000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4574000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4574000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4574000000000000000000000);
! 0f83 expect a0
SDR 192 TDI (00000000000000000fff75d457c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d457c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d457c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d457c000000000000000000000);
! 0f84 expect 68
SDR 192 TDI (00000000000000000fff75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d45d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d45d4000000000000000000000);
! 0f85 expect c3
SDR 192 TDI (00000000000000000fff75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d45dc000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d45dc000000000000000000000);
! 0f86 expect 0c
SDR 192 TDI (00000000000000000fff75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d45f4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d45f4000000000000000000000);
! 0f87 expect 46
SDR 192 TDI (00000000000000000fff75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d45fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d45fc000000000000000000000);
! 0f88 expect 03
SDR 192 TDI (00000000000000000fff75d4754000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4754000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4754000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4754000000000000000000000);
! 0f89 expect 06
SDR 192 TDI (00000000000000000fff75d475c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d475c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d475c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d475c000000000000000000000);
! 0f8a expect 36
SDR 192 TDI (00000000000000000fff75d4774000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4774000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4774000000000000000000000);
! 0f8b expect 83
SDR 192 TDI (00000000000000000fff75d477c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d477c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d477c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d477c000000000000000000000);
! 0f8c expect 2e
SDR 192 TDI (00000000000000000fff75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d47d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d47d4000000000000000000000);
! 0f8d expect 21
SDR 192 TDI (00000000000000000fff75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d47dc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d47dc000000000000000000000);
! 0f8e expect c7
SDR 192 TDI (00000000000000000fff75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d47f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d47f4000000000000000000000);
! 0f8f expect 3c
SDR 192 TDI (00000000000000000fff75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d47fc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d47fc000000000000000000000);
! 0f90 expect 01
SDR 192 TDI (00000000000000000fff75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4d54000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4d54000000000000000000000);
! 0f91 expect 68
SDR 192 TDI (00000000000000000fff75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4d5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4d5c000000000000000000000);
! 0f92 expect 4f
SDR 192 TDI (00000000000000000fff75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4d74000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4d74000000000000000000000);
! 0f93 expect 0f
SDR 192 TDI (00000000000000000fff75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4d7c000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4d7c000000000000000000000);
! 0f94 expect 3c
SDR 192 TDI (00000000000000000fff75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4dd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4dd4000000000000000000000);
! 0f95 expect 02
SDR 192 TDI (00000000000000000fff75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4ddc000000000000000000000);
! 0f96 expect 68
SDR 192 TDI (00000000000000000fff75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4df4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4df4000000000000000000000);
! 0f97 expect 18
SDR 192 TDI (00000000000000000fff75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4dfc000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4dfc000000000000000000000);
! 0f98 expect 12
SDR 192 TDI (00000000000000000fff75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4f54000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4f54000000000000000000000);
! 0f99 expect 3c
SDR 192 TDI (00000000000000000fff75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4f5c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4f5c000000000000000000000);
! 0f9a expect 03
SDR 192 TDI (00000000000000000fff75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4f74000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4f74000000000000000000000);
! 0f9b expect 68
SDR 192 TDI (00000000000000000fff75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4f7c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4f7c000000000000000000000);
! 0f9c expect 1a
SDR 192 TDI (00000000000000000fff75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4fd4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4fd4000000000000000000000);
! 0f9d expect 11
SDR 192 TDI (00000000000000000fff75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4fdc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4fdc000000000000000000000);
! 0f9e expect 3c
SDR 192 TDI (00000000000000000fff75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4ff4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4ff4000000000000000000000);
! 0f9f expect 04
SDR 192 TDI (00000000000000000fff75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077f75d4ffc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75d4ffc000000000000000000000);
! 0fa0 expect 68
SDR 192 TDI (00000000000000000fff75dc554000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc554000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc554000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc554000000000000000000000);
! 0fa1 expect 7d
SDR 192 TDI (00000000000000000fff75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc55c000000000000000000000) TDO(000000000000000000000000000000001510000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc55c000000000000000000000);
! 0fa2 expect 11
SDR 192 TDI (00000000000000000fff75dc574000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc574000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc574000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc574000000000000000000000);
! 0fa3 expect 3c
SDR 192 TDI (00000000000000000fff75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc57c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc57c000000000000000000000);
! 0fa4 expect 05
SDR 192 TDI (00000000000000000fff75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc5d4000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc5d4000000000000000000000);
! 0fa5 expect 68
SDR 192 TDI (00000000000000000fff75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc5dc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc5dc000000000000000000000);
! 0fa6 expect e6
SDR 192 TDI (00000000000000000fff75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc5f4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc5f4000000000000000000000);
! 0fa7 expect 0f
SDR 192 TDI (00000000000000000fff75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc5fc000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc5fc000000000000000000000);
! 0fa8 expect 3c
SDR 192 TDI (00000000000000000fff75dc754000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc754000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc754000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc754000000000000000000000);
! 0fa9 expect 06
SDR 192 TDI (00000000000000000fff75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc75c000000000000000000000);
! 0faa expect 68
SDR 192 TDI (00000000000000000fff75dc774000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc774000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc774000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc774000000000000000000000);
! 0fab expect f6
SDR 192 TDI (00000000000000000fff75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc77c000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc77c000000000000000000000);
! 0fac expect 12
SDR 192 TDI (00000000000000000fff75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc7d4000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc7d4000000000000000000000);
! 0fad expect 3c
SDR 192 TDI (00000000000000000fff75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc7dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc7dc000000000000000000000);
! 0fae expect 07
SDR 192 TDI (00000000000000000fff75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc7f4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc7f4000000000000000000000);
! 0faf expect 68
SDR 192 TDI (00000000000000000fff75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dc7fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dc7fc000000000000000000000);
! 0fb0 expect 75
SDR 192 TDI (00000000000000000fff75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcd54000000000000000000000) TDO(000000000000000000000000000000001110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcd54000000000000000000000);
! 0fb1 expect 13
SDR 192 TDI (00000000000000000fff75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcd5c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcd5c000000000000000000000);
! 0fb2 expect 3c
SDR 192 TDI (00000000000000000fff75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcd74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcd74000000000000000000000);
! 0fb3 expect 08
SDR 192 TDI (00000000000000000fff75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcd7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcd7c000000000000000000000);
! 0fb4 expect 68
SDR 192 TDI (00000000000000000fff75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcdd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcdd4000000000000000000000);
! 0fb5 expect fa
SDR 192 TDI (00000000000000000fff75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcddc000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcddc000000000000000000000);
! 0fb6 expect 19
SDR 192 TDI (00000000000000000fff75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcdf4000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcdf4000000000000000000000);
! 0fb7 expect 3c
SDR 192 TDI (00000000000000000fff75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcdfc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcdfc000000000000000000000);
! 0fb8 expect 09
SDR 192 TDI (00000000000000000fff75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcf54000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcf54000000000000000000000);
! 0fb9 expect 68
SDR 192 TDI (00000000000000000fff75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcf5c000000000000000000000);
! 0fba expect 9f
SDR 192 TDI (00000000000000000fff75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcf74000000000000000000000) TDO(000000000000000000000000000000001550000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcf74000000000000000000000);
! 0fbb expect 12
SDR 192 TDI (00000000000000000fff75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcf7c000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcf7c000000000000000000000);
! 0fbc expect 3c
SDR 192 TDI (00000000000000000fff75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcfd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcfd4000000000000000000000);
! 0fbd expect 0a
SDR 192 TDI (00000000000000000fff75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcfdc000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcfdc000000000000000000000);
! 0fbe expect 68
SDR 192 TDI (00000000000000000fff75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcff4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcff4000000000000000000000);
! 0fbf expect c5
SDR 192 TDI (00000000000000000fff75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077f75dcffc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75dcffc000000000000000000000);
! 0fc0 expect 12
SDR 192 TDI (00000000000000000fff75f4554000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4554000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4554000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4554000000000000000000000);
! 0fc1 expect 3c
SDR 192 TDI (00000000000000000fff75f455c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f455c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f455c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f455c000000000000000000000);
! 0fc2 expect 0b
SDR 192 TDI (00000000000000000fff75f4574000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4574000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4574000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4574000000000000000000000);
! 0fc3 expect 68
SDR 192 TDI (00000000000000000fff75f457c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f457c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f457c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f457c000000000000000000000);
! 0fc4 expect a2
SDR 192 TDI (00000000000000000fff75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f45d4000000000000000000000) TDO(000000000000000000000000000000000040000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f45d4000000000000000000000);
! 0fc5 expect 1d
SDR 192 TDI (00000000000000000fff75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f45dc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f45dc000000000000000000000);
! 0fc6 expect 3c
SDR 192 TDI (00000000000000000fff75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f45f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f45f4000000000000000000000);
! 0fc7 expect 0c
SDR 192 TDI (00000000000000000fff75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f45fc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f45fc000000000000000000000);
! 0fc8 expect 68
SDR 192 TDI (00000000000000000fff75f4754000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4754000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4754000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4754000000000000000000000);
! 0fc9 expect c3
SDR 192 TDI (00000000000000000fff75f475c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f475c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f475c000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f475c000000000000000000000);
! 0fca expect 0c
SDR 192 TDI (00000000000000000fff75f4774000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4774000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4774000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4774000000000000000000000);
! 0fcb expect 3c
SDR 192 TDI (00000000000000000fff75f477c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f477c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f477c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f477c000000000000000000000);
! 0fcc expect 0d
SDR 192 TDI (00000000000000000fff75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f47d4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f47d4000000000000000000000);
! 0fcd expect 68
SDR 192 TDI (00000000000000000fff75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f47dc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f47dc000000000000000000000);
! 0fce expect 0c
SDR 192 TDI (00000000000000000fff75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f47f4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f47f4000000000000000000000);
! 0fcf expect 11
SDR 192 TDI (00000000000000000fff75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f47fc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f47fc000000000000000000000);
! 0fd0 expect 3c
SDR 192 TDI (00000000000000000fff75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4d54000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4d54000000000000000000000);
! 0fd1 expect 0e
SDR 192 TDI (00000000000000000fff75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4d5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4d5c000000000000000000000);
! 0fd2 expect 48
SDR 192 TDI (00000000000000000fff75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4d74000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4d74000000000000000000000);
! 0fd3 expect 79
SDR 192 TDI (00000000000000000fff75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4d7c000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4d7c000000000000000000000);
! 0fd4 expect 0d
SDR 192 TDI (00000000000000000fff75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4dd4000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4dd4000000000000000000000);
! 0fd5 expect 46
SDR 192 TDI (00000000000000000fff75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4ddc000000000000000000000);
! 0fd6 expect 18
SDR 192 TDI (00000000000000000fff75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4df4000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4df4000000000000000000000);
! 0fd7 expect 1d
SDR 192 TDI (00000000000000000fff75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4dfc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4dfc000000000000000000000);
! 0fd8 expect 36
SDR 192 TDI (00000000000000000fff75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4f54000000000000000000000);
! 0fd9 expect 86
SDR 192 TDI (00000000000000000fff75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4f5c000000000000000000000);
! 0fda expect 2e
SDR 192 TDI (00000000000000000fff75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4f74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4f74000000000000000000000);
! 0fdb expect 21
SDR 192 TDI (00000000000000000fff75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4f7c000000000000000000000);
! 0fdc expect cf
SDR 192 TDI (00000000000000000fff75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4fd4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4fd4000000000000000000000);
! 0fdd expect 36
SDR 192 TDI (00000000000000000fff75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4fdc000000000000000000000);
! 0fde expect 82
SDR 192 TDI (00000000000000000fff75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4ff4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4ff4000000000000000000000);
! 0fdf expect f9
SDR 192 TDI (00000000000000000fff75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077f75f4ffc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75f4ffc000000000000000000000);
! 0fe0 expect 46
SDR 192 TDI (00000000000000000fff75fc554000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc554000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc554000000000000000000000);
! 0fe1 expect ad
SDR 192 TDI (00000000000000000fff75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc55c000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc55c000000000000000000000);
! 0fe2 expect 0c
SDR 192 TDI (00000000000000000fff75fc574000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc574000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc574000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc574000000000000000000000);
! 0fe3 expect 44
SDR 192 TDI (00000000000000000fff75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc57c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc57c000000000000000000000);
! 0fe4 expect 23
SDR 192 TDI (00000000000000000fff75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc5d4000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc5d4000000000000000000000);
! 0fe5 expect 11
SDR 192 TDI (00000000000000000fff75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc5dc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc5dc000000000000000000000);
! 0fe6 expect 36
SDR 192 TDI (00000000000000000fff75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc5f4000000000000000000000);
! 0fe7 expect 82
SDR 192 TDI (00000000000000000fff75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc5fc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc5fc000000000000000000000);
! 0fe8 expect 2e
SDR 192 TDI (00000000000000000fff75fc754000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc754000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc754000000000000000000000);
! 0fe9 expect 21
SDR 192 TDI (00000000000000000fff75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc75c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc75c000000000000000000000);
! 0fea expect c7
SDR 192 TDI (00000000000000000fff75fc774000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc774000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc774000000000000000000000);
! 0feb expect 36
SDR 192 TDI (00000000000000000fff75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc77c000000000000000000000);
! 0fec expect 00
SDR 192 TDI (00000000000000000fff75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc7d4000000000000000000000);
! 0fed expect bf
SDR 192 TDI (00000000000000000fff75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc7dc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc7dc000000000000000000000);
! 0fee expect 70
SDR 192 TDI (00000000000000000fff75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc7f4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc7f4000000000000000000000);
! 0fef expect f7
SDR 192 TDI (00000000000000000fff75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fc7fc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fc7fc000000000000000000000);
! 0ff0 expect 0f
SDR 192 TDI (00000000000000000fff75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcd54000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcd54000000000000000000000);
! 0ff1 expect 46
SDR 192 TDI (00000000000000000fff75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcd5c000000000000000000000);
! 0ff2 expect 64
SDR 192 TDI (00000000000000000fff75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcd74000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcd74000000000000000000000);
! 0ff3 expect 07
SDR 192 TDI (00000000000000000fff75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcd7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcd7c000000000000000000000);
! 0ff4 expect 44
SDR 192 TDI (00000000000000000fff75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcdd4000000000000000000000);
! 0ff5 expect 4f
SDR 192 TDI (00000000000000000fff75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcddc000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcddc000000000000000000000);
! 0ff6 expect 0f
SDR 192 TDI (00000000000000000fff75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcdf4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcdf4000000000000000000000);
! 0ff7 expect 46
SDR 192 TDI (00000000000000000fff75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcdfc000000000000000000000);
! 0ff8 expect b0
SDR 192 TDI (00000000000000000fff75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcf54000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcf54000000000000000000000);
! 0ff9 expect 06
SDR 192 TDI (00000000000000000fff75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcf5c000000000000000000000);
! 0ffa expect 36
SDR 192 TDI (00000000000000000fff75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcf74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcf74000000000000000000000);
! 0ffb expect 82
SDR 192 TDI (00000000000000000fff75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcf7c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcf7c000000000000000000000);
! 0ffc expect 2e
SDR 192 TDI (00000000000000000fff75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcfd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcfd4000000000000000000000);
! 0ffd expect 21
SDR 192 TDI (00000000000000000fff75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcfdc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcfdc000000000000000000000);
! 0ffe expect cf
SDR 192 TDI (00000000000000000fff75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcff4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcff4000000000000000000000);
! 0fff expect 08
SDR 192 TDI (00000000000000000fff75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077f75fcffc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fff75fcffc000000000000000000000);
! 1000 expect 36
SDR 192 TDI (00000000000000000dd57754554000000000000000000000);
SDR 192 TDI (000000000000000005557754554000000000000000000000);
SDR 192 TDI (000000000000000005557754554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754554000000000000000000000);
! 1001 expect 83
SDR 192 TDI (00000000000000000dd5775455c000000000000000000000);
SDR 192 TDI (00000000000000000555775455c000000000000000000000);
SDR 192 TDI (00000000000000000555775455c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775455c000000000000000000000);
! 1002 expect f9
SDR 192 TDI (00000000000000000dd57754574000000000000000000000);
SDR 192 TDI (000000000000000005557754574000000000000000000000);
SDR 192 TDI (000000000000000005557754574000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754574000000000000000000000);
! 1003 expect 36
SDR 192 TDI (00000000000000000dd5775457c000000000000000000000);
SDR 192 TDI (00000000000000000555775457c000000000000000000000);
SDR 192 TDI (00000000000000000555775457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775457c000000000000000000000);
! 1004 expect 83
SDR 192 TDI (00000000000000000dd577545d4000000000000000000000);
SDR 192 TDI (0000000000000000055577545d4000000000000000000000);
SDR 192 TDI (0000000000000000055577545d4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577545d4000000000000000000000);
! 1005 expect 46
SDR 192 TDI (00000000000000000dd577545dc000000000000000000000);
SDR 192 TDI (0000000000000000055577545dc000000000000000000000);
SDR 192 TDI (0000000000000000055577545dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577545dc000000000000000000000);
! 1006 expect a3
SDR 192 TDI (00000000000000000dd577545f4000000000000000000000);
SDR 192 TDI (0000000000000000055577545f4000000000000000000000);
SDR 192 TDI (0000000000000000055577545f4000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577545f4000000000000000000000);
! 1007 expect 06
SDR 192 TDI (00000000000000000dd577545fc000000000000000000000);
SDR 192 TDI (0000000000000000055577545fc000000000000000000000);
SDR 192 TDI (0000000000000000055577545fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577545fc000000000000000000000);
! 1008 expect 3c
SDR 192 TDI (00000000000000000dd57754754000000000000000000000);
SDR 192 TDI (000000000000000005557754754000000000000000000000);
SDR 192 TDI (000000000000000005557754754000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754754000000000000000000000);
! 1009 expect a7
SDR 192 TDI (00000000000000000dd5775475c000000000000000000000);
SDR 192 TDI (00000000000000000555775475c000000000000000000000);
SDR 192 TDI (00000000000000000555775475c000000000000000000000) TDO(000000000000000000000000000000000150000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775475c000000000000000000000);
! 100a expect 68
SDR 192 TDI (00000000000000000dd57754774000000000000000000000);
SDR 192 TDI (000000000000000005557754774000000000000000000000);
SDR 192 TDI (000000000000000005557754774000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754774000000000000000000000);
! 100b expect 84
SDR 192 TDI (00000000000000000dd5775477c000000000000000000000);
SDR 192 TDI (00000000000000000555775477c000000000000000000000);
SDR 192 TDI (00000000000000000555775477c000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775477c000000000000000000000);
! 100c expect 10
SDR 192 TDI (00000000000000000dd577547d4000000000000000000000);
SDR 192 TDI (0000000000000000055577547d4000000000000000000000);
SDR 192 TDI (0000000000000000055577547d4000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577547d4000000000000000000000);
! 100d expect 3c
SDR 192 TDI (00000000000000000dd577547dc000000000000000000000);
SDR 192 TDI (0000000000000000055577547dc000000000000000000000);
SDR 192 TDI (0000000000000000055577547dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577547dc000000000000000000000);
! 100e expect a2
SDR 192 TDI (00000000000000000dd577547f4000000000000000000000);
SDR 192 TDI (0000000000000000055577547f4000000000000000000000);
SDR 192 TDI (0000000000000000055577547f4000000000000000000000) TDO(000000000000000000000000000000000040000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577547f4000000000000000000000);
! 100f expect 68
SDR 192 TDI (00000000000000000dd577547fc000000000000000000000);
SDR 192 TDI (0000000000000000055577547fc000000000000000000000);
SDR 192 TDI (0000000000000000055577547fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577547fc000000000000000000000);
! 1010 expect 84
SDR 192 TDI (00000000000000000dd57754d54000000000000000000000);
SDR 192 TDI (000000000000000005557754d54000000000000000000000);
SDR 192 TDI (000000000000000005557754d54000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754d54000000000000000000000);
! 1011 expect 10
SDR 192 TDI (00000000000000000dd57754d5c000000000000000000000);
SDR 192 TDI (000000000000000005557754d5c000000000000000000000);
SDR 192 TDI (000000000000000005557754d5c000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754d5c000000000000000000000);
! 1012 expect 3c
SDR 192 TDI (00000000000000000dd57754d74000000000000000000000);
SDR 192 TDI (000000000000000005557754d74000000000000000000000);
SDR 192 TDI (000000000000000005557754d74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754d74000000000000000000000);
! 1013 expect ac
SDR 192 TDI (00000000000000000dd57754d7c000000000000000000000);
SDR 192 TDI (000000000000000005557754d7c000000000000000000000);
SDR 192 TDI (000000000000000005557754d7c000000000000000000000) TDO(000000000000000000000000000000000500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754d7c000000000000000000000);
! 1014 expect 68
SDR 192 TDI (00000000000000000dd57754dd4000000000000000000000);
SDR 192 TDI (000000000000000005557754dd4000000000000000000000);
SDR 192 TDI (000000000000000005557754dd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754dd4000000000000000000000);
! 1015 expect 24
SDR 192 TDI (00000000000000000dd57754ddc000000000000000000000);
SDR 192 TDI (000000000000000005557754ddc000000000000000000000);
SDR 192 TDI (000000000000000005557754ddc000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754ddc000000000000000000000);
! 1016 expect 10
SDR 192 TDI (00000000000000000dd57754df4000000000000000000000);
SDR 192 TDI (000000000000000005557754df4000000000000000000000);
SDR 192 TDI (000000000000000005557754df4000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754df4000000000000000000000);
! 1017 expect 3c
SDR 192 TDI (00000000000000000dd57754dfc000000000000000000000);
SDR 192 TDI (000000000000000005557754dfc000000000000000000000);
SDR 192 TDI (000000000000000005557754dfc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754dfc000000000000000000000);
! 1018 expect bb
SDR 192 TDI (00000000000000000dd57754f54000000000000000000000);
SDR 192 TDI (000000000000000005557754f54000000000000000000000);
SDR 192 TDI (000000000000000005557754f54000000000000000000000) TDO(000000000000000000000000000000001450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754f54000000000000000000000);
! 1019 expect 68
SDR 192 TDI (00000000000000000dd57754f5c000000000000000000000);
SDR 192 TDI (000000000000000005557754f5c000000000000000000000);
SDR 192 TDI (000000000000000005557754f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754f5c000000000000000000000);
! 101a expect 24
SDR 192 TDI (00000000000000000dd57754f74000000000000000000000);
SDR 192 TDI (000000000000000005557754f74000000000000000000000);
SDR 192 TDI (000000000000000005557754f74000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754f74000000000000000000000);
! 101b expect 10
SDR 192 TDI (00000000000000000dd57754f7c000000000000000000000);
SDR 192 TDI (000000000000000005557754f7c000000000000000000000);
SDR 192 TDI (000000000000000005557754f7c000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754f7c000000000000000000000);
! 101c expect 36
SDR 192 TDI (00000000000000000dd57754fd4000000000000000000000);
SDR 192 TDI (000000000000000005557754fd4000000000000000000000);
SDR 192 TDI (000000000000000005557754fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754fd4000000000000000000000);
! 101d expect 83
SDR 192 TDI (00000000000000000dd57754fdc000000000000000000000);
SDR 192 TDI (000000000000000005557754fdc000000000000000000000);
SDR 192 TDI (000000000000000005557754fdc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754fdc000000000000000000000);
! 101e expect 46
SDR 192 TDI (00000000000000000dd57754ff4000000000000000000000);
SDR 192 TDI (000000000000000005557754ff4000000000000000000000);
SDR 192 TDI (000000000000000005557754ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754ff4000000000000000000000);
! 101f expect 06
SDR 192 TDI (00000000000000000dd57754ffc000000000000000000000);
SDR 192 TDI (000000000000000005557754ffc000000000000000000000);
SDR 192 TDI (000000000000000005557754ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57754ffc000000000000000000000);
! 1020 expect 07
SDR 192 TDI (00000000000000000dd5775c554000000000000000000000);
SDR 192 TDI (00000000000000000555775c554000000000000000000000);
SDR 192 TDI (00000000000000000555775c554000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c554000000000000000000000);
! 1021 expect 48
SDR 192 TDI (00000000000000000dd5775c55c000000000000000000000);
SDR 192 TDI (00000000000000000555775c55c000000000000000000000);
SDR 192 TDI (00000000000000000555775c55c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c55c000000000000000000000);
! 1022 expect 03
SDR 192 TDI (00000000000000000dd5775c574000000000000000000000);
SDR 192 TDI (00000000000000000555775c574000000000000000000000);
SDR 192 TDI (00000000000000000555775c574000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c574000000000000000000000);
! 1023 expect 10
SDR 192 TDI (00000000000000000dd5775c57c000000000000000000000);
SDR 192 TDI (00000000000000000555775c57c000000000000000000000);
SDR 192 TDI (00000000000000000555775c57c000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c57c000000000000000000000);
! 1024 expect 36
SDR 192 TDI (00000000000000000dd5775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555775c5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c5d4000000000000000000000);
! 1025 expect 82
SDR 192 TDI (00000000000000000dd5775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555775c5dc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c5dc000000000000000000000);
! 1026 expect cf
SDR 192 TDI (00000000000000000dd5775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555775c5f4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c5f4000000000000000000000);
! 1027 expect 08
SDR 192 TDI (00000000000000000dd5775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555775c5fc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c5fc000000000000000000000);
! 1028 expect 36
SDR 192 TDI (00000000000000000dd5775c754000000000000000000000);
SDR 192 TDI (00000000000000000555775c754000000000000000000000);
SDR 192 TDI (00000000000000000555775c754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c754000000000000000000000);
! 1029 expect be
SDR 192 TDI (00000000000000000dd5775c75c000000000000000000000);
SDR 192 TDI (00000000000000000555775c75c000000000000000000000);
SDR 192 TDI (00000000000000000555775c75c000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c75c000000000000000000000);
! 102a expect f9
SDR 192 TDI (00000000000000000dd5775c774000000000000000000000);
SDR 192 TDI (00000000000000000555775c774000000000000000000000);
SDR 192 TDI (00000000000000000555775c774000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c774000000000000000000000);
! 102b expect 36
SDR 192 TDI (00000000000000000dd5775c77c000000000000000000000);
SDR 192 TDI (00000000000000000555775c77c000000000000000000000);
SDR 192 TDI (00000000000000000555775c77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c77c000000000000000000000);
! 102c expect 83
SDR 192 TDI (00000000000000000dd5775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555775c7d4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c7d4000000000000000000000);
! 102d expect cf
SDR 192 TDI (00000000000000000dd5775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555775c7dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c7dc000000000000000000000);
! 102e expect 09
SDR 192 TDI (00000000000000000dd5775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555775c7f4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c7f4000000000000000000000);
! 102f expect 36
SDR 192 TDI (00000000000000000dd5775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555775c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775c7fc000000000000000000000);
! 1030 expect bf
SDR 192 TDI (00000000000000000dd5775cd54000000000000000000000);
SDR 192 TDI (00000000000000000555775cd54000000000000000000000);
SDR 192 TDI (00000000000000000555775cd54000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cd54000000000000000000000);
! 1031 expect f9
SDR 192 TDI (00000000000000000dd5775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555775cd5c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cd5c000000000000000000000);
! 1032 expect 36
SDR 192 TDI (00000000000000000dd5775cd74000000000000000000000);
SDR 192 TDI (00000000000000000555775cd74000000000000000000000);
SDR 192 TDI (00000000000000000555775cd74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cd74000000000000000000000);
! 1033 expect f7
SDR 192 TDI (00000000000000000dd5775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555775cd7c000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cd7c000000000000000000000);
! 1034 expect c7
SDR 192 TDI (00000000000000000dd5775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555775cdd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cdd4000000000000000000000);
! 1035 expect a0
SDR 192 TDI (00000000000000000dd5775cddc000000000000000000000);
SDR 192 TDI (00000000000000000555775cddc000000000000000000000);
SDR 192 TDI (00000000000000000555775cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cddc000000000000000000000);
! 1036 expect 68
SDR 192 TDI (00000000000000000dd5775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555775cdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cdf4000000000000000000000);
! 1037 expect 3e
SDR 192 TDI (00000000000000000dd5775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555775cdfc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cdfc000000000000000000000);
! 1038 expect 10
SDR 192 TDI (00000000000000000dd5775cf54000000000000000000000);
SDR 192 TDI (00000000000000000555775cf54000000000000000000000);
SDR 192 TDI (00000000000000000555775cf54000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cf54000000000000000000000);
! 1039 expect 3e
SDR 192 TDI (00000000000000000dd5775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555775cf5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cf5c000000000000000000000);
! 103a expect 00
SDR 192 TDI (00000000000000000dd5775cf74000000000000000000000);
SDR 192 TDI (00000000000000000555775cf74000000000000000000000);
SDR 192 TDI (00000000000000000555775cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cf74000000000000000000000);
! 103b expect 44
SDR 192 TDI (00000000000000000dd5775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555775cf7c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cf7c000000000000000000000);
! 103c expect 56
SDR 192 TDI (00000000000000000dd5775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555775cfd4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cfd4000000000000000000000);
! 103d expect 10
SDR 192 TDI (00000000000000000dd5775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555775cfdc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cfdc000000000000000000000);
! 103e expect 46
SDR 192 TDI (00000000000000000dd5775cff4000000000000000000000);
SDR 192 TDI (00000000000000000555775cff4000000000000000000000);
SDR 192 TDI (00000000000000000555775cff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cff4000000000000000000000);
! 103f expect a1
SDR 192 TDI (00000000000000000dd5775cffc000000000000000000000);
SDR 192 TDI (00000000000000000555775cffc000000000000000000000);
SDR 192 TDI (00000000000000000555775cffc000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5775cffc000000000000000000000);
! 1040 expect 07
SDR 192 TDI (00000000000000000dd57774554000000000000000000000);
SDR 192 TDI (000000000000000005557774554000000000000000000000);
SDR 192 TDI (000000000000000005557774554000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774554000000000000000000000);
! 1041 expect 36
SDR 192 TDI (00000000000000000dd5777455c000000000000000000000);
SDR 192 TDI (00000000000000000555777455c000000000000000000000);
SDR 192 TDI (00000000000000000555777455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777455c000000000000000000000);
! 1042 expect 7f
SDR 192 TDI (00000000000000000dd57774574000000000000000000000);
SDR 192 TDI (000000000000000005557774574000000000000000000000);
SDR 192 TDI (000000000000000005557774574000000000000000000000) TDO(000000000000000000000000000000001550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774574000000000000000000000);
! 1043 expect 2e
SDR 192 TDI (00000000000000000dd5777457c000000000000000000000);
SDR 192 TDI (00000000000000000555777457c000000000000000000000);
SDR 192 TDI (00000000000000000555777457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777457c000000000000000000000);
! 1044 expect 21
SDR 192 TDI (00000000000000000dd577745d4000000000000000000000);
SDR 192 TDI (0000000000000000055577745d4000000000000000000000);
SDR 192 TDI (0000000000000000055577745d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577745d4000000000000000000000);
! 1045 expect c7
SDR 192 TDI (00000000000000000dd577745dc000000000000000000000);
SDR 192 TDI (0000000000000000055577745dc000000000000000000000);
SDR 192 TDI (0000000000000000055577745dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577745dc000000000000000000000);
! 1046 expect a0
SDR 192 TDI (00000000000000000dd577745f4000000000000000000000);
SDR 192 TDI (0000000000000000055577745f4000000000000000000000);
SDR 192 TDI (0000000000000000055577745f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577745f4000000000000000000000);
! 1047 expect 36
SDR 192 TDI (00000000000000000dd577745fc000000000000000000000);
SDR 192 TDI (0000000000000000055577745fc000000000000000000000);
SDR 192 TDI (0000000000000000055577745fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577745fc000000000000000000000);
! 1048 expect 48
SDR 192 TDI (00000000000000000dd57774754000000000000000000000);
SDR 192 TDI (000000000000000005557774754000000000000000000000);
SDR 192 TDI (000000000000000005557774754000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774754000000000000000000000);
! 1049 expect 2e
SDR 192 TDI (00000000000000000dd5777475c000000000000000000000);
SDR 192 TDI (00000000000000000555777475c000000000000000000000);
SDR 192 TDI (00000000000000000555777475c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777475c000000000000000000000);
! 104a expect 20
SDR 192 TDI (00000000000000000dd57774774000000000000000000000);
SDR 192 TDI (000000000000000005557774774000000000000000000000);
SDR 192 TDI (000000000000000005557774774000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774774000000000000000000000);
! 104b expect 3e
SDR 192 TDI (00000000000000000dd5777477c000000000000000000000);
SDR 192 TDI (00000000000000000555777477c000000000000000000000);
SDR 192 TDI (00000000000000000555777477c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777477c000000000000000000000);
! 104c expect ff
SDR 192 TDI (00000000000000000dd577747d4000000000000000000000);
SDR 192 TDI (0000000000000000055577747d4000000000000000000000);
SDR 192 TDI (0000000000000000055577747d4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577747d4000000000000000000000);
! 104d expect 6a
SDR 192 TDI (00000000000000000dd577747dc000000000000000000000);
SDR 192 TDI (0000000000000000055577747dc000000000000000000000);
SDR 192 TDI (0000000000000000055577747dc000000000000000000000) TDO(000000000000000000000000000000000440000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577747dc000000000000000000000);
! 104e expect cd
SDR 192 TDI (00000000000000000dd577747f4000000000000000000000);
SDR 192 TDI (0000000000000000055577747f4000000000000000000000);
SDR 192 TDI (0000000000000000055577747f4000000000000000000000) TDO(0000000000000000000000000000000005100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577747f4000000000000000000000);
! 104f expect 10
SDR 192 TDI (00000000000000000dd577747fc000000000000000000000);
SDR 192 TDI (0000000000000000055577747fc000000000000000000000);
SDR 192 TDI (0000000000000000055577747fc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577747fc000000000000000000000);
! 1050 expect 36
SDR 192 TDI (00000000000000000dd57774d54000000000000000000000);
SDR 192 TDI (000000000000000005557774d54000000000000000000000);
SDR 192 TDI (000000000000000005557774d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774d54000000000000000000000);
! 1051 expect 7f
SDR 192 TDI (00000000000000000dd57774d5c000000000000000000000);
SDR 192 TDI (000000000000000005557774d5c000000000000000000000);
SDR 192 TDI (000000000000000005557774d5c000000000000000000000) TDO(000000000000000000000000000000001550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774d5c000000000000000000000);
! 1052 expect 2e
SDR 192 TDI (00000000000000000dd57774d74000000000000000000000);
SDR 192 TDI (000000000000000005557774d74000000000000000000000);
SDR 192 TDI (000000000000000005557774d74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774d74000000000000000000000);
! 1053 expect 21
SDR 192 TDI (00000000000000000dd57774d7c000000000000000000000);
SDR 192 TDI (000000000000000005557774d7c000000000000000000000);
SDR 192 TDI (000000000000000005557774d7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774d7c000000000000000000000);
! 1054 expect 3e
SDR 192 TDI (00000000000000000dd57774dd4000000000000000000000);
SDR 192 TDI (000000000000000005557774dd4000000000000000000000);
SDR 192 TDI (000000000000000005557774dd4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774dd4000000000000000000000);
! 1055 expect 00
SDR 192 TDI (00000000000000000dd57774ddc000000000000000000000);
SDR 192 TDI (000000000000000005557774ddc000000000000000000000);
SDR 192 TDI (000000000000000005557774ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774ddc000000000000000000000);
! 1056 expect 36
SDR 192 TDI (00000000000000000dd57774df4000000000000000000000);
SDR 192 TDI (000000000000000005557774df4000000000000000000000);
SDR 192 TDI (000000000000000005557774df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774df4000000000000000000000);
! 1057 expect 83
SDR 192 TDI (00000000000000000dd57774dfc000000000000000000000);
SDR 192 TDI (000000000000000005557774dfc000000000000000000000);
SDR 192 TDI (000000000000000005557774dfc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774dfc000000000000000000000);
! 1058 expect 46
SDR 192 TDI (00000000000000000dd57774f54000000000000000000000);
SDR 192 TDI (000000000000000005557774f54000000000000000000000);
SDR 192 TDI (000000000000000005557774f54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774f54000000000000000000000);
! 1059 expect a3
SDR 192 TDI (00000000000000000dd57774f5c000000000000000000000);
SDR 192 TDI (000000000000000005557774f5c000000000000000000000);
SDR 192 TDI (000000000000000005557774f5c000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774f5c000000000000000000000);
! 105a expect 06
SDR 192 TDI (00000000000000000dd57774f74000000000000000000000);
SDR 192 TDI (000000000000000005557774f74000000000000000000000);
SDR 192 TDI (000000000000000005557774f74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774f74000000000000000000000);
! 105b expect 3c
SDR 192 TDI (00000000000000000dd57774f7c000000000000000000000);
SDR 192 TDI (000000000000000005557774f7c000000000000000000000);
SDR 192 TDI (000000000000000005557774f7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774f7c000000000000000000000);
! 105c expect ac
SDR 192 TDI (00000000000000000dd57774fd4000000000000000000000);
SDR 192 TDI (000000000000000005557774fd4000000000000000000000);
SDR 192 TDI (000000000000000005557774fd4000000000000000000000) TDO(000000000000000000000000000000000500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774fd4000000000000000000000);
! 105d expect 6a
SDR 192 TDI (00000000000000000dd57774fdc000000000000000000000);
SDR 192 TDI (000000000000000005557774fdc000000000000000000000);
SDR 192 TDI (000000000000000005557774fdc000000000000000000000) TDO(000000000000000000000000000000000440000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774fdc000000000000000000000);
! 105e expect f0
SDR 192 TDI (00000000000000000dd57774ff4000000000000000000000);
SDR 192 TDI (000000000000000005557774ff4000000000000000000000);
SDR 192 TDI (000000000000000005557774ff4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774ff4000000000000000000000);
! 105f expect 10
SDR 192 TDI (00000000000000000dd57774ffc000000000000000000000);
SDR 192 TDI (000000000000000005557774ffc000000000000000000000);
SDR 192 TDI (000000000000000005557774ffc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd57774ffc000000000000000000000);
! 1060 expect 36
SDR 192 TDI (00000000000000000dd5777c554000000000000000000000);
SDR 192 TDI (00000000000000000555777c554000000000000000000000);
SDR 192 TDI (00000000000000000555777c554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c554000000000000000000000);
! 1061 expect 83
SDR 192 TDI (00000000000000000dd5777c55c000000000000000000000);
SDR 192 TDI (00000000000000000555777c55c000000000000000000000);
SDR 192 TDI (00000000000000000555777c55c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c55c000000000000000000000);
! 1062 expect 2e
SDR 192 TDI (00000000000000000dd5777c574000000000000000000000);
SDR 192 TDI (00000000000000000555777c574000000000000000000000);
SDR 192 TDI (00000000000000000555777c574000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c574000000000000000000000);
! 1063 expect 21
SDR 192 TDI (00000000000000000dd5777c57c000000000000000000000);
SDR 192 TDI (00000000000000000555777c57c000000000000000000000);
SDR 192 TDI (00000000000000000555777c57c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c57c000000000000000000000);
! 1064 expect cf
SDR 192 TDI (00000000000000000dd5777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555777c5d4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c5d4000000000000000000000);
! 1065 expect 36
SDR 192 TDI (00000000000000000dd5777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555777c5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c5dc000000000000000000000);
! 1066 expect 82
SDR 192 TDI (00000000000000000dd5777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555777c5f4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c5f4000000000000000000000);
! 1067 expect f9
SDR 192 TDI (00000000000000000dd5777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555777c5fc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c5fc000000000000000000000);
! 1068 expect 36
SDR 192 TDI (00000000000000000dd5777c754000000000000000000000);
SDR 192 TDI (00000000000000000555777c754000000000000000000000);
SDR 192 TDI (00000000000000000555777c754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c754000000000000000000000);
! 1069 expect 00
SDR 192 TDI (00000000000000000dd5777c75c000000000000000000000);
SDR 192 TDI (00000000000000000555777c75c000000000000000000000);
SDR 192 TDI (00000000000000000555777c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c75c000000000000000000000);
! 106a expect c1
SDR 192 TDI (00000000000000000dd5777c774000000000000000000000);
SDR 192 TDI (00000000000000000555777c774000000000000000000000);
SDR 192 TDI (00000000000000000555777c774000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c774000000000000000000000);
! 106b expect bf
SDR 192 TDI (00000000000000000dd5777c77c000000000000000000000);
SDR 192 TDI (00000000000000000555777c77c000000000000000000000);
SDR 192 TDI (00000000000000000555777c77c000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c77c000000000000000000000);
! 106c expect 70
SDR 192 TDI (00000000000000000dd5777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555777c7d4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c7d4000000000000000000000);
! 106d expect f7
SDR 192 TDI (00000000000000000dd5777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555777c7dc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c7dc000000000000000000000);
! 106e expect 0f
SDR 192 TDI (00000000000000000dd5777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555777c7f4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c7f4000000000000000000000);
! 106f expect 36
SDR 192 TDI (00000000000000000dd5777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555777c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777c7fc000000000000000000000);
! 1070 expect 00
SDR 192 TDI (00000000000000000dd5777cd54000000000000000000000);
SDR 192 TDI (00000000000000000555777cd54000000000000000000000);
SDR 192 TDI (00000000000000000555777cd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cd54000000000000000000000);
! 1071 expect 46
SDR 192 TDI (00000000000000000dd5777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555777cd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cd5c000000000000000000000);
! 1072 expect a3
SDR 192 TDI (00000000000000000dd5777cd74000000000000000000000);
SDR 192 TDI (00000000000000000555777cd74000000000000000000000);
SDR 192 TDI (00000000000000000555777cd74000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cd74000000000000000000000);
! 1073 expect 06
SDR 192 TDI (00000000000000000dd5777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555777cd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cd7c000000000000000000000);
! 1074 expect 3c
SDR 192 TDI (00000000000000000dd5777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555777cdd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cdd4000000000000000000000);
! 1075 expect ac
SDR 192 TDI (00000000000000000dd5777cddc000000000000000000000);
SDR 192 TDI (00000000000000000555777cddc000000000000000000000);
SDR 192 TDI (00000000000000000555777cddc000000000000000000000) TDO(000000000000000000000000000000000500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cddc000000000000000000000);
! 1076 expect 68
SDR 192 TDI (00000000000000000dd5777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555777cdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cdf4000000000000000000000);
! 1077 expect 4f
SDR 192 TDI (00000000000000000dd5777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555777cdfc000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cdfc000000000000000000000);
! 1078 expect 0f
SDR 192 TDI (00000000000000000dd5777cf54000000000000000000000);
SDR 192 TDI (00000000000000000555777cf54000000000000000000000);
SDR 192 TDI (00000000000000000555777cf54000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cf54000000000000000000000);
! 1079 expect 3c
SDR 192 TDI (00000000000000000dd5777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555777cf5c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cf5c000000000000000000000);
! 107a expect bb
SDR 192 TDI (00000000000000000dd5777cf74000000000000000000000);
SDR 192 TDI (00000000000000000555777cf74000000000000000000000);
SDR 192 TDI (00000000000000000555777cf74000000000000000000000) TDO(000000000000000000000000000000001450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cf74000000000000000000000);
! 107b expect 68
SDR 192 TDI (00000000000000000dd5777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555777cf7c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cf7c000000000000000000000);
! 107c expect 4f
SDR 192 TDI (00000000000000000dd5777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555777cfd4000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cfd4000000000000000000000);
! 107d expect 0f
SDR 192 TDI (00000000000000000dd5777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555777cfdc000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cfdc000000000000000000000);
! 107e expect 46
SDR 192 TDI (00000000000000000dd5777cff4000000000000000000000);
SDR 192 TDI (00000000000000000555777cff4000000000000000000000);
SDR 192 TDI (00000000000000000555777cff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cff4000000000000000000000);
! 107f expect 64
SDR 192 TDI (00000000000000000dd5777cffc000000000000000000000);
SDR 192 TDI (00000000000000000555777cffc000000000000000000000);
SDR 192 TDI (00000000000000000555777cffc000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5777cffc000000000000000000000);
! 1080 expect 07
SDR 192 TDI (00000000000000000dd577d4554000000000000000000000);
SDR 192 TDI (0000000000000000055577d4554000000000000000000000);
SDR 192 TDI (0000000000000000055577d4554000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4554000000000000000000000);
! 1081 expect 44
SDR 192 TDI (00000000000000000dd577d455c000000000000000000000);
SDR 192 TDI (0000000000000000055577d455c000000000000000000000);
SDR 192 TDI (0000000000000000055577d455c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d455c000000000000000000000);
! 1082 expect 4f
SDR 192 TDI (00000000000000000dd577d4574000000000000000000000);
SDR 192 TDI (0000000000000000055577d4574000000000000000000000);
SDR 192 TDI (0000000000000000055577d4574000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4574000000000000000000000);
! 1083 expect 0f
SDR 192 TDI (00000000000000000dd577d457c000000000000000000000);
SDR 192 TDI (0000000000000000055577d457c000000000000000000000);
SDR 192 TDI (0000000000000000055577d457c000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d457c000000000000000000000);
! 1084 expect 36
SDR 192 TDI (00000000000000000dd577d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055577d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055577d45d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d45d4000000000000000000000);
! 1085 expect f7
SDR 192 TDI (00000000000000000dd577d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055577d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055577d45dc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d45dc000000000000000000000);
! 1086 expect f8
SDR 192 TDI (00000000000000000dd577d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055577d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055577d45f4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d45f4000000000000000000000);
! 1087 expect 46
SDR 192 TDI (00000000000000000dd577d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055577d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055577d45fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d45fc000000000000000000000);
! 1088 expect b0
SDR 192 TDI (00000000000000000dd577d4754000000000000000000000);
SDR 192 TDI (0000000000000000055577d4754000000000000000000000);
SDR 192 TDI (0000000000000000055577d4754000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4754000000000000000000000);
! 1089 expect 06
SDR 192 TDI (00000000000000000dd577d475c000000000000000000000);
SDR 192 TDI (0000000000000000055577d475c000000000000000000000);
SDR 192 TDI (0000000000000000055577d475c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d475c000000000000000000000);
! 108a expect 36
SDR 192 TDI (00000000000000000dd577d4774000000000000000000000);
SDR 192 TDI (0000000000000000055577d4774000000000000000000000);
SDR 192 TDI (0000000000000000055577d4774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4774000000000000000000000);
! 108b expect 83
SDR 192 TDI (00000000000000000dd577d477c000000000000000000000);
SDR 192 TDI (0000000000000000055577d477c000000000000000000000);
SDR 192 TDI (0000000000000000055577d477c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d477c000000000000000000000);
! 108c expect cf
SDR 192 TDI (00000000000000000dd577d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055577d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055577d47d4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d47d4000000000000000000000);
! 108d expect 08
SDR 192 TDI (00000000000000000dd577d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055577d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055577d47dc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d47dc000000000000000000000);
! 108e expect 36
SDR 192 TDI (00000000000000000dd577d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055577d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055577d47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d47f4000000000000000000000);
! 108f expect 84
SDR 192 TDI (00000000000000000dd577d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055577d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055577d47fc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d47fc000000000000000000000);
! 1090 expect f9
SDR 192 TDI (00000000000000000dd577d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055577d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055577d4d54000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4d54000000000000000000000);
! 1091 expect 36
SDR 192 TDI (00000000000000000dd577d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055577d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055577d4d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4d5c000000000000000000000);
! 1092 expect 84
SDR 192 TDI (00000000000000000dd577d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055577d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055577d4d74000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4d74000000000000000000000);
! 1093 expect 46
SDR 192 TDI (00000000000000000dd577d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055577d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055577d4d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4d7c000000000000000000000);
! 1094 expect a3
SDR 192 TDI (00000000000000000dd577d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055577d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055577d4dd4000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4dd4000000000000000000000);
! 1095 expect 06
SDR 192 TDI (00000000000000000dd577d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055577d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055577d4ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4ddc000000000000000000000);
! 1096 expect 36
SDR 192 TDI (00000000000000000dd577d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055577d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055577d4df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4df4000000000000000000000);
! 1097 expect f7
SDR 192 TDI (00000000000000000dd577d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055577d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055577d4dfc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4dfc000000000000000000000);
! 1098 expect bf
SDR 192 TDI (00000000000000000dd577d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055577d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055577d4f54000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4f54000000000000000000000);
! 1099 expect 68
SDR 192 TDI (00000000000000000dd577d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055577d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055577d4f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4f5c000000000000000000000);
! 109a expect b4
SDR 192 TDI (00000000000000000dd577d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055577d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055577d4f74000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4f74000000000000000000000);
! 109b expect 10
SDR 192 TDI (00000000000000000dd577d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055577d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055577d4f7c000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4f7c000000000000000000000);
! 109c expect 46
SDR 192 TDI (00000000000000000dd577d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055577d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055577d4fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4fd4000000000000000000000);
! 109d expect 85
SDR 192 TDI (00000000000000000dd577d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055577d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055577d4fdc000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4fdc000000000000000000000);
! 109e expect 07
SDR 192 TDI (00000000000000000dd577d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055577d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055577d4ff4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4ff4000000000000000000000);
! 109f expect 36
SDR 192 TDI (00000000000000000dd577d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055577d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055577d4ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577d4ffc000000000000000000000);
! 10a0 expect 84
SDR 192 TDI (00000000000000000dd577dc554000000000000000000000);
SDR 192 TDI (0000000000000000055577dc554000000000000000000000);
SDR 192 TDI (0000000000000000055577dc554000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc554000000000000000000000);
! 10a1 expect 46
SDR 192 TDI (00000000000000000dd577dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055577dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055577dc55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc55c000000000000000000000);
! 10a2 expect 06
SDR 192 TDI (00000000000000000dd577dc574000000000000000000000);
SDR 192 TDI (0000000000000000055577dc574000000000000000000000);
SDR 192 TDI (0000000000000000055577dc574000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc574000000000000000000000);
! 10a3 expect 07
SDR 192 TDI (00000000000000000dd577dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055577dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055577dc57c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc57c000000000000000000000);
! 10a4 expect 48
SDR 192 TDI (00000000000000000dd577dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055577dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055577dc5d4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc5d4000000000000000000000);
! 10a5 expect 91
SDR 192 TDI (00000000000000000dd577dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055577dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055577dc5dc000000000000000000000) TDO(000000000000000000000000000000001010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc5dc000000000000000000000);
! 10a6 expect 10
SDR 192 TDI (00000000000000000dd577dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055577dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055577dc5f4000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc5f4000000000000000000000);
! 10a7 expect 06
SDR 192 TDI (00000000000000000dd577dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055577dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055577dc5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc5fc000000000000000000000);
! 10a8 expect c9
SDR 192 TDI (00000000000000000dd577dc754000000000000000000000);
SDR 192 TDI (0000000000000000055577dc754000000000000000000000);
SDR 192 TDI (0000000000000000055577dc754000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc754000000000000000000000);
! 10a9 expect 16
SDR 192 TDI (00000000000000000dd577dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055577dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055577dc75c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc75c000000000000000000000);
! 10aa expect d1
SDR 192 TDI (00000000000000000dd577dc774000000000000000000000);
SDR 192 TDI (0000000000000000055577dc774000000000000000000000);
SDR 192 TDI (0000000000000000055577dc774000000000000000000000) TDO(0000000000000000000000000000000010100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc774000000000000000000000);
! 10ab expect 36
SDR 192 TDI (00000000000000000dd577dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055577dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055577dc77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc77c000000000000000000000);
! 10ac expect f7
SDR 192 TDI (00000000000000000dd577dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055577dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055577dc7d4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc7d4000000000000000000000);
! 10ad expect 2e
SDR 192 TDI (00000000000000000dd577dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055577dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055577dc7dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc7dc000000000000000000000);
! 10ae expect 21
SDR 192 TDI (00000000000000000dd577dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055577dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055577dc7f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc7f4000000000000000000000);
! 10af expect 3e
SDR 192 TDI (00000000000000000dd577dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055577dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055577dc7fc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dc7fc000000000000000000000);
! 10b0 expect 00
SDR 192 TDI (00000000000000000dd577dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055577dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055577dcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcd54000000000000000000000);
! 10b1 expect 44
SDR 192 TDI (00000000000000000dd577dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055577dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055577dcd5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcd5c000000000000000000000);
! 10b2 expect 99
SDR 192 TDI (00000000000000000dd577dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055577dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055577dcd74000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcd74000000000000000000000);
! 10b3 expect 06
SDR 192 TDI (00000000000000000dd577dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055577dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055577dcd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcd7c000000000000000000000);
! 10b4 expect 36
SDR 192 TDI (00000000000000000dd577dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055577dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055577dcdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcdd4000000000000000000000);
! 10b5 expect 84
SDR 192 TDI (00000000000000000dd577dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055577dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055577dcddc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcddc000000000000000000000);
! 10b6 expect cf
SDR 192 TDI (00000000000000000dd577dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055577dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055577dcdf4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcdf4000000000000000000000);
! 10b7 expect 36
SDR 192 TDI (00000000000000000dd577dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055577dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055577dcdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcdfc000000000000000000000);
! 10b8 expect 82
SDR 192 TDI (00000000000000000dd577dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055577dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055577dcf54000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcf54000000000000000000000);
! 10b9 expect f9
SDR 192 TDI (00000000000000000dd577dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055577dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055577dcf5c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcf5c000000000000000000000);
! 10ba expect c1
SDR 192 TDI (00000000000000000dd577dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055577dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055577dcf74000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcf74000000000000000000000);
! 10bb expect 36
SDR 192 TDI (00000000000000000dd577dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055577dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055577dcf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcf7c000000000000000000000);
! 10bc expect 00
SDR 192 TDI (00000000000000000dd577dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055577dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055577dcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcfd4000000000000000000000);
! 10bd expect bf
SDR 192 TDI (00000000000000000dd577dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055577dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055577dcfdc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcfdc000000000000000000000);
! 10be expect 48
SDR 192 TDI (00000000000000000dd577dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055577dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055577dcff4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcff4000000000000000000000);
! 10bf expect f7
SDR 192 TDI (00000000000000000dd577dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055577dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055577dcffc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577dcffc000000000000000000000);
! 10c0 expect 0f
SDR 192 TDI (00000000000000000dd577f4554000000000000000000000);
SDR 192 TDI (0000000000000000055577f4554000000000000000000000);
SDR 192 TDI (0000000000000000055577f4554000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4554000000000000000000000);
! 10c1 expect 46
SDR 192 TDI (00000000000000000dd577f455c000000000000000000000);
SDR 192 TDI (0000000000000000055577f455c000000000000000000000);
SDR 192 TDI (0000000000000000055577f455c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f455c000000000000000000000);
! 10c2 expect 64
SDR 192 TDI (00000000000000000dd577f4574000000000000000000000);
SDR 192 TDI (0000000000000000055577f4574000000000000000000000);
SDR 192 TDI (0000000000000000055577f4574000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4574000000000000000000000);
! 10c3 expect 07
SDR 192 TDI (00000000000000000dd577f457c000000000000000000000);
SDR 192 TDI (0000000000000000055577f457c000000000000000000000);
SDR 192 TDI (0000000000000000055577f457c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f457c000000000000000000000);
! 10c4 expect 36
SDR 192 TDI (00000000000000000dd577f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055577f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055577f45d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f45d4000000000000000000000);
! 10c5 expect f7
SDR 192 TDI (00000000000000000dd577f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055577f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055577f45dc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f45dc000000000000000000000);
! 10c6 expect 2e
SDR 192 TDI (00000000000000000dd577f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055577f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055577f45f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f45f4000000000000000000000);
! 10c7 expect 21
SDR 192 TDI (00000000000000000dd577f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055577f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055577f45fc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f45fc000000000000000000000);
! 10c8 expect 3e
SDR 192 TDI (00000000000000000dd577f4754000000000000000000000);
SDR 192 TDI (0000000000000000055577f4754000000000000000000000);
SDR 192 TDI (0000000000000000055577f4754000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4754000000000000000000000);
! 10c9 expect 00
SDR 192 TDI (00000000000000000dd577f475c000000000000000000000);
SDR 192 TDI (0000000000000000055577f475c000000000000000000000);
SDR 192 TDI (0000000000000000055577f475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f475c000000000000000000000);
! 10ca expect 44
SDR 192 TDI (00000000000000000dd577f4774000000000000000000000);
SDR 192 TDI (0000000000000000055577f4774000000000000000000000);
SDR 192 TDI (0000000000000000055577f4774000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4774000000000000000000000);
! 10cb expect 4f
SDR 192 TDI (00000000000000000dd577f477c000000000000000000000);
SDR 192 TDI (0000000000000000055577f477c000000000000000000000);
SDR 192 TDI (0000000000000000055577f477c000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f477c000000000000000000000);
! 10cc expect 0f
SDR 192 TDI (00000000000000000dd577f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055577f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055577f47d4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f47d4000000000000000000000);
! 10cd expect 36
SDR 192 TDI (00000000000000000dd577f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055577f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055577f47dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f47dc000000000000000000000);
! 10ce expect 56
SDR 192 TDI (00000000000000000dd577f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055577f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055577f47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f47f4000000000000000000000);
! 10cf expect 2e
SDR 192 TDI (00000000000000000dd577f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055577f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055577f47fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f47fc000000000000000000000);
! 10d0 expect 20
SDR 192 TDI (00000000000000000dd577f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055577f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055577f4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4d54000000000000000000000);
! 10d1 expect c7
SDR 192 TDI (00000000000000000dd577f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055577f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055577f4d5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4d5c000000000000000000000);
! 10d2 expect a0
SDR 192 TDI (00000000000000000dd577f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055577f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055577f4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4d74000000000000000000000);
! 10d3 expect 68
SDR 192 TDI (00000000000000000dd577f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055577f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055577f4d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4d7c000000000000000000000);
! 10d4 expect df
SDR 192 TDI (00000000000000000dd577f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055577f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055577f4dd4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4dd4000000000000000000000);
! 10d5 expect 10
SDR 192 TDI (00000000000000000dd577f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055577f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055577f4ddc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4ddc000000000000000000000);
! 10d6 expect 30
SDR 192 TDI (00000000000000000dd577f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055577f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055577f4df4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4df4000000000000000000000);
! 10d7 expect c7
SDR 192 TDI (00000000000000000dd577f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055577f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055577f4dfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4dfc000000000000000000000);
! 10d8 expect a0
SDR 192 TDI (00000000000000000dd577f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055577f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055577f4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4f54000000000000000000000);
! 10d9 expect 68
SDR 192 TDI (00000000000000000dd577f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055577f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055577f4f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4f5c000000000000000000000);
! 10da expect e9
SDR 192 TDI (00000000000000000dd577f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055577f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055577f4f74000000000000000000000) TDO(0000000000000000000000000000000004100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4f74000000000000000000000);
! 10db expect 10
SDR 192 TDI (00000000000000000dd577f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055577f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055577f4f7c000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4f7c000000000000000000000);
! 10dc expect 44
SDR 192 TDI (00000000000000000dd577f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055577f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055577f4fd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4fd4000000000000000000000);
! 10dd expect 6e
SDR 192 TDI (00000000000000000dd577f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055577f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055577f4fdc000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4fdc000000000000000000000);
! 10de expect 18
SDR 192 TDI (00000000000000000dd577f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055577f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055577f4ff4000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4ff4000000000000000000000);
! 10df expect 06
SDR 192 TDI (00000000000000000dd577f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055577f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055577f4ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577f4ffc000000000000000000000);
! 10e0 expect a0
SDR 192 TDI (00000000000000000dd577fc554000000000000000000000);
SDR 192 TDI (0000000000000000055577fc554000000000000000000000);
SDR 192 TDI (0000000000000000055577fc554000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc554000000000000000000000);
! 10e1 expect 46
SDR 192 TDI (00000000000000000dd577fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055577fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055577fc55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc55c000000000000000000000);
! 10e2 expect 85
SDR 192 TDI (00000000000000000dd577fc574000000000000000000000);
SDR 192 TDI (0000000000000000055577fc574000000000000000000000);
SDR 192 TDI (0000000000000000055577fc574000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc574000000000000000000000);
! 10e3 expect 07
SDR 192 TDI (00000000000000000dd577fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055577fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055577fc57c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc57c000000000000000000000);
! 10e4 expect 06
SDR 192 TDI (00000000000000000dd577fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055577fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055577fc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc5d4000000000000000000000);
! 10e5 expect b0
SDR 192 TDI (00000000000000000dd577fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055577fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055577fc5dc000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc5dc000000000000000000000);
! 10e6 expect 44
SDR 192 TDI (00000000000000000dd577fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055577fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055577fc5f4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc5f4000000000000000000000);
! 10e7 expect 85
SDR 192 TDI (00000000000000000dd577fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055577fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055577fc5fc000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc5fc000000000000000000000);
! 10e8 expect 07
SDR 192 TDI (00000000000000000dd577fc754000000000000000000000);
SDR 192 TDI (0000000000000000055577fc754000000000000000000000);
SDR 192 TDI (0000000000000000055577fc754000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc754000000000000000000000);
! 10e9 expect 36
SDR 192 TDI (00000000000000000dd577fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055577fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055577fc75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc75c000000000000000000000);
! 10ea expect 48
SDR 192 TDI (00000000000000000dd577fc774000000000000000000000);
SDR 192 TDI (0000000000000000055577fc774000000000000000000000);
SDR 192 TDI (0000000000000000055577fc774000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc774000000000000000000000);
! 10eb expect 3e
SDR 192 TDI (00000000000000000dd577fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055577fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055577fc77c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc77c000000000000000000000);
! 10ec expect 00
SDR 192 TDI (00000000000000000dd577fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055577fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055577fc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc7d4000000000000000000000);
! 10ed expect 44
SDR 192 TDI (00000000000000000dd577fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055577fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055577fc7dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc7dc000000000000000000000);
! 10ee expect 6e
SDR 192 TDI (00000000000000000dd577fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055577fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055577fc7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc7f4000000000000000000000);
! 10ef expect 18
SDR 192 TDI (00000000000000000dd577fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055577fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055577fc7fc000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fc7fc000000000000000000000);
! 10f0 expect 36
SDR 192 TDI (00000000000000000dd577fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055577fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055577fcd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcd54000000000000000000000);
! 10f1 expect 00
SDR 192 TDI (00000000000000000dd577fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055577fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055577fcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcd5c000000000000000000000);
! 10f2 expect c7
SDR 192 TDI (00000000000000000dd577fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055577fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055577fcd74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcd74000000000000000000000);
! 10f3 expect 36
SDR 192 TDI (00000000000000000dd577fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055577fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055577fcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcd7c000000000000000000000);
! 10f4 expect 83
SDR 192 TDI (00000000000000000dd577fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055577fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055577fcdd4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcdd4000000000000000000000);
! 10f5 expect 97
SDR 192 TDI (00000000000000000dd577fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055577fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055577fcddc000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcddc000000000000000000000);
! 10f6 expect 33
SDR 192 TDI (00000000000000000dd577fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055577fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055577fcdf4000000000000000000000) TDO(000000000000000000000000000000001050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcdf4000000000000000000000);
! 10f7 expect 36
SDR 192 TDI (00000000000000000dd577fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055577fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055577fcdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcdfc000000000000000000000);
! 10f8 expect 23
SDR 192 TDI (00000000000000000dd577fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055577fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055577fcf54000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcf54000000000000000000000);
! 10f9 expect 2e
SDR 192 TDI (00000000000000000dd577fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055577fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055577fcf5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcf5c000000000000000000000);
! 10fa expect 20
SDR 192 TDI (00000000000000000dd577fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055577fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055577fcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcf74000000000000000000000);
! 10fb expect c7
SDR 192 TDI (00000000000000000dd577fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055577fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055577fcf7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcf7c000000000000000000000);
! 10fc expect 24
SDR 192 TDI (00000000000000000dd577fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055577fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055577fcfd4000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcfd4000000000000000000000);
! 10fd expect f0
SDR 192 TDI (00000000000000000dd577fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055577fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055577fcfdc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcfdc000000000000000000000);
! 10fe expect 04
SDR 192 TDI (00000000000000000dd577fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055577fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055577fcff4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcff4000000000000000000000);
! 10ff expect 10
SDR 192 TDI (00000000000000000dd577fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055577fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055577fcffc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd577fcffc000000000000000000000);
! 1100 expect 97
SDR 192 TDI (00000000000000000dd77754554000000000000000000000);
SDR 192 TDI (000000000000000005577754554000000000000000000000);
SDR 192 TDI (000000000000000005577754554000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754554000000000000000000000);
! 1101 expect d0
SDR 192 TDI (00000000000000000dd7775455c000000000000000000000);
SDR 192 TDI (00000000000000000557775455c000000000000000000000);
SDR 192 TDI (00000000000000000557775455c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775455c000000000000000000000);
! 1102 expect 06
SDR 192 TDI (00000000000000000dd77754574000000000000000000000);
SDR 192 TDI (000000000000000005577754574000000000000000000000);
SDR 192 TDI (000000000000000005577754574000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754574000000000000000000000);
! 1103 expect a0
SDR 192 TDI (00000000000000000dd7775457c000000000000000000000);
SDR 192 TDI (00000000000000000557775457c000000000000000000000);
SDR 192 TDI (00000000000000000557775457c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775457c000000000000000000000);
! 1104 expect 46
SDR 192 TDI (00000000000000000dd777545d4000000000000000000000);
SDR 192 TDI (0000000000000000055777545d4000000000000000000000);
SDR 192 TDI (0000000000000000055777545d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777545d4000000000000000000000);
! 1105 expect 85
SDR 192 TDI (00000000000000000dd777545dc000000000000000000000);
SDR 192 TDI (0000000000000000055777545dc000000000000000000000);
SDR 192 TDI (0000000000000000055777545dc000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777545dc000000000000000000000);
! 1106 expect 07
SDR 192 TDI (00000000000000000dd777545f4000000000000000000000);
SDR 192 TDI (0000000000000000055777545f4000000000000000000000);
SDR 192 TDI (0000000000000000055777545f4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777545f4000000000000000000000);
! 1107 expect 11
SDR 192 TDI (00000000000000000dd777545fc000000000000000000000);
SDR 192 TDI (0000000000000000055777545fc000000000000000000000);
SDR 192 TDI (0000000000000000055777545fc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777545fc000000000000000000000);
! 1108 expect 48
SDR 192 TDI (00000000000000000dd77754754000000000000000000000);
SDR 192 TDI (000000000000000005577754754000000000000000000000);
SDR 192 TDI (000000000000000005577754754000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754754000000000000000000000);
! 1109 expect 04
SDR 192 TDI (00000000000000000dd7775475c000000000000000000000);
SDR 192 TDI (00000000000000000557775475c000000000000000000000);
SDR 192 TDI (00000000000000000557775475c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775475c000000000000000000000);
! 110a expect 11
SDR 192 TDI (00000000000000000dd77754774000000000000000000000);
SDR 192 TDI (000000000000000005577754774000000000000000000000);
SDR 192 TDI (000000000000000005577754774000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754774000000000000000000000);
! 110b expect 07
SDR 192 TDI (00000000000000000dd7775477c000000000000000000000);
SDR 192 TDI (00000000000000000557775477c000000000000000000000);
SDR 192 TDI (00000000000000000557775477c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775477c000000000000000000000);
! 110c expect 46
SDR 192 TDI (00000000000000000dd777547d4000000000000000000000);
SDR 192 TDI (0000000000000000055777547d4000000000000000000000);
SDR 192 TDI (0000000000000000055777547d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777547d4000000000000000000000);
! 110d expect ad
SDR 192 TDI (00000000000000000dd777547dc000000000000000000000);
SDR 192 TDI (0000000000000000055777547dc000000000000000000000);
SDR 192 TDI (0000000000000000055777547dc000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777547dc000000000000000000000);
! 110e expect 0c
SDR 192 TDI (00000000000000000dd777547f4000000000000000000000);
SDR 192 TDI (0000000000000000055777547f4000000000000000000000);
SDR 192 TDI (0000000000000000055777547f4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777547f4000000000000000000000);
! 110f expect 36
SDR 192 TDI (00000000000000000dd777547fc000000000000000000000);
SDR 192 TDI (0000000000000000055777547fc000000000000000000000);
SDR 192 TDI (0000000000000000055777547fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777547fc000000000000000000000);
! 1110 expect 82
SDR 192 TDI (00000000000000000dd77754d54000000000000000000000);
SDR 192 TDI (000000000000000005577754d54000000000000000000000);
SDR 192 TDI (000000000000000005577754d54000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754d54000000000000000000000);
! 1111 expect 2e
SDR 192 TDI (00000000000000000dd77754d5c000000000000000000000);
SDR 192 TDI (000000000000000005577754d5c000000000000000000000);
SDR 192 TDI (000000000000000005577754d5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754d5c000000000000000000000);
! 1112 expect 21
SDR 192 TDI (00000000000000000dd77754d74000000000000000000000);
SDR 192 TDI (000000000000000005577754d74000000000000000000000);
SDR 192 TDI (000000000000000005577754d74000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754d74000000000000000000000);
! 1113 expect cf
SDR 192 TDI (00000000000000000dd77754d7c000000000000000000000);
SDR 192 TDI (000000000000000005577754d7c000000000000000000000);
SDR 192 TDI (000000000000000005577754d7c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754d7c000000000000000000000);
! 1114 expect 36
SDR 192 TDI (00000000000000000dd77754dd4000000000000000000000);
SDR 192 TDI (000000000000000005577754dd4000000000000000000000);
SDR 192 TDI (000000000000000005577754dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754dd4000000000000000000000);
! 1115 expect 83
SDR 192 TDI (00000000000000000dd77754ddc000000000000000000000);
SDR 192 TDI (000000000000000005577754ddc000000000000000000000);
SDR 192 TDI (000000000000000005577754ddc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754ddc000000000000000000000);
! 1116 expect f9
SDR 192 TDI (00000000000000000dd77754df4000000000000000000000);
SDR 192 TDI (000000000000000005577754df4000000000000000000000);
SDR 192 TDI (000000000000000005577754df4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754df4000000000000000000000);
! 1117 expect 44
SDR 192 TDI (00000000000000000dd77754dfc000000000000000000000);
SDR 192 TDI (000000000000000005577754dfc000000000000000000000);
SDR 192 TDI (000000000000000005577754dfc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754dfc000000000000000000000);
! 1118 expect 62
SDR 192 TDI (00000000000000000dd77754f54000000000000000000000);
SDR 192 TDI (000000000000000005577754f54000000000000000000000);
SDR 192 TDI (000000000000000005577754f54000000000000000000000) TDO(000000000000000000000000000000000040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754f54000000000000000000000);
! 1119 expect 11
SDR 192 TDI (00000000000000000dd77754f5c000000000000000000000);
SDR 192 TDI (000000000000000005577754f5c000000000000000000000);
SDR 192 TDI (000000000000000005577754f5c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754f5c000000000000000000000);
! 111a expect 46
SDR 192 TDI (00000000000000000dd77754f74000000000000000000000);
SDR 192 TDI (000000000000000005577754f74000000000000000000000);
SDR 192 TDI (000000000000000005577754f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754f74000000000000000000000);
! 111b expect b0
SDR 192 TDI (00000000000000000dd77754f7c000000000000000000000);
SDR 192 TDI (000000000000000005577754f7c000000000000000000000);
SDR 192 TDI (000000000000000005577754f7c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754f7c000000000000000000000);
! 111c expect 06
SDR 192 TDI (00000000000000000dd77754fd4000000000000000000000);
SDR 192 TDI (000000000000000005577754fd4000000000000000000000);
SDR 192 TDI (000000000000000005577754fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754fd4000000000000000000000);
! 111d expect 36
SDR 192 TDI (00000000000000000dd77754fdc000000000000000000000);
SDR 192 TDI (000000000000000005577754fdc000000000000000000000);
SDR 192 TDI (000000000000000005577754fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754fdc000000000000000000000);
! 111e expect 64
SDR 192 TDI (00000000000000000dd77754ff4000000000000000000000);
SDR 192 TDI (000000000000000005577754ff4000000000000000000000);
SDR 192 TDI (000000000000000005577754ff4000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754ff4000000000000000000000);
! 111f expect 2e
SDR 192 TDI (00000000000000000dd77754ffc000000000000000000000);
SDR 192 TDI (000000000000000005577754ffc000000000000000000000);
SDR 192 TDI (000000000000000005577754ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77754ffc000000000000000000000);
! 1120 expect 21
SDR 192 TDI (00000000000000000dd7775c554000000000000000000000);
SDR 192 TDI (00000000000000000557775c554000000000000000000000);
SDR 192 TDI (00000000000000000557775c554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c554000000000000000000000);
! 1121 expect 3e
SDR 192 TDI (00000000000000000dd7775c55c000000000000000000000);
SDR 192 TDI (00000000000000000557775c55c000000000000000000000);
SDR 192 TDI (00000000000000000557775c55c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c55c000000000000000000000);
! 1122 expect 00
SDR 192 TDI (00000000000000000dd7775c574000000000000000000000);
SDR 192 TDI (00000000000000000557775c574000000000000000000000);
SDR 192 TDI (00000000000000000557775c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c574000000000000000000000);
! 1123 expect 36
SDR 192 TDI (00000000000000000dd7775c57c000000000000000000000);
SDR 192 TDI (00000000000000000557775c57c000000000000000000000);
SDR 192 TDI (00000000000000000557775c57c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c57c000000000000000000000);
! 1124 expect 82
SDR 192 TDI (00000000000000000dd7775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557775c5d4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c5d4000000000000000000000);
! 1125 expect 2e
SDR 192 TDI (00000000000000000dd7775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557775c5dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c5dc000000000000000000000);
! 1126 expect 21
SDR 192 TDI (00000000000000000dd7775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557775c5f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c5f4000000000000000000000);
! 1127 expect cf
SDR 192 TDI (00000000000000000dd7775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557775c5fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c5fc000000000000000000000);
! 1128 expect 08
SDR 192 TDI (00000000000000000dd7775c754000000000000000000000);
SDR 192 TDI (00000000000000000557775c754000000000000000000000);
SDR 192 TDI (00000000000000000557775c754000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c754000000000000000000000);
! 1129 expect 36
SDR 192 TDI (00000000000000000dd7775c75c000000000000000000000);
SDR 192 TDI (00000000000000000557775c75c000000000000000000000);
SDR 192 TDI (00000000000000000557775c75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c75c000000000000000000000);
! 112a expect 83
SDR 192 TDI (00000000000000000dd7775c774000000000000000000000);
SDR 192 TDI (00000000000000000557775c774000000000000000000000);
SDR 192 TDI (00000000000000000557775c774000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c774000000000000000000000);
! 112b expect f9
SDR 192 TDI (00000000000000000dd7775c77c000000000000000000000);
SDR 192 TDI (00000000000000000557775c77c000000000000000000000);
SDR 192 TDI (00000000000000000557775c77c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c77c000000000000000000000);
! 112c expect 36
SDR 192 TDI (00000000000000000dd7775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557775c7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c7d4000000000000000000000);
! 112d expect 83
SDR 192 TDI (00000000000000000dd7775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557775c7dc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c7dc000000000000000000000);
! 112e expect 46
SDR 192 TDI (00000000000000000dd7775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557775c7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c7f4000000000000000000000);
! 112f expect a3
SDR 192 TDI (00000000000000000dd7775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557775c7fc000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775c7fc000000000000000000000);
! 1130 expect 06
SDR 192 TDI (00000000000000000dd7775cd54000000000000000000000);
SDR 192 TDI (00000000000000000557775cd54000000000000000000000);
SDR 192 TDI (00000000000000000557775cd54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cd54000000000000000000000);
! 1131 expect 68
SDR 192 TDI (00000000000000000dd7775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557775cd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cd5c000000000000000000000);
! 1132 expect 53
SDR 192 TDI (00000000000000000dd7775cd74000000000000000000000);
SDR 192 TDI (00000000000000000557775cd74000000000000000000000);
SDR 192 TDI (00000000000000000557775cd74000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cd74000000000000000000000);
! 1133 expect 11
SDR 192 TDI (00000000000000000dd7775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557775cd7c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cd7c000000000000000000000);
! 1134 expect 3c
SDR 192 TDI (00000000000000000dd7775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557775cdd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cdd4000000000000000000000);
! 1135 expect bd
SDR 192 TDI (00000000000000000dd7775cddc000000000000000000000);
SDR 192 TDI (00000000000000000557775cddc000000000000000000000);
SDR 192 TDI (00000000000000000557775cddc000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cddc000000000000000000000);
! 1136 expect 68
SDR 192 TDI (00000000000000000dd7775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557775cdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cdf4000000000000000000000);
! 1137 expect 62
SDR 192 TDI (00000000000000000dd7775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557775cdfc000000000000000000000) TDO(000000000000000000000000000000000040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cdfc000000000000000000000);
! 1138 expect 11
SDR 192 TDI (00000000000000000dd7775cf54000000000000000000000);
SDR 192 TDI (00000000000000000557775cf54000000000000000000000);
SDR 192 TDI (00000000000000000557775cf54000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cf54000000000000000000000);
! 1139 expect 3c
SDR 192 TDI (00000000000000000dd7775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557775cf5c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cf5c000000000000000000000);
! 113a expect a8
SDR 192 TDI (00000000000000000dd7775cf74000000000000000000000);
SDR 192 TDI (00000000000000000557775cf74000000000000000000000);
SDR 192 TDI (00000000000000000557775cf74000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cf74000000000000000000000);
! 113b expect 48
SDR 192 TDI (00000000000000000dd7775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557775cf7c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cf7c000000000000000000000);
! 113c expect 4c
SDR 192 TDI (00000000000000000dd7775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557775cfd4000000000000000000000) TDO(000000000000000000000000000000000500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cfd4000000000000000000000);
! 113d expect 11
SDR 192 TDI (00000000000000000dd7775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557775cfdc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cfdc000000000000000000000);
! 113e expect 46
SDR 192 TDI (00000000000000000dd7775cff4000000000000000000000);
SDR 192 TDI (00000000000000000557775cff4000000000000000000000);
SDR 192 TDI (00000000000000000557775cff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cff4000000000000000000000);
! 113f expect 12
SDR 192 TDI (00000000000000000dd7775cffc000000000000000000000);
SDR 192 TDI (00000000000000000557775cffc000000000000000000000);
SDR 192 TDI (00000000000000000557775cffc000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7775cffc000000000000000000000);
! 1140 expect 1d
SDR 192 TDI (00000000000000000dd77774554000000000000000000000);
SDR 192 TDI (000000000000000005577774554000000000000000000000);
SDR 192 TDI (000000000000000005577774554000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774554000000000000000000000);
! 1141 expect 36
SDR 192 TDI (00000000000000000dd7777455c000000000000000000000);
SDR 192 TDI (00000000000000000557777455c000000000000000000000);
SDR 192 TDI (00000000000000000557777455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777455c000000000000000000000);
! 1142 expect 86
SDR 192 TDI (00000000000000000dd77774574000000000000000000000);
SDR 192 TDI (000000000000000005577774574000000000000000000000);
SDR 192 TDI (000000000000000005577774574000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774574000000000000000000000);
! 1143 expect 2e
SDR 192 TDI (00000000000000000dd7777457c000000000000000000000);
SDR 192 TDI (00000000000000000557777457c000000000000000000000);
SDR 192 TDI (00000000000000000557777457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777457c000000000000000000000);
! 1144 expect 21
SDR 192 TDI (00000000000000000dd777745d4000000000000000000000);
SDR 192 TDI (0000000000000000055777745d4000000000000000000000);
SDR 192 TDI (0000000000000000055777745d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777745d4000000000000000000000);
! 1145 expect cf
SDR 192 TDI (00000000000000000dd777745dc000000000000000000000);
SDR 192 TDI (0000000000000000055777745dc000000000000000000000);
SDR 192 TDI (0000000000000000055777745dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777745dc000000000000000000000);
! 1146 expect 36
SDR 192 TDI (00000000000000000dd777745f4000000000000000000000);
SDR 192 TDI (0000000000000000055777745f4000000000000000000000);
SDR 192 TDI (0000000000000000055777745f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777745f4000000000000000000000);
! 1147 expect 83
SDR 192 TDI (00000000000000000dd777745fc000000000000000000000);
SDR 192 TDI (0000000000000000055777745fc000000000000000000000);
SDR 192 TDI (0000000000000000055777745fc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777745fc000000000000000000000);
! 1148 expect f9
SDR 192 TDI (00000000000000000dd77774754000000000000000000000);
SDR 192 TDI (000000000000000005577774754000000000000000000000);
SDR 192 TDI (000000000000000005577774754000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774754000000000000000000000);
! 1149 expect 44
SDR 192 TDI (00000000000000000dd7777475c000000000000000000000);
SDR 192 TDI (00000000000000000557777475c000000000000000000000);
SDR 192 TDI (00000000000000000557777475c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777475c000000000000000000000);
! 114a expect 53
SDR 192 TDI (00000000000000000dd77774774000000000000000000000);
SDR 192 TDI (000000000000000005577774774000000000000000000000);
SDR 192 TDI (000000000000000005577774774000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774774000000000000000000000);
! 114b expect 11
SDR 192 TDI (00000000000000000dd7777477c000000000000000000000);
SDR 192 TDI (00000000000000000557777477c000000000000000000000);
SDR 192 TDI (00000000000000000557777477c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777477c000000000000000000000);
! 114c expect 36
SDR 192 TDI (00000000000000000dd777747d4000000000000000000000);
SDR 192 TDI (0000000000000000055777747d4000000000000000000000);
SDR 192 TDI (0000000000000000055777747d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777747d4000000000000000000000);
! 114d expect 64
SDR 192 TDI (00000000000000000dd777747dc000000000000000000000);
SDR 192 TDI (0000000000000000055777747dc000000000000000000000);
SDR 192 TDI (0000000000000000055777747dc000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777747dc000000000000000000000);
! 114e expect 2e
SDR 192 TDI (00000000000000000dd777747f4000000000000000000000);
SDR 192 TDI (0000000000000000055777747f4000000000000000000000);
SDR 192 TDI (0000000000000000055777747f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777747f4000000000000000000000);
! 114f expect 21
SDR 192 TDI (00000000000000000dd777747fc000000000000000000000);
SDR 192 TDI (0000000000000000055777747fc000000000000000000000);
SDR 192 TDI (0000000000000000055777747fc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777747fc000000000000000000000);
! 1150 expect 46
SDR 192 TDI (00000000000000000dd77774d54000000000000000000000);
SDR 192 TDI (000000000000000005577774d54000000000000000000000);
SDR 192 TDI (000000000000000005577774d54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774d54000000000000000000000);
! 1151 expect cf
SDR 192 TDI (00000000000000000dd77774d5c000000000000000000000);
SDR 192 TDI (000000000000000005577774d5c000000000000000000000);
SDR 192 TDI (000000000000000005577774d5c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774d5c000000000000000000000);
! 1152 expect 06
SDR 192 TDI (00000000000000000dd77774d74000000000000000000000);
SDR 192 TDI (000000000000000005577774d74000000000000000000000);
SDR 192 TDI (000000000000000005577774d74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774d74000000000000000000000);
! 1153 expect 36
SDR 192 TDI (00000000000000000dd77774d7c000000000000000000000);
SDR 192 TDI (000000000000000005577774d7c000000000000000000000);
SDR 192 TDI (000000000000000005577774d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774d7c000000000000000000000);
! 1154 expect 83
SDR 192 TDI (00000000000000000dd77774dd4000000000000000000000);
SDR 192 TDI (000000000000000005577774dd4000000000000000000000);
SDR 192 TDI (000000000000000005577774dd4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774dd4000000000000000000000);
! 1155 expect 46
SDR 192 TDI (00000000000000000dd77774ddc000000000000000000000);
SDR 192 TDI (000000000000000005577774ddc000000000000000000000);
SDR 192 TDI (000000000000000005577774ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774ddc000000000000000000000);
! 1156 expect 06
SDR 192 TDI (00000000000000000dd77774df4000000000000000000000);
SDR 192 TDI (000000000000000005577774df4000000000000000000000);
SDR 192 TDI (000000000000000005577774df4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774df4000000000000000000000);
! 1157 expect 07
SDR 192 TDI (00000000000000000dd77774dfc000000000000000000000);
SDR 192 TDI (000000000000000005577774dfc000000000000000000000);
SDR 192 TDI (000000000000000005577774dfc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774dfc000000000000000000000);
! 1158 expect 48
SDR 192 TDI (00000000000000000dd77774f54000000000000000000000);
SDR 192 TDI (000000000000000005577774f54000000000000000000000);
SDR 192 TDI (000000000000000005577774f54000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774f54000000000000000000000);
! 1159 expect 2c
SDR 192 TDI (00000000000000000dd77774f5c000000000000000000000);
SDR 192 TDI (000000000000000005577774f5c000000000000000000000);
SDR 192 TDI (000000000000000005577774f5c000000000000000000000) TDO(000000000000000000000000000000000500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774f5c000000000000000000000);
! 115a expect 11
SDR 192 TDI (00000000000000000dd77774f74000000000000000000000);
SDR 192 TDI (000000000000000005577774f74000000000000000000000);
SDR 192 TDI (000000000000000005577774f74000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774f74000000000000000000000);
! 115b expect 06
SDR 192 TDI (00000000000000000dd77774f7c000000000000000000000);
SDR 192 TDI (000000000000000005577774f7c000000000000000000000);
SDR 192 TDI (000000000000000005577774f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774f7c000000000000000000000);
! 115c expect cc
SDR 192 TDI (00000000000000000dd77774fd4000000000000000000000);
SDR 192 TDI (000000000000000005577774fd4000000000000000000000);
SDR 192 TDI (000000000000000005577774fd4000000000000000000000) TDO(0000000000000000000000000000000005000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774fd4000000000000000000000);
! 115d expect 16
SDR 192 TDI (00000000000000000dd77774fdc000000000000000000000);
SDR 192 TDI (000000000000000005577774fdc000000000000000000000);
SDR 192 TDI (000000000000000005577774fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774fdc000000000000000000000);
! 115e expect c5
SDR 192 TDI (00000000000000000dd77774ff4000000000000000000000);
SDR 192 TDI (000000000000000005577774ff4000000000000000000000);
SDR 192 TDI (000000000000000005577774ff4000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774ff4000000000000000000000);
! 115f expect 44
SDR 192 TDI (00000000000000000dd77774ffc000000000000000000000);
SDR 192 TDI (000000000000000005577774ffc000000000000000000000);
SDR 192 TDI (000000000000000005577774ffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd77774ffc000000000000000000000);
! 1160 expect 99
SDR 192 TDI (00000000000000000dd7777c554000000000000000000000);
SDR 192 TDI (00000000000000000557777c554000000000000000000000);
SDR 192 TDI (00000000000000000557777c554000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c554000000000000000000000);
! 1161 expect 06
SDR 192 TDI (00000000000000000dd7777c55c000000000000000000000);
SDR 192 TDI (00000000000000000557777c55c000000000000000000000);
SDR 192 TDI (00000000000000000557777c55c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c55c000000000000000000000);
! 1162 expect 36
SDR 192 TDI (00000000000000000dd7777c574000000000000000000000);
SDR 192 TDI (00000000000000000557777c574000000000000000000000);
SDR 192 TDI (00000000000000000557777c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c574000000000000000000000);
! 1163 expect 83
SDR 192 TDI (00000000000000000dd7777c57c000000000000000000000);
SDR 192 TDI (00000000000000000557777c57c000000000000000000000);
SDR 192 TDI (00000000000000000557777c57c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c57c000000000000000000000);
! 1164 expect 2e
SDR 192 TDI (00000000000000000dd7777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557777c5d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c5d4000000000000000000000);
! 1165 expect 21
SDR 192 TDI (00000000000000000dd7777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557777c5dc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c5dc000000000000000000000);
! 1166 expect cf
SDR 192 TDI (00000000000000000dd7777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557777c5f4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c5f4000000000000000000000);
! 1167 expect 08
SDR 192 TDI (00000000000000000dd7777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557777c5fc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c5fc000000000000000000000);
! 1168 expect 36
SDR 192 TDI (00000000000000000dd7777c754000000000000000000000);
SDR 192 TDI (00000000000000000557777c754000000000000000000000);
SDR 192 TDI (00000000000000000557777c754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c754000000000000000000000);
! 1169 expect be
SDR 192 TDI (00000000000000000dd7777c75c000000000000000000000);
SDR 192 TDI (00000000000000000557777c75c000000000000000000000);
SDR 192 TDI (00000000000000000557777c75c000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c75c000000000000000000000);
! 116a expect f9
SDR 192 TDI (00000000000000000dd7777c774000000000000000000000);
SDR 192 TDI (00000000000000000557777c774000000000000000000000);
SDR 192 TDI (00000000000000000557777c774000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c774000000000000000000000);
! 116b expect 36
SDR 192 TDI (00000000000000000dd7777c77c000000000000000000000);
SDR 192 TDI (00000000000000000557777c77c000000000000000000000);
SDR 192 TDI (00000000000000000557777c77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c77c000000000000000000000);
! 116c expect 00
SDR 192 TDI (00000000000000000dd7777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557777c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c7d4000000000000000000000);
! 116d expect cf
SDR 192 TDI (00000000000000000dd7777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557777c7dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c7dc000000000000000000000);
! 116e expect 36
SDR 192 TDI (00000000000000000dd7777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557777c7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c7f4000000000000000000000);
! 116f expect bf
SDR 192 TDI (00000000000000000dd7777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557777c7fc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777c7fc000000000000000000000);
! 1170 expect f9
SDR 192 TDI (00000000000000000dd7777cd54000000000000000000000);
SDR 192 TDI (00000000000000000557777cd54000000000000000000000);
SDR 192 TDI (00000000000000000557777cd54000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cd54000000000000000000000);
! 1171 expect 46
SDR 192 TDI (00000000000000000dd7777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557777cd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cd5c000000000000000000000);
! 1172 expect a1
SDR 192 TDI (00000000000000000dd7777cd74000000000000000000000);
SDR 192 TDI (00000000000000000557777cd74000000000000000000000);
SDR 192 TDI (00000000000000000557777cd74000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cd74000000000000000000000);
! 1173 expect 07
SDR 192 TDI (00000000000000000dd7777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557777cd7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cd7c000000000000000000000);
! 1174 expect 46
SDR 192 TDI (00000000000000000dd7777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557777cdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cdd4000000000000000000000);
! 1175 expect b7
SDR 192 TDI (00000000000000000dd7777cddc000000000000000000000);
SDR 192 TDI (00000000000000000557777cddc000000000000000000000);
SDR 192 TDI (00000000000000000557777cddc000000000000000000000) TDO(000000000000000000000000000000001150000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cddc000000000000000000000);
! 1176 expect 0c
SDR 192 TDI (00000000000000000dd7777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557777cdf4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cdf4000000000000000000000);
! 1177 expect 46
SDR 192 TDI (00000000000000000dd7777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557777cdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cdfc000000000000000000000);
! 1178 expect 3a
SDR 192 TDI (00000000000000000dd7777cf54000000000000000000000);
SDR 192 TDI (00000000000000000557777cf54000000000000000000000);
SDR 192 TDI (00000000000000000557777cf54000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cf54000000000000000000000);
! 1179 expect 0c
SDR 192 TDI (00000000000000000dd7777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557777cf5c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cf5c000000000000000000000);
! 117a expect 44
SDR 192 TDI (00000000000000000dd7777cf74000000000000000000000);
SDR 192 TDI (00000000000000000557777cf74000000000000000000000);
SDR 192 TDI (00000000000000000557777cf74000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cf74000000000000000000000);
! 117b expect 4f
SDR 192 TDI (00000000000000000dd7777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557777cf7c000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cf7c000000000000000000000);
! 117c expect 0f
SDR 192 TDI (00000000000000000dd7777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557777cfd4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cfd4000000000000000000000);
! 117d expect 36
SDR 192 TDI (00000000000000000dd7777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557777cfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cfdc000000000000000000000);
! 117e expect e8
SDR 192 TDI (00000000000000000dd7777cff4000000000000000000000);
SDR 192 TDI (00000000000000000557777cff4000000000000000000000);
SDR 192 TDI (00000000000000000557777cff4000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cff4000000000000000000000);
! 117f expect 2e
SDR 192 TDI (00000000000000000dd7777cffc000000000000000000000);
SDR 192 TDI (00000000000000000557777cffc000000000000000000000);
SDR 192 TDI (00000000000000000557777cffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7777cffc000000000000000000000);
! 1180 expect 21
SDR 192 TDI (00000000000000000dd777d4554000000000000000000000);
SDR 192 TDI (0000000000000000055777d4554000000000000000000000);
SDR 192 TDI (0000000000000000055777d4554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4554000000000000000000000);
! 1181 expect 3e
SDR 192 TDI (00000000000000000dd777d455c000000000000000000000);
SDR 192 TDI (0000000000000000055777d455c000000000000000000000);
SDR 192 TDI (0000000000000000055777d455c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d455c000000000000000000000);
! 1182 expect 00
SDR 192 TDI (00000000000000000dd777d4574000000000000000000000);
SDR 192 TDI (0000000000000000055777d4574000000000000000000000);
SDR 192 TDI (0000000000000000055777d4574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4574000000000000000000000);
! 1183 expect 36
SDR 192 TDI (00000000000000000dd777d457c000000000000000000000);
SDR 192 TDI (0000000000000000055777d457c000000000000000000000);
SDR 192 TDI (0000000000000000055777d457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d457c000000000000000000000);
! 1184 expect 82
SDR 192 TDI (00000000000000000dd777d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055777d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055777d45d4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d45d4000000000000000000000);
! 1185 expect cf
SDR 192 TDI (00000000000000000dd777d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055777d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055777d45dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d45dc000000000000000000000);
! 1186 expect 08
SDR 192 TDI (00000000000000000dd777d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055777d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055777d45f4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d45f4000000000000000000000);
! 1187 expect 36
SDR 192 TDI (00000000000000000dd777d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055777d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055777d45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d45fc000000000000000000000);
! 1188 expect 83
SDR 192 TDI (00000000000000000dd777d4754000000000000000000000);
SDR 192 TDI (0000000000000000055777d4754000000000000000000000);
SDR 192 TDI (0000000000000000055777d4754000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4754000000000000000000000);
! 1189 expect f9
SDR 192 TDI (00000000000000000dd777d475c000000000000000000000);
SDR 192 TDI (0000000000000000055777d475c000000000000000000000);
SDR 192 TDI (0000000000000000055777d475c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d475c000000000000000000000);
! 118a expect 36
SDR 192 TDI (00000000000000000dd777d4774000000000000000000000);
SDR 192 TDI (0000000000000000055777d4774000000000000000000000);
SDR 192 TDI (0000000000000000055777d4774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4774000000000000000000000);
! 118b expect 83
SDR 192 TDI (00000000000000000dd777d477c000000000000000000000);
SDR 192 TDI (0000000000000000055777d477c000000000000000000000);
SDR 192 TDI (0000000000000000055777d477c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d477c000000000000000000000);
! 118c expect 46
SDR 192 TDI (00000000000000000dd777d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055777d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055777d47d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d47d4000000000000000000000);
! 118d expect a3
SDR 192 TDI (00000000000000000dd777d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055777d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055777d47dc000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d47dc000000000000000000000);
! 118e expect 06
SDR 192 TDI (00000000000000000dd777d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055777d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055777d47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d47f4000000000000000000000);
! 118f expect 68
SDR 192 TDI (00000000000000000dd777d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055777d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055777d47fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d47fc000000000000000000000);
! 1190 expect a1
SDR 192 TDI (00000000000000000dd777d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055777d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055777d4d54000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4d54000000000000000000000);
! 1191 expect 11
SDR 192 TDI (00000000000000000dd777d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055777d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055777d4d5c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4d5c000000000000000000000);
! 1192 expect 3c
SDR 192 TDI (00000000000000000dd777d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055777d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055777d4d74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4d74000000000000000000000);
! 1193 expect b0
SDR 192 TDI (00000000000000000dd777d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055777d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055777d4d7c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4d7c000000000000000000000);
! 1194 expect 70
SDR 192 TDI (00000000000000000dd777d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055777d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055777d4dd4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4dd4000000000000000000000);
! 1195 expect a9
SDR 192 TDI (00000000000000000dd777d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055777d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055777d4ddc000000000000000000000) TDO(000000000000000000000000000000000410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4ddc000000000000000000000);
! 1196 expect 11
SDR 192 TDI (00000000000000000dd777d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055777d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055777d4df4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4df4000000000000000000000);
! 1197 expect 3c
SDR 192 TDI (00000000000000000dd777d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055777d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055777d4dfc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4dfc000000000000000000000);
! 1198 expect ba
SDR 192 TDI (00000000000000000dd777d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055777d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055777d4f54000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4f54000000000000000000000);
! 1199 expect 50
SDR 192 TDI (00000000000000000dd777d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055777d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055777d4f5c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4f5c000000000000000000000);
! 119a expect a9
SDR 192 TDI (00000000000000000dd777d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055777d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055777d4f74000000000000000000000) TDO(000000000000000000000000000000000410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4f74000000000000000000000);
! 119b expect 11
SDR 192 TDI (00000000000000000dd777d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055777d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055777d4f7c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4f7c000000000000000000000);
! 119c expect 36
SDR 192 TDI (00000000000000000dd777d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055777d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055777d4fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4fd4000000000000000000000);
! 119d expect e8
SDR 192 TDI (00000000000000000dd777d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055777d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055777d4fdc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4fdc000000000000000000000);
! 119e expect 46
SDR 192 TDI (00000000000000000dd777d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055777d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055777d4ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4ff4000000000000000000000);
! 119f expect cf
SDR 192 TDI (00000000000000000dd777d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055777d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055777d4ffc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777d4ffc000000000000000000000);
! 11a0 expect 06
SDR 192 TDI (00000000000000000dd777dc554000000000000000000000);
SDR 192 TDI (0000000000000000055777dc554000000000000000000000);
SDR 192 TDI (0000000000000000055777dc554000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc554000000000000000000000);
! 11a1 expect 36
SDR 192 TDI (00000000000000000dd777dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055777dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055777dc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc55c000000000000000000000);
! 11a2 expect 83
SDR 192 TDI (00000000000000000dd777dc574000000000000000000000);
SDR 192 TDI (0000000000000000055777dc574000000000000000000000);
SDR 192 TDI (0000000000000000055777dc574000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc574000000000000000000000);
! 11a3 expect 46
SDR 192 TDI (00000000000000000dd777dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055777dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055777dc57c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc57c000000000000000000000);
! 11a4 expect 06
SDR 192 TDI (00000000000000000dd777dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055777dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055777dc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc5d4000000000000000000000);
! 11a5 expect 07
SDR 192 TDI (00000000000000000dd777dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055777dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055777dc5dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc5dc000000000000000000000);
! 11a6 expect 48
SDR 192 TDI (00000000000000000dd777dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055777dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055777dc5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc5f4000000000000000000000);
! 11a7 expect 8a
SDR 192 TDI (00000000000000000dd777dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055777dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055777dc5fc000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc5fc000000000000000000000);
! 11a8 expect 11
SDR 192 TDI (00000000000000000dd777dc754000000000000000000000);
SDR 192 TDI (0000000000000000055777dc754000000000000000000000);
SDR 192 TDI (0000000000000000055777dc754000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc754000000000000000000000);
! 11a9 expect 36
SDR 192 TDI (00000000000000000dd777dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055777dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055777dc75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc75c000000000000000000000);
! 11aa expect f0
SDR 192 TDI (00000000000000000dd777dc774000000000000000000000);
SDR 192 TDI (0000000000000000055777dc774000000000000000000000);
SDR 192 TDI (0000000000000000055777dc774000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc774000000000000000000000);
! 11ab expect 2e
SDR 192 TDI (00000000000000000dd777dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055777dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055777dc77c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc77c000000000000000000000);
! 11ac expect 21
SDR 192 TDI (00000000000000000dd777dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055777dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055777dc7d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc7d4000000000000000000000);
! 11ad expect 3e
SDR 192 TDI (00000000000000000dd777dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055777dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055777dc7dc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc7dc000000000000000000000);
! 11ae expect 24
SDR 192 TDI (00000000000000000dd777dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055777dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055777dc7f4000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc7f4000000000000000000000);
! 11af expect 30
SDR 192 TDI (00000000000000000dd777dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055777dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055777dc7fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dc7fc000000000000000000000);
! 11b0 expect 3e
SDR 192 TDI (00000000000000000dd777dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055777dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055777dcd54000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcd54000000000000000000000);
! 11b1 expect 00
SDR 192 TDI (00000000000000000dd777dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055777dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055777dcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcd5c000000000000000000000);
! 11b2 expect 46
SDR 192 TDI (00000000000000000dd777dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055777dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055777dcd74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcd74000000000000000000000);
! 11b3 expect b0
SDR 192 TDI (00000000000000000dd777dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055777dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055777dcd7c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcd7c000000000000000000000);
! 11b4 expect 06
SDR 192 TDI (00000000000000000dd777dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055777dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055777dcdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcdd4000000000000000000000);
! 11b5 expect 36
SDR 192 TDI (00000000000000000dd777dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055777dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055777dcddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcddc000000000000000000000);
! 11b6 expect 84
SDR 192 TDI (00000000000000000dd777dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055777dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055777dcdf4000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcdf4000000000000000000000);
! 11b7 expect 3e
SDR 192 TDI (00000000000000000dd777dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055777dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055777dcdfc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcdfc000000000000000000000);
! 11b8 expect 01
SDR 192 TDI (00000000000000000dd777dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055777dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055777dcf54000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcf54000000000000000000000);
! 11b9 expect 36
SDR 192 TDI (00000000000000000dd777dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055777dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055777dcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcf5c000000000000000000000);
! 11ba expect 84
SDR 192 TDI (00000000000000000dd777dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055777dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055777dcf74000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcf74000000000000000000000);
! 11bb expect 46
SDR 192 TDI (00000000000000000dd777dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055777dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055777dcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcf7c000000000000000000000);
! 11bc expect 54
SDR 192 TDI (00000000000000000dd777dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055777dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055777dcfd4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcfd4000000000000000000000);
! 11bd expect 0e
SDR 192 TDI (00000000000000000dd777dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055777dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055777dcfdc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcfdc000000000000000000000);
! 11be expect 68
SDR 192 TDI (00000000000000000dd777dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055777dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055777dcff4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcff4000000000000000000000);
! 11bf expect ce
SDR 192 TDI (00000000000000000dd777dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055777dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055777dcffc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777dcffc000000000000000000000);
! 11c0 expect 11
SDR 192 TDI (00000000000000000dd777f4554000000000000000000000);
SDR 192 TDI (0000000000000000055777f4554000000000000000000000);
SDR 192 TDI (0000000000000000055777f4554000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4554000000000000000000000);
! 11c1 expect 3c
SDR 192 TDI (00000000000000000dd777f455c000000000000000000000);
SDR 192 TDI (0000000000000000055777f455c000000000000000000000);
SDR 192 TDI (0000000000000000055777f455c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f455c000000000000000000000);
! 11c2 expect b0
SDR 192 TDI (00000000000000000dd777f4574000000000000000000000);
SDR 192 TDI (0000000000000000055777f4574000000000000000000000);
SDR 192 TDI (0000000000000000055777f4574000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4574000000000000000000000);
! 11c3 expect 70
SDR 192 TDI (00000000000000000dd777f457c000000000000000000000);
SDR 192 TDI (0000000000000000055777f457c000000000000000000000);
SDR 192 TDI (0000000000000000055777f457c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f457c000000000000000000000);
! 11c4 expect e1
SDR 192 TDI (00000000000000000dd777f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055777f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055777f45d4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f45d4000000000000000000000);
! 11c5 expect 11
SDR 192 TDI (00000000000000000dd777f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055777f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055777f45dc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f45dc000000000000000000000);
! 11c6 expect 3c
SDR 192 TDI (00000000000000000dd777f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055777f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055777f45f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f45f4000000000000000000000);
! 11c7 expect ba
SDR 192 TDI (00000000000000000dd777f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055777f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055777f45fc000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f45fc000000000000000000000);
! 11c8 expect 50
SDR 192 TDI (00000000000000000dd777f4754000000000000000000000);
SDR 192 TDI (0000000000000000055777f4754000000000000000000000);
SDR 192 TDI (0000000000000000055777f4754000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4754000000000000000000000);
! 11c9 expect e1
SDR 192 TDI (00000000000000000dd777f475c000000000000000000000);
SDR 192 TDI (0000000000000000055777f475c000000000000000000000);
SDR 192 TDI (0000000000000000055777f475c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f475c000000000000000000000);
! 11ca expect 11
SDR 192 TDI (00000000000000000dd777f4774000000000000000000000);
SDR 192 TDI (0000000000000000055777f4774000000000000000000000);
SDR 192 TDI (0000000000000000055777f4774000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4774000000000000000000000);
! 11cb expect 46
SDR 192 TDI (00000000000000000dd777f477c000000000000000000000);
SDR 192 TDI (0000000000000000055777f477c000000000000000000000);
SDR 192 TDI (0000000000000000055777f477c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f477c000000000000000000000);
! 11cc expect cb
SDR 192 TDI (00000000000000000dd777f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055777f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055777f47d4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f47d4000000000000000000000);
! 11cd expect 06
SDR 192 TDI (00000000000000000dd777f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055777f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055777f47dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f47dc000000000000000000000);
! 11ce expect 36
SDR 192 TDI (00000000000000000dd777f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055777f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055777f47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f47f4000000000000000000000);
! 11cf expect 84
SDR 192 TDI (00000000000000000dd777f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055777f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055777f47fc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f47fc000000000000000000000);
! 11d0 expect 2e
SDR 192 TDI (00000000000000000dd777f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055777f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055777f4d54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4d54000000000000000000000);
! 11d1 expect 21
SDR 192 TDI (00000000000000000dd777f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055777f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055777f4d5c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4d5c000000000000000000000);
! 11d2 expect cf
SDR 192 TDI (00000000000000000dd777f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055777f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055777f4d74000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4d74000000000000000000000);
! 11d3 expect 08
SDR 192 TDI (00000000000000000dd777f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055777f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055777f4d7c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4d7c000000000000000000000);
! 11d4 expect f9
SDR 192 TDI (00000000000000000dd777f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055777f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055777f4dd4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4dd4000000000000000000000);
! 11d5 expect 36
SDR 192 TDI (00000000000000000dd777f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055777f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055777f4ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4ddc000000000000000000000);
! 11d6 expect f0
SDR 192 TDI (00000000000000000dd777f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055777f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055777f4df4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4df4000000000000000000000);
! 11d7 expect d7
SDR 192 TDI (00000000000000000dd777f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055777f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055777f4dfc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4dfc000000000000000000000);
! 11d8 expect 30
SDR 192 TDI (00000000000000000dd777f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055777f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055777f4f54000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4f54000000000000000000000);
! 11d9 expect f7
SDR 192 TDI (00000000000000000dd777f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055777f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055777f4f5c000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4f5c000000000000000000000);
! 11da expect ea
SDR 192 TDI (00000000000000000dd777f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055777f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055777f4f74000000000000000000000) TDO(0000000000000000000000000000000004400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4f74000000000000000000000);
! 11db expect c7
SDR 192 TDI (00000000000000000dd777f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055777f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055777f4f7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4f7c000000000000000000000);
! 11dc expect 09
SDR 192 TDI (00000000000000000dd777f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055777f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055777f4fd4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4fd4000000000000000000000);
! 11dd expect b9
SDR 192 TDI (00000000000000000dd777f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055777f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055777f4fdc000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4fdc000000000000000000000);
! 11de expect 48
SDR 192 TDI (00000000000000000dd777f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055777f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055777f4ff4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4ff4000000000000000000000);
! 11df expect b9
SDR 192 TDI (00000000000000000dd777f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055777f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055777f4ffc000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777f4ffc000000000000000000000);
! 11e0 expect 11
SDR 192 TDI (00000000000000000dd777fc554000000000000000000000);
SDR 192 TDI (0000000000000000055777fc554000000000000000000000);
SDR 192 TDI (0000000000000000055777fc554000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc554000000000000000000000);
! 11e1 expect 36
SDR 192 TDI (00000000000000000dd777fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055777fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055777fc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc55c000000000000000000000);
! 11e2 expect 50
SDR 192 TDI (00000000000000000dd777fc574000000000000000000000);
SDR 192 TDI (0000000000000000055777fc574000000000000000000000);
SDR 192 TDI (0000000000000000055777fc574000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc574000000000000000000000);
! 11e3 expect 2e
SDR 192 TDI (00000000000000000dd777fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055777fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055777fc57c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc57c000000000000000000000);
! 11e4 expect 21
SDR 192 TDI (00000000000000000dd777fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055777fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055777fc5d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc5d4000000000000000000000);
! 11e5 expect 1e
SDR 192 TDI (00000000000000000dd777fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055777fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055777fc5dc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc5dc000000000000000000000);
! 11e6 expect 21
SDR 192 TDI (00000000000000000dd777fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055777fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055777fc5f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc5f4000000000000000000000);
! 11e7 expect 26
SDR 192 TDI (00000000000000000dd777fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055777fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055777fc5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc5fc000000000000000000000);
! 11e8 expect e8
SDR 192 TDI (00000000000000000dd777fc754000000000000000000000);
SDR 192 TDI (0000000000000000055777fc754000000000000000000000);
SDR 192 TDI (0000000000000000055777fc754000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc754000000000000000000000);
! 11e9 expect 46
SDR 192 TDI (00000000000000000dd777fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055777fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055777fc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc75c000000000000000000000);
! 11ea expect dd
SDR 192 TDI (00000000000000000dd777fc774000000000000000000000);
SDR 192 TDI (0000000000000000055777fc774000000000000000000000);
SDR 192 TDI (0000000000000000055777fc774000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc774000000000000000000000);
! 11eb expect 06
SDR 192 TDI (00000000000000000dd777fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055777fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055777fc77c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc77c000000000000000000000);
! 11ec expect 68
SDR 192 TDI (00000000000000000dd777fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055777fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055777fc7d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc7d4000000000000000000000);
! 11ed expect 6f
SDR 192 TDI (00000000000000000dd777fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055777fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055777fc7dc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc7dc000000000000000000000);
! 11ee expect 0f
SDR 192 TDI (00000000000000000dd777fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055777fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055777fc7f4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc7f4000000000000000000000);
! 11ef expect 36
SDR 192 TDI (00000000000000000dd777fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055777fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055777fc7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fc7fc000000000000000000000);
! 11f0 expect f0
SDR 192 TDI (00000000000000000dd777fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055777fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055777fcd54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcd54000000000000000000000);
! 11f1 expect 2e
SDR 192 TDI (00000000000000000dd777fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055777fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055777fcd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcd5c000000000000000000000);
! 11f2 expect 21
SDR 192 TDI (00000000000000000dd777fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055777fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055777fcd74000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcd74000000000000000000000);
! 11f3 expect df
SDR 192 TDI (00000000000000000dd777fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055777fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055777fcd7c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcd7c000000000000000000000);
! 11f4 expect 30
SDR 192 TDI (00000000000000000dd777fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055777fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055777fcdd4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcdd4000000000000000000000);
! 11f5 expect e7
SDR 192 TDI (00000000000000000dd777fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055777fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055777fcddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcddc000000000000000000000);
! 11f6 expect eb
SDR 192 TDI (00000000000000000dd777fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055777fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055777fcdf4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcdf4000000000000000000000);
! 11f7 expect f4
SDR 192 TDI (00000000000000000dd777fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055777fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055777fcdfc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcdfc000000000000000000000);
! 11f8 expect cf
SDR 192 TDI (00000000000000000dd777fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055777fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055777fcf54000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcf54000000000000000000000);
! 11f9 expect 08
SDR 192 TDI (00000000000000000dd777fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055777fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055777fcf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcf5c000000000000000000000);
! 11fa expect 46
SDR 192 TDI (00000000000000000dd777fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055777fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055777fcf74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcf74000000000000000000000);
! 11fb expect c6
SDR 192 TDI (00000000000000000dd777fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055777fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055777fcf7c000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcf7c000000000000000000000);
! 11fc expect 0e
SDR 192 TDI (00000000000000000dd777fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055777fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055777fcfd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcfd4000000000000000000000);
! 11fd expect 36
SDR 192 TDI (00000000000000000dd777fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055777fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055777fcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcfdc000000000000000000000);
! 11fe expect f0
SDR 192 TDI (00000000000000000dd777fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055777fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055777fcff4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcff4000000000000000000000);
! 11ff expect 2e
SDR 192 TDI (00000000000000000dd777fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055777fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055777fcffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd777fcffc000000000000000000000);
! 1200 expect 21
SDR 192 TDI (00000000000000000ddd7754554000000000000000000000);
SDR 192 TDI (0000000000000000055d7754554000000000000000000000);
SDR 192 TDI (0000000000000000055d7754554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754554000000000000000000000);
! 1201 expect fb
SDR 192 TDI (00000000000000000ddd775455c000000000000000000000);
SDR 192 TDI (0000000000000000055d775455c000000000000000000000);
SDR 192 TDI (0000000000000000055d775455c000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775455c000000000000000000000);
! 1202 expect 30
SDR 192 TDI (00000000000000000ddd7754574000000000000000000000);
SDR 192 TDI (0000000000000000055d7754574000000000000000000000);
SDR 192 TDI (0000000000000000055d7754574000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754574000000000000000000000);
! 1203 expect fc
SDR 192 TDI (00000000000000000ddd775457c000000000000000000000);
SDR 192 TDI (0000000000000000055d775457c000000000000000000000);
SDR 192 TDI (0000000000000000055d775457c000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775457c000000000000000000000);
! 1204 expect 36
SDR 192 TDI (00000000000000000ddd77545d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77545d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77545d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77545d4000000000000000000000);
! 1205 expect f4
SDR 192 TDI (00000000000000000ddd77545dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77545dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77545dc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77545dc000000000000000000000);
! 1206 expect c3
SDR 192 TDI (00000000000000000ddd77545f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77545f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77545f4000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77545f4000000000000000000000);
! 1207 expect bf
SDR 192 TDI (00000000000000000ddd77545fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77545fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77545fc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77545fc000000000000000000000);
! 1208 expect 48
SDR 192 TDI (00000000000000000ddd7754754000000000000000000000);
SDR 192 TDI (0000000000000000055d7754754000000000000000000000);
SDR 192 TDI (0000000000000000055d7754754000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754754000000000000000000000);
! 1209 expect b2
SDR 192 TDI (00000000000000000ddd775475c000000000000000000000);
SDR 192 TDI (0000000000000000055d775475c000000000000000000000);
SDR 192 TDI (0000000000000000055d775475c000000000000000000000) TDO(000000000000000000000000000000001040000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775475c000000000000000000000);
! 120a expect 11
SDR 192 TDI (00000000000000000ddd7754774000000000000000000000);
SDR 192 TDI (0000000000000000055d7754774000000000000000000000);
SDR 192 TDI (0000000000000000055d7754774000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754774000000000000000000000);
! 120b expect 30
SDR 192 TDI (00000000000000000ddd775477c000000000000000000000);
SDR 192 TDI (0000000000000000055d775477c000000000000000000000);
SDR 192 TDI (0000000000000000055d775477c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775477c000000000000000000000);
! 120c expect c4
SDR 192 TDI (00000000000000000ddd77547d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77547d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77547d4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77547d4000000000000000000000);
! 120d expect bf
SDR 192 TDI (00000000000000000ddd77547dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77547dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77547dc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77547dc000000000000000000000);
! 120e expect 48
SDR 192 TDI (00000000000000000ddd77547f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77547f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77547f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77547f4000000000000000000000);
! 120f expect b2
SDR 192 TDI (00000000000000000ddd77547fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77547fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77547fc000000000000000000000) TDO(000000000000000000000000000000001040000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77547fc000000000000000000000);
! 1210 expect 11
SDR 192 TDI (00000000000000000ddd7754d54000000000000000000000);
SDR 192 TDI (0000000000000000055d7754d54000000000000000000000);
SDR 192 TDI (0000000000000000055d7754d54000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754d54000000000000000000000);
! 1211 expect 06
SDR 192 TDI (00000000000000000ddd7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7754d5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754d5c000000000000000000000);
! 1212 expect d5
SDR 192 TDI (00000000000000000ddd7754d74000000000000000000000);
SDR 192 TDI (0000000000000000055d7754d74000000000000000000000);
SDR 192 TDI (0000000000000000055d7754d74000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754d74000000000000000000000);
! 1213 expect 16
SDR 192 TDI (00000000000000000ddd7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7754d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754d7c000000000000000000000);
! 1214 expect ce
SDR 192 TDI (00000000000000000ddd7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7754dd4000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754dd4000000000000000000000);
! 1215 expect 44
SDR 192 TDI (00000000000000000ddd7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d7754ddc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754ddc000000000000000000000);
! 1216 expect 99
SDR 192 TDI (00000000000000000ddd7754df4000000000000000000000);
SDR 192 TDI (0000000000000000055d7754df4000000000000000000000);
SDR 192 TDI (0000000000000000055d7754df4000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754df4000000000000000000000);
! 1217 expect 06
SDR 192 TDI (00000000000000000ddd7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d7754dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754dfc000000000000000000000);
! 1218 expect 36
SDR 192 TDI (00000000000000000ddd7754f54000000000000000000000);
SDR 192 TDI (0000000000000000055d7754f54000000000000000000000);
SDR 192 TDI (0000000000000000055d7754f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754f54000000000000000000000);
! 1219 expect 82
SDR 192 TDI (00000000000000000ddd7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7754f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754f5c000000000000000000000);
! 121a expect 2e
SDR 192 TDI (00000000000000000ddd7754f74000000000000000000000);
SDR 192 TDI (0000000000000000055d7754f74000000000000000000000);
SDR 192 TDI (0000000000000000055d7754f74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754f74000000000000000000000);
! 121b expect 21
SDR 192 TDI (00000000000000000ddd7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7754f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754f7c000000000000000000000);
! 121c expect cf
SDR 192 TDI (00000000000000000ddd7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7754fd4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754fd4000000000000000000000);
! 121d expect 08
SDR 192 TDI (00000000000000000ddd7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d7754fdc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754fdc000000000000000000000);
! 121e expect 36
SDR 192 TDI (00000000000000000ddd7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d7754ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754ff4000000000000000000000);
! 121f expect be
SDR 192 TDI (00000000000000000ddd7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d7754ffc000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7754ffc000000000000000000000);
! 1220 expect f9
SDR 192 TDI (00000000000000000ddd775c554000000000000000000000);
SDR 192 TDI (0000000000000000055d775c554000000000000000000000);
SDR 192 TDI (0000000000000000055d775c554000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c554000000000000000000000);
! 1221 expect 46
SDR 192 TDI (00000000000000000ddd775c55c000000000000000000000);
SDR 192 TDI (0000000000000000055d775c55c000000000000000000000);
SDR 192 TDI (0000000000000000055d775c55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c55c000000000000000000000);
! 1222 expect b0
SDR 192 TDI (00000000000000000ddd775c574000000000000000000000);
SDR 192 TDI (0000000000000000055d775c574000000000000000000000);
SDR 192 TDI (0000000000000000055d775c574000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c574000000000000000000000);
! 1223 expect 06
SDR 192 TDI (00000000000000000ddd775c57c000000000000000000000);
SDR 192 TDI (0000000000000000055d775c57c000000000000000000000);
SDR 192 TDI (0000000000000000055d775c57c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c57c000000000000000000000);
! 1224 expect 36
SDR 192 TDI (00000000000000000ddd775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d775c5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c5d4000000000000000000000);
! 1225 expect d0
SDR 192 TDI (00000000000000000ddd775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d775c5dc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c5dc000000000000000000000);
! 1226 expect 2e
SDR 192 TDI (00000000000000000ddd775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d775c5f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c5f4000000000000000000000);
! 1227 expect 20
SDR 192 TDI (00000000000000000ddd775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d775c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c5fc000000000000000000000);
! 1228 expect 46
SDR 192 TDI (00000000000000000ddd775c754000000000000000000000);
SDR 192 TDI (0000000000000000055d775c754000000000000000000000);
SDR 192 TDI (0000000000000000055d775c754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c754000000000000000000000);
! 1229 expect 0b
SDR 192 TDI (00000000000000000ddd775c75c000000000000000000000);
SDR 192 TDI (0000000000000000055d775c75c000000000000000000000);
SDR 192 TDI (0000000000000000055d775c75c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c75c000000000000000000000);
! 122a expect 0f
SDR 192 TDI (00000000000000000ddd775c774000000000000000000000);
SDR 192 TDI (0000000000000000055d775c774000000000000000000000);
SDR 192 TDI (0000000000000000055d775c774000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c774000000000000000000000);
! 122b expect c4
SDR 192 TDI (00000000000000000ddd775c77c000000000000000000000);
SDR 192 TDI (0000000000000000055d775c77c000000000000000000000);
SDR 192 TDI (0000000000000000055d775c77c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c77c000000000000000000000);
! 122c expect a0
SDR 192 TDI (00000000000000000ddd775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d775c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c7d4000000000000000000000);
! 122d expect 48
SDR 192 TDI (00000000000000000ddd775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d775c7dc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c7dc000000000000000000000);
! 122e expect 43
SDR 192 TDI (00000000000000000ddd775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d775c7f4000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c7f4000000000000000000000);
! 122f expect 12
SDR 192 TDI (00000000000000000ddd775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d775c7fc000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775c7fc000000000000000000000);
! 1230 expect 36
SDR 192 TDI (00000000000000000ddd775cd54000000000000000000000);
SDR 192 TDI (0000000000000000055d775cd54000000000000000000000);
SDR 192 TDI (0000000000000000055d775cd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cd54000000000000000000000);
! 1231 expect 0b
SDR 192 TDI (00000000000000000ddd775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d775cd5c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cd5c000000000000000000000);
! 1232 expect 2e
SDR 192 TDI (00000000000000000ddd775cd74000000000000000000000);
SDR 192 TDI (0000000000000000055d775cd74000000000000000000000);
SDR 192 TDI (0000000000000000055d775cd74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cd74000000000000000000000);
! 1233 expect 22
SDR 192 TDI (00000000000000000ddd775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d775cd7c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cd7c000000000000000000000);
! 1234 expect 46
SDR 192 TDI (00000000000000000ddd775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d775cdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cdd4000000000000000000000);
! 1235 expect 0b
SDR 192 TDI (00000000000000000ddd775cddc000000000000000000000);
SDR 192 TDI (0000000000000000055d775cddc000000000000000000000);
SDR 192 TDI (0000000000000000055d775cddc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cddc000000000000000000000);
! 1236 expect 0f
SDR 192 TDI (00000000000000000ddd775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d775cdf4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cdf4000000000000000000000);
! 1237 expect c4
SDR 192 TDI (00000000000000000ddd775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d775cdfc000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cdfc000000000000000000000);
! 1238 expect a0
SDR 192 TDI (00000000000000000ddd775cf54000000000000000000000);
SDR 192 TDI (0000000000000000055d775cf54000000000000000000000);
SDR 192 TDI (0000000000000000055d775cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cf54000000000000000000000);
! 1239 expect 48
SDR 192 TDI (00000000000000000ddd775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d775cf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cf5c000000000000000000000);
! 123a expect 43
SDR 192 TDI (00000000000000000ddd775cf74000000000000000000000);
SDR 192 TDI (0000000000000000055d775cf74000000000000000000000);
SDR 192 TDI (0000000000000000055d775cf74000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cf74000000000000000000000);
! 123b expect 12
SDR 192 TDI (00000000000000000ddd775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d775cf7c000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cf7c000000000000000000000);
! 123c expect 06
SDR 192 TDI (00000000000000000ddd775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d775cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cfd4000000000000000000000);
! 123d expect c9
SDR 192 TDI (00000000000000000ddd775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d775cfdc000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cfdc000000000000000000000);
! 123e expect 16
SDR 192 TDI (00000000000000000ddd775cff4000000000000000000000);
SDR 192 TDI (0000000000000000055d775cff4000000000000000000000);
SDR 192 TDI (0000000000000000055d775cff4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cff4000000000000000000000);
! 123f expect c6
SDR 192 TDI (00000000000000000ddd775cffc000000000000000000000);
SDR 192 TDI (0000000000000000055d775cffc000000000000000000000);
SDR 192 TDI (0000000000000000055d775cffc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd775cffc000000000000000000000);
! 1240 expect 44
SDR 192 TDI (00000000000000000ddd7774554000000000000000000000);
SDR 192 TDI (0000000000000000055d7774554000000000000000000000);
SDR 192 TDI (0000000000000000055d7774554000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774554000000000000000000000);
! 1241 expect 99
SDR 192 TDI (00000000000000000ddd777455c000000000000000000000);
SDR 192 TDI (0000000000000000055d777455c000000000000000000000);
SDR 192 TDI (0000000000000000055d777455c000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777455c000000000000000000000);
! 1242 expect 06
SDR 192 TDI (00000000000000000ddd7774574000000000000000000000);
SDR 192 TDI (0000000000000000055d7774574000000000000000000000);
SDR 192 TDI (0000000000000000055d7774574000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774574000000000000000000000);
! 1243 expect 36
SDR 192 TDI (00000000000000000ddd777457c000000000000000000000);
SDR 192 TDI (0000000000000000055d777457c000000000000000000000);
SDR 192 TDI (0000000000000000055d777457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777457c000000000000000000000);
! 1244 expect bf
SDR 192 TDI (00000000000000000ddd77745d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77745d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77745d4000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77745d4000000000000000000000);
! 1245 expect 2e
SDR 192 TDI (00000000000000000ddd77745dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77745dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77745dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77745dc000000000000000000000);
! 1246 expect 21
SDR 192 TDI (00000000000000000ddd77745f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77745f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77745f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77745f4000000000000000000000);
! 1247 expect 21
SDR 192 TDI (00000000000000000ddd77745fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77745fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77745fc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77745fc000000000000000000000);
! 1248 expect fc
SDR 192 TDI (00000000000000000ddd7774754000000000000000000000);
SDR 192 TDI (0000000000000000055d7774754000000000000000000000);
SDR 192 TDI (0000000000000000055d7774754000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774754000000000000000000000);
! 1249 expect 46
SDR 192 TDI (00000000000000000ddd777475c000000000000000000000);
SDR 192 TDI (0000000000000000055d777475c000000000000000000000);
SDR 192 TDI (0000000000000000055d777475c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777475c000000000000000000000);
! 124a expect a1
SDR 192 TDI (00000000000000000ddd7774774000000000000000000000);
SDR 192 TDI (0000000000000000055d7774774000000000000000000000);
SDR 192 TDI (0000000000000000055d7774774000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774774000000000000000000000);
! 124b expect 07
SDR 192 TDI (00000000000000000ddd777477c000000000000000000000);
SDR 192 TDI (0000000000000000055d777477c000000000000000000000);
SDR 192 TDI (0000000000000000055d777477c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777477c000000000000000000000);
! 124c expect 36
SDR 192 TDI (00000000000000000ddd77747d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77747d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77747d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77747d4000000000000000000000);
! 124d expect 56
SDR 192 TDI (00000000000000000ddd77747dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77747dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77747dc000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77747dc000000000000000000000);
! 124e expect 2e
SDR 192 TDI (00000000000000000ddd77747f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77747f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77747f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77747f4000000000000000000000);
! 124f expect 20
SDR 192 TDI (00000000000000000ddd77747fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77747fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77747fc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77747fc000000000000000000000);
! 1250 expect c7
SDR 192 TDI (00000000000000000ddd7774d54000000000000000000000);
SDR 192 TDI (0000000000000000055d7774d54000000000000000000000);
SDR 192 TDI (0000000000000000055d7774d54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774d54000000000000000000000);
! 1251 expect a0
SDR 192 TDI (00000000000000000ddd7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7774d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774d5c000000000000000000000);
! 1252 expect 68
SDR 192 TDI (00000000000000000ddd7774d74000000000000000000000);
SDR 192 TDI (0000000000000000055d7774d74000000000000000000000);
SDR 192 TDI (0000000000000000055d7774d74000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774d74000000000000000000000);
! 1253 expect 4f
SDR 192 TDI (00000000000000000ddd7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7774d7c000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774d7c000000000000000000000);
! 1254 expect 0f
SDR 192 TDI (00000000000000000ddd7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7774dd4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774dd4000000000000000000000);
! 1255 expect 36
SDR 192 TDI (00000000000000000ddd7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d7774ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774ddc000000000000000000000);
! 1256 expect bf
SDR 192 TDI (00000000000000000ddd7774df4000000000000000000000);
SDR 192 TDI (0000000000000000055d7774df4000000000000000000000);
SDR 192 TDI (0000000000000000055d7774df4000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774df4000000000000000000000);
! 1257 expect 2e
SDR 192 TDI (00000000000000000ddd7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d7774dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774dfc000000000000000000000);
! 1258 expect 21
SDR 192 TDI (00000000000000000ddd7774f54000000000000000000000);
SDR 192 TDI (0000000000000000055d7774f54000000000000000000000);
SDR 192 TDI (0000000000000000055d7774f54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774f54000000000000000000000);
! 1259 expect c7
SDR 192 TDI (00000000000000000ddd7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d7774f5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774f5c000000000000000000000);
! 125a expect 04
SDR 192 TDI (00000000000000000ddd7774f74000000000000000000000);
SDR 192 TDI (0000000000000000055d7774f74000000000000000000000);
SDR 192 TDI (0000000000000000055d7774f74000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774f74000000000000000000000);
! 125b expect 05
SDR 192 TDI (00000000000000000ddd7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d7774f7c000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774f7c000000000000000000000);
! 125c expect 36
SDR 192 TDI (00000000000000000ddd7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d7774fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774fd4000000000000000000000);
! 125d expect 82
SDR 192 TDI (00000000000000000ddd7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d7774fdc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774fdc000000000000000000000);
! 125e expect f8
SDR 192 TDI (00000000000000000ddd7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d7774ff4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774ff4000000000000000000000);
! 125f expect c8
SDR 192 TDI (00000000000000000ddd7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d7774ffc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd7774ffc000000000000000000000);
! 1260 expect 08
SDR 192 TDI (00000000000000000ddd777c554000000000000000000000);
SDR 192 TDI (0000000000000000055d777c554000000000000000000000);
SDR 192 TDI (0000000000000000055d777c554000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c554000000000000000000000);
! 1261 expect 36
SDR 192 TDI (00000000000000000ddd777c55c000000000000000000000);
SDR 192 TDI (0000000000000000055d777c55c000000000000000000000);
SDR 192 TDI (0000000000000000055d777c55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c55c000000000000000000000);
! 1262 expect 84
SDR 192 TDI (00000000000000000ddd777c574000000000000000000000);
SDR 192 TDI (0000000000000000055d777c574000000000000000000000);
SDR 192 TDI (0000000000000000055d777c574000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c574000000000000000000000);
! 1263 expect f9
SDR 192 TDI (00000000000000000ddd777c57c000000000000000000000);
SDR 192 TDI (0000000000000000055d777c57c000000000000000000000);
SDR 192 TDI (0000000000000000055d777c57c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c57c000000000000000000000);
! 1264 expect 36
SDR 192 TDI (00000000000000000ddd777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d777c5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c5d4000000000000000000000);
! 1265 expect 84
SDR 192 TDI (00000000000000000ddd777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d777c5dc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c5dc000000000000000000000);
! 1266 expect 46
SDR 192 TDI (00000000000000000ddd777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d777c5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c5f4000000000000000000000);
! 1267 expect a3
SDR 192 TDI (00000000000000000ddd777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d777c5fc000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c5fc000000000000000000000);
! 1268 expect 06
SDR 192 TDI (00000000000000000ddd777c754000000000000000000000);
SDR 192 TDI (0000000000000000055d777c754000000000000000000000);
SDR 192 TDI (0000000000000000055d777c754000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c754000000000000000000000);
! 1269 expect 48
SDR 192 TDI (00000000000000000ddd777c75c000000000000000000000);
SDR 192 TDI (0000000000000000055d777c75c000000000000000000000);
SDR 192 TDI (0000000000000000055d777c75c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c75c000000000000000000000);
! 126a expect 77
SDR 192 TDI (00000000000000000ddd777c774000000000000000000000);
SDR 192 TDI (0000000000000000055d777c774000000000000000000000);
SDR 192 TDI (0000000000000000055d777c774000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c774000000000000000000000);
! 126b expect 12
SDR 192 TDI (00000000000000000ddd777c77c000000000000000000000);
SDR 192 TDI (0000000000000000055d777c77c000000000000000000000);
SDR 192 TDI (0000000000000000055d777c77c000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c77c000000000000000000000);
! 126c expect 36
SDR 192 TDI (00000000000000000ddd777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d777c7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c7d4000000000000000000000);
! 126d expect 84
SDR 192 TDI (00000000000000000ddd777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d777c7dc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c7dc000000000000000000000);
! 126e expect 46
SDR 192 TDI (00000000000000000ddd777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d777c7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c7f4000000000000000000000);
! 126f expect 06
SDR 192 TDI (00000000000000000ddd777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d777c7fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777c7fc000000000000000000000);
! 1270 expect 07
SDR 192 TDI (00000000000000000ddd777cd54000000000000000000000);
SDR 192 TDI (0000000000000000055d777cd54000000000000000000000);
SDR 192 TDI (0000000000000000055d777cd54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cd54000000000000000000000);
! 1271 expect 48
SDR 192 TDI (00000000000000000ddd777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d777cd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cd5c000000000000000000000);
! 1272 expect 64
SDR 192 TDI (00000000000000000ddd777cd74000000000000000000000);
SDR 192 TDI (0000000000000000055d777cd74000000000000000000000);
SDR 192 TDI (0000000000000000055d777cd74000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cd74000000000000000000000);
! 1273 expect 12
SDR 192 TDI (00000000000000000ddd777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d777cd7c000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cd7c000000000000000000000);
! 1274 expect 44
SDR 192 TDI (00000000000000000ddd777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d777cdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cdd4000000000000000000000);
! 1275 expect 3c
SDR 192 TDI (00000000000000000ddd777cddc000000000000000000000);
SDR 192 TDI (0000000000000000055d777cddc000000000000000000000);
SDR 192 TDI (0000000000000000055d777cddc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cddc000000000000000000000);
! 1276 expect 12
SDR 192 TDI (00000000000000000ddd777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d777cdf4000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cdf4000000000000000000000);
! 1277 expect 3c
SDR 192 TDI (00000000000000000ddd777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d777cdfc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cdfc000000000000000000000);
! 1278 expect b0
SDR 192 TDI (00000000000000000ddd777cf54000000000000000000000);
SDR 192 TDI (0000000000000000055d777cf54000000000000000000000);
SDR 192 TDI (0000000000000000055d777cf54000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cf54000000000000000000000);
! 1279 expect 70
SDR 192 TDI (00000000000000000ddd777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d777cf5c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cf5c000000000000000000000);
! 127a expect 81
SDR 192 TDI (00000000000000000ddd777cf74000000000000000000000);
SDR 192 TDI (0000000000000000055d777cf74000000000000000000000);
SDR 192 TDI (0000000000000000055d777cf74000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cf74000000000000000000000);
! 127b expect 12
SDR 192 TDI (00000000000000000ddd777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d777cf7c000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cf7c000000000000000000000);
! 127c expect 3c
SDR 192 TDI (00000000000000000ddd777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d777cfd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cfd4000000000000000000000);
! 127d expect ba
SDR 192 TDI (00000000000000000ddd777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d777cfdc000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cfdc000000000000000000000);
! 127e expect 70
SDR 192 TDI (00000000000000000ddd777cff4000000000000000000000);
SDR 192 TDI (0000000000000000055d777cff4000000000000000000000);
SDR 192 TDI (0000000000000000055d777cff4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cff4000000000000000000000);
! 127f expect 7d
SDR 192 TDI (00000000000000000ddd777cffc000000000000000000000);
SDR 192 TDI (0000000000000000055d777cffc000000000000000000000);
SDR 192 TDI (0000000000000000055d777cffc000000000000000000000) TDO(000000000000000000000000000000001510000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd777cffc000000000000000000000);
! 1280 expect 11
SDR 192 TDI (00000000000000000ddd77d4554000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4554000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4554000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4554000000000000000000000);
! 1281 expect 36
SDR 192 TDI (00000000000000000ddd77d455c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d455c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d455c000000000000000000000);
! 1282 expect 00
SDR 192 TDI (00000000000000000ddd77d4574000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4574000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4574000000000000000000000);
! 1283 expect c7
SDR 192 TDI (00000000000000000ddd77d457c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d457c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d457c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d457c000000000000000000000);
! 1284 expect 36
SDR 192 TDI (00000000000000000ddd77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d45d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d45d4000000000000000000000);
! 1285 expect 84
SDR 192 TDI (00000000000000000ddd77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d45dc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d45dc000000000000000000000);
! 1286 expect 97
SDR 192 TDI (00000000000000000ddd77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d45f4000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d45f4000000000000000000000);
! 1287 expect c8
SDR 192 TDI (00000000000000000ddd77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d45fc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d45fc000000000000000000000);
! 1288 expect 08
SDR 192 TDI (00000000000000000ddd77d4754000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4754000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4754000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4754000000000000000000000);
! 1289 expect d7
SDR 192 TDI (00000000000000000ddd77d475c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d475c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d475c000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d475c000000000000000000000);
! 128a expect 36
SDR 192 TDI (00000000000000000ddd77d4774000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4774000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4774000000000000000000000);
! 128b expect 00
SDR 192 TDI (00000000000000000ddd77d477c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d477c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d477c000000000000000000000);
! 128c expect f9
SDR 192 TDI (00000000000000000ddd77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d47d4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d47d4000000000000000000000);
! 128d expect f2
SDR 192 TDI (00000000000000000ddd77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d47dc000000000000000000000) TDO(0000000000000000000000000000000010400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d47dc000000000000000000000);
! 128e expect 1e
SDR 192 TDI (00000000000000000ddd77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d47f4000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d47f4000000000000000000000);
! 128f expect 21
SDR 192 TDI (00000000000000000ddd77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d47fc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d47fc000000000000000000000);
! 1290 expect 26
SDR 192 TDI (00000000000000000ddd77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4d54000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4d54000000000000000000000);
! 1291 expect 01
SDR 192 TDI (00000000000000000ddd77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4d5c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4d5c000000000000000000000);
! 1292 expect 46
SDR 192 TDI (00000000000000000ddd77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4d74000000000000000000000);
! 1293 expect 04
SDR 192 TDI (00000000000000000ddd77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4d7c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4d7c000000000000000000000);
! 1294 expect 15
SDR 192 TDI (00000000000000000ddd77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4dd4000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4dd4000000000000000000000);
! 1295 expect 36
SDR 192 TDI (00000000000000000ddd77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4ddc000000000000000000000);
! 1296 expect 82
SDR 192 TDI (00000000000000000ddd77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4df4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4df4000000000000000000000);
! 1297 expect 3e
SDR 192 TDI (00000000000000000ddd77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4dfc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4dfc000000000000000000000);
! 1298 expect 01
SDR 192 TDI (00000000000000000ddd77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4f54000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4f54000000000000000000000);
! 1299 expect 46
SDR 192 TDI (00000000000000000ddd77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4f5c000000000000000000000);
! 129a expect 3a
SDR 192 TDI (00000000000000000ddd77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4f74000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4f74000000000000000000000);
! 129b expect 06
SDR 192 TDI (00000000000000000ddd77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4f7c000000000000000000000);
! 129c expect 44
SDR 192 TDI (00000000000000000ddd77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4fd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4fd4000000000000000000000);
! 129d expect 8a
SDR 192 TDI (00000000000000000ddd77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4fdc000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4fdc000000000000000000000);
! 129e expect 0f
SDR 192 TDI (00000000000000000ddd77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4ff4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4ff4000000000000000000000);
! 129f expect 36
SDR 192 TDI (00000000000000000ddd77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d77d4ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77d4ffc000000000000000000000);
! 12a0 expect e0
SDR 192 TDI (00000000000000000ddd77dc554000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc554000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc554000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc554000000000000000000000);
! 12a1 expect 2e
SDR 192 TDI (00000000000000000ddd77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc55c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc55c000000000000000000000);
! 12a2 expect 21
SDR 192 TDI (00000000000000000ddd77dc574000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc574000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc574000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc574000000000000000000000);
! 12a3 expect df
SDR 192 TDI (00000000000000000ddd77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc57c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc57c000000000000000000000);
! 12a4 expect 18
SDR 192 TDI (00000000000000000ddd77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc5d4000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc5d4000000000000000000000);
! 12a5 expect 19
SDR 192 TDI (00000000000000000ddd77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc5dc000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc5dc000000000000000000000);
! 12a6 expect 68
SDR 192 TDI (00000000000000000ddd77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc5f4000000000000000000000);
! 12a7 expect ae
SDR 192 TDI (00000000000000000ddd77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc5fc000000000000000000000);
! 12a8 expect 12
SDR 192 TDI (00000000000000000ddd77dc754000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc754000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc754000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc754000000000000000000000);
! 12a9 expect 36
SDR 192 TDI (00000000000000000ddd77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc75c000000000000000000000);
! 12aa expect f0
SDR 192 TDI (00000000000000000ddd77dc774000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc774000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc774000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc774000000000000000000000);
! 12ab expect df
SDR 192 TDI (00000000000000000ddd77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc77c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc77c000000000000000000000);
! 12ac expect 30
SDR 192 TDI (00000000000000000ddd77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc7d4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc7d4000000000000000000000);
! 12ad expect e7
SDR 192 TDI (00000000000000000ddd77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc7dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc7dc000000000000000000000);
! 12ae expect 36
SDR 192 TDI (00000000000000000ddd77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc7f4000000000000000000000);
! 12af expect 3b
SDR 192 TDI (00000000000000000ddd77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dc7fc000000000000000000000) TDO(000000000000000000000000000000001450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dc7fc000000000000000000000);
! 12b0 expect 2e
SDR 192 TDI (00000000000000000ddd77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcd54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcd54000000000000000000000);
! 12b1 expect 22
SDR 192 TDI (00000000000000000ddd77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcd5c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcd5c000000000000000000000);
! 12b2 expect c7
SDR 192 TDI (00000000000000000ddd77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcd74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcd74000000000000000000000);
! 12b3 expect 04
SDR 192 TDI (00000000000000000ddd77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcd7c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcd7c000000000000000000000);
! 12b4 expect 02
SDR 192 TDI (00000000000000000ddd77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcdd4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcdd4000000000000000000000);
! 12b5 expect 3c
SDR 192 TDI (00000000000000000ddd77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcddc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcddc000000000000000000000);
! 12b6 expect 11
SDR 192 TDI (00000000000000000ddd77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcdf4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcdf4000000000000000000000);
! 12b7 expect 50
SDR 192 TDI (00000000000000000ddd77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcdfc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcdfc000000000000000000000);
! 12b8 expect e8
SDR 192 TDI (00000000000000000ddd77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcf54000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcf54000000000000000000000);
! 12b9 expect 12
SDR 192 TDI (00000000000000000ddd77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcf5c000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcf5c000000000000000000000);
! 12ba expect f8
SDR 192 TDI (00000000000000000ddd77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcf74000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcf74000000000000000000000);
! 12bb expect 36
SDR 192 TDI (00000000000000000ddd77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcf7c000000000000000000000);
! 12bc expect 3e
SDR 192 TDI (00000000000000000ddd77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcfd4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcfd4000000000000000000000);
! 12bd expect 86
SDR 192 TDI (00000000000000000ddd77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcfdc000000000000000000000);
! 12be expect f0
SDR 192 TDI (00000000000000000ddd77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcff4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcff4000000000000000000000);
! 12bf expect fb
SDR 192 TDI (00000000000000000ddd77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055d77dcffc000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77dcffc000000000000000000000);
! 12c0 expect 30
SDR 192 TDI (00000000000000000ddd77f4554000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4554000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4554000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4554000000000000000000000);
! 12c1 expect fc
SDR 192 TDI (00000000000000000ddd77f455c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f455c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f455c000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f455c000000000000000000000);
! 12c2 expect 44
SDR 192 TDI (00000000000000000ddd77f4574000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4574000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4574000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4574000000000000000000000);
! 12c3 expect 7d
SDR 192 TDI (00000000000000000ddd77f457c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f457c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f457c000000000000000000000) TDO(000000000000000000000000000000001510000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f457c000000000000000000000);
! 12c4 expect 11
SDR 192 TDI (00000000000000000ddd77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f45d4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f45d4000000000000000000000);
! 12c5 expect 36
SDR 192 TDI (00000000000000000ddd77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f45dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f45dc000000000000000000000);
! 12c6 expect 3b
SDR 192 TDI (00000000000000000ddd77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f45f4000000000000000000000) TDO(000000000000000000000000000000001450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f45f4000000000000000000000);
! 12c7 expect 2e
SDR 192 TDI (00000000000000000ddd77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f45fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f45fc000000000000000000000);
! 12c8 expect 22
SDR 192 TDI (00000000000000000ddd77f4754000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4754000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4754000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4754000000000000000000000);
! 12c9 expect c7
SDR 192 TDI (00000000000000000ddd77f475c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f475c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f475c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f475c000000000000000000000);
! 12ca expect 14
SDR 192 TDI (00000000000000000ddd77f4774000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4774000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4774000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4774000000000000000000000);
! 12cb expect 02
SDR 192 TDI (00000000000000000ddd77f477c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f477c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f477c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f477c000000000000000000000);
! 12cc expect 70
SDR 192 TDI (00000000000000000ddd77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f47d4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f47d4000000000000000000000);
! 12cd expect ef
SDR 192 TDI (00000000000000000ddd77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f47dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f47dc000000000000000000000);
! 12ce expect 12
SDR 192 TDI (00000000000000000ddd77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f47f4000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f47f4000000000000000000000);
! 12cf expect f8
SDR 192 TDI (00000000000000000ddd77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f47fc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f47fc000000000000000000000);
! 12d0 expect 04
SDR 192 TDI (00000000000000000ddd77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4d54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4d54000000000000000000000);
! 12d1 expect 02
SDR 192 TDI (00000000000000000ddd77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4d5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4d5c000000000000000000000);
! 12d2 expect 36
SDR 192 TDI (00000000000000000ddd77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4d74000000000000000000000);
! 12d3 expect 3e
SDR 192 TDI (00000000000000000ddd77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4d7c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4d7c000000000000000000000);
! 12d4 expect 86
SDR 192 TDI (00000000000000000ddd77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4dd4000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4dd4000000000000000000000);
! 12d5 expect f0
SDR 192 TDI (00000000000000000ddd77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4ddc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4ddc000000000000000000000);
! 12d6 expect df
SDR 192 TDI (00000000000000000ddd77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4df4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4df4000000000000000000000);
! 12d7 expect 18
SDR 192 TDI (00000000000000000ddd77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4dfc000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4dfc000000000000000000000);
! 12d8 expect 19
SDR 192 TDI (00000000000000000ddd77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4f54000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4f54000000000000000000000);
! 12d9 expect 68
SDR 192 TDI (00000000000000000ddd77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4f5c000000000000000000000);
! 12da expect c3
SDR 192 TDI (00000000000000000ddd77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4f74000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4f74000000000000000000000);
! 12db expect 0c
SDR 192 TDI (00000000000000000ddd77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4f7c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4f7c000000000000000000000);
! 12dc expect 30
SDR 192 TDI (00000000000000000ddd77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4fd4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4fd4000000000000000000000);
! 12dd expect e7
SDR 192 TDI (00000000000000000ddd77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4fdc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4fdc000000000000000000000);
! 12de expect 36
SDR 192 TDI (00000000000000000ddd77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4ff4000000000000000000000);
! 12df expect f0
SDR 192 TDI (00000000000000000ddd77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055d77f4ffc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77f4ffc000000000000000000000);
! 12e0 expect 2e
SDR 192 TDI (00000000000000000ddd77fc554000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc554000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc554000000000000000000000);
! 12e1 expect 21
SDR 192 TDI (00000000000000000ddd77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc55c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc55c000000000000000000000);
! 12e2 expect fb
SDR 192 TDI (00000000000000000ddd77fc574000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc574000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc574000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc574000000000000000000000);
! 12e3 expect 30
SDR 192 TDI (00000000000000000ddd77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc57c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc57c000000000000000000000);
! 12e4 expect fc
SDR 192 TDI (00000000000000000ddd77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc5d4000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc5d4000000000000000000000);
! 12e5 expect 44
SDR 192 TDI (00000000000000000ddd77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc5dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc5dc000000000000000000000);
! 12e6 expect 4f
SDR 192 TDI (00000000000000000ddd77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc5f4000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc5f4000000000000000000000);
! 12e7 expect 0f
SDR 192 TDI (00000000000000000ddd77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc5fc000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc5fc000000000000000000000);
! 12e8 expect 06
SDR 192 TDI (00000000000000000ddd77fc754000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc754000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc754000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc754000000000000000000000);
! 12e9 expect c7
SDR 192 TDI (00000000000000000ddd77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc75c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc75c000000000000000000000);
! 12ea expect 16
SDR 192 TDI (00000000000000000ddd77fc774000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc774000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc774000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc774000000000000000000000);
! 12eb expect d3
SDR 192 TDI (00000000000000000ddd77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc77c000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc77c000000000000000000000);
! 12ec expect 44
SDR 192 TDI (00000000000000000ddd77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc7d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc7d4000000000000000000000);
! 12ed expect 99
SDR 192 TDI (00000000000000000ddd77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc7dc000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc7dc000000000000000000000);
! 12ee expect 06
SDR 192 TDI (00000000000000000ddd77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc7f4000000000000000000000);
! 12ef expect 06
SDR 192 TDI (00000000000000000ddd77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fc7fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fc7fc000000000000000000000);
! 12f0 expect d2
SDR 192 TDI (00000000000000000ddd77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcd54000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcd54000000000000000000000);
! 12f1 expect 16
SDR 192 TDI (00000000000000000ddd77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcd5c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcd5c000000000000000000000);
! 12f2 expect d4
SDR 192 TDI (00000000000000000ddd77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcd74000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcd74000000000000000000000);
! 12f3 expect 44
SDR 192 TDI (00000000000000000ddd77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcd7c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcd7c000000000000000000000);
! 12f4 expect 99
SDR 192 TDI (00000000000000000ddd77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcdd4000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcdd4000000000000000000000);
! 12f5 expect 06
SDR 192 TDI (00000000000000000ddd77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcddc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcddc000000000000000000000);
! 12f6 expect 46
SDR 192 TDI (00000000000000000ddd77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcdf4000000000000000000000);
! 12f7 expect b0
SDR 192 TDI (00000000000000000ddd77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcdfc000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcdfc000000000000000000000);
! 12f8 expect 06
SDR 192 TDI (00000000000000000ddd77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcf54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcf54000000000000000000000);
! 12f9 expect 36
SDR 192 TDI (00000000000000000ddd77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcf5c000000000000000000000);
! 12fa expect 82
SDR 192 TDI (00000000000000000ddd77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcf74000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcf74000000000000000000000);
! 12fb expect cf
SDR 192 TDI (00000000000000000ddd77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcf7c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcf7c000000000000000000000);
! 12fc expect 08
SDR 192 TDI (00000000000000000ddd77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcfd4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcfd4000000000000000000000);
! 12fd expect 36
SDR 192 TDI (00000000000000000ddd77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcfdc000000000000000000000);
! 12fe expect 83
SDR 192 TDI (00000000000000000ddd77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcff4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcff4000000000000000000000);
! 12ff expect f9
SDR 192 TDI (00000000000000000ddd77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055d77fcffc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddd77fcffc000000000000000000000);
! 1300 expect 36
SDR 192 TDI (00000000000000000ddf7754554000000000000000000000);
SDR 192 TDI (0000000000000000055f7754554000000000000000000000);
SDR 192 TDI (0000000000000000055f7754554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754554000000000000000000000);
! 1301 expect 83
SDR 192 TDI (00000000000000000ddf775455c000000000000000000000);
SDR 192 TDI (0000000000000000055f775455c000000000000000000000);
SDR 192 TDI (0000000000000000055f775455c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775455c000000000000000000000);
! 1302 expect 46
SDR 192 TDI (00000000000000000ddf7754574000000000000000000000);
SDR 192 TDI (0000000000000000055f7754574000000000000000000000);
SDR 192 TDI (0000000000000000055f7754574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754574000000000000000000000);
! 1303 expect a3
SDR 192 TDI (00000000000000000ddf775457c000000000000000000000);
SDR 192 TDI (0000000000000000055f775457c000000000000000000000);
SDR 192 TDI (0000000000000000055f775457c000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775457c000000000000000000000);
! 1304 expect 06
SDR 192 TDI (00000000000000000ddf77545d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77545d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77545d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77545d4000000000000000000000);
! 1305 expect 68
SDR 192 TDI (00000000000000000ddf77545dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77545dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77545dc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77545dc000000000000000000000);
! 1306 expect 23
SDR 192 TDI (00000000000000000ddf77545f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77545f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77545f4000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77545f4000000000000000000000);
! 1307 expect 13
SDR 192 TDI (00000000000000000ddf77545fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77545fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77545fc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77545fc000000000000000000000);
! 1308 expect 3c
SDR 192 TDI (00000000000000000ddf7754754000000000000000000000);
SDR 192 TDI (0000000000000000055f7754754000000000000000000000);
SDR 192 TDI (0000000000000000055f7754754000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754754000000000000000000000);
! 1309 expect ac
SDR 192 TDI (00000000000000000ddf775475c000000000000000000000);
SDR 192 TDI (0000000000000000055f775475c000000000000000000000);
SDR 192 TDI (0000000000000000055f775475c000000000000000000000) TDO(000000000000000000000000000000000500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775475c000000000000000000000);
! 130a expect 68
SDR 192 TDI (00000000000000000ddf7754774000000000000000000000);
SDR 192 TDI (0000000000000000055f7754774000000000000000000000);
SDR 192 TDI (0000000000000000055f7754774000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754774000000000000000000000);
! 130b expect 34
SDR 192 TDI (00000000000000000ddf775477c000000000000000000000);
SDR 192 TDI (0000000000000000055f775477c000000000000000000000);
SDR 192 TDI (0000000000000000055f775477c000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775477c000000000000000000000);
! 130c expect 13
SDR 192 TDI (00000000000000000ddf77547d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77547d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77547d4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77547d4000000000000000000000);
! 130d expect 3c
SDR 192 TDI (00000000000000000ddf77547dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77547dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77547dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77547dc000000000000000000000);
! 130e expect a8
SDR 192 TDI (00000000000000000ddf77547f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77547f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77547f4000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77547f4000000000000000000000);
! 130f expect 48
SDR 192 TDI (00000000000000000ddf77547fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77547fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77547fc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77547fc000000000000000000000);
! 1310 expect 20
SDR 192 TDI (00000000000000000ddf7754d54000000000000000000000);
SDR 192 TDI (0000000000000000055f7754d54000000000000000000000);
SDR 192 TDI (0000000000000000055f7754d54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754d54000000000000000000000);
! 1311 expect 13
SDR 192 TDI (00000000000000000ddf7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7754d5c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754d5c000000000000000000000);
! 1312 expect 46
SDR 192 TDI (00000000000000000ddf7754d74000000000000000000000);
SDR 192 TDI (0000000000000000055f7754d74000000000000000000000);
SDR 192 TDI (0000000000000000055f7754d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754d74000000000000000000000);
! 1313 expect 1d
SDR 192 TDI (00000000000000000ddf7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7754d7c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754d7c000000000000000000000);
! 1314 expect 1d
SDR 192 TDI (00000000000000000ddf7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7754dd4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754dd4000000000000000000000);
! 1315 expect 36
SDR 192 TDI (00000000000000000ddf7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f7754ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754ddc000000000000000000000);
! 1316 expect 86
SDR 192 TDI (00000000000000000ddf7754df4000000000000000000000);
SDR 192 TDI (0000000000000000055f7754df4000000000000000000000);
SDR 192 TDI (0000000000000000055f7754df4000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754df4000000000000000000000);
! 1317 expect 2e
SDR 192 TDI (00000000000000000ddf7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f7754dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754dfc000000000000000000000);
! 1318 expect 21
SDR 192 TDI (00000000000000000ddf7754f54000000000000000000000);
SDR 192 TDI (0000000000000000055f7754f54000000000000000000000);
SDR 192 TDI (0000000000000000055f7754f54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754f54000000000000000000000);
! 1319 expect cf
SDR 192 TDI (00000000000000000ddf7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7754f5c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754f5c000000000000000000000);
! 131a expect 36
SDR 192 TDI (00000000000000000ddf7754f74000000000000000000000);
SDR 192 TDI (0000000000000000055f7754f74000000000000000000000);
SDR 192 TDI (0000000000000000055f7754f74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754f74000000000000000000000);
! 131b expect 83
SDR 192 TDI (00000000000000000ddf7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7754f7c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754f7c000000000000000000000);
! 131c expect f9
SDR 192 TDI (00000000000000000ddf7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7754fd4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754fd4000000000000000000000);
! 131d expect 44
SDR 192 TDI (00000000000000000ddf7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f7754fdc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754fdc000000000000000000000);
! 131e expect 23
SDR 192 TDI (00000000000000000ddf7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f7754ff4000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754ff4000000000000000000000);
! 131f expect 13
SDR 192 TDI (00000000000000000ddf7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f7754ffc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7754ffc000000000000000000000);
! 1320 expect 46
SDR 192 TDI (00000000000000000ddf775c554000000000000000000000);
SDR 192 TDI (0000000000000000055f775c554000000000000000000000);
SDR 192 TDI (0000000000000000055f775c554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c554000000000000000000000);
! 1321 expect cb
SDR 192 TDI (00000000000000000ddf775c55c000000000000000000000);
SDR 192 TDI (0000000000000000055f775c55c000000000000000000000);
SDR 192 TDI (0000000000000000055f775c55c000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c55c000000000000000000000);
! 1322 expect 06
SDR 192 TDI (00000000000000000ddf775c574000000000000000000000);
SDR 192 TDI (0000000000000000055f775c574000000000000000000000);
SDR 192 TDI (0000000000000000055f775c574000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c574000000000000000000000);
! 1323 expect 36
SDR 192 TDI (00000000000000000ddf775c57c000000000000000000000);
SDR 192 TDI (0000000000000000055f775c57c000000000000000000000);
SDR 192 TDI (0000000000000000055f775c57c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c57c000000000000000000000);
! 1324 expect 83
SDR 192 TDI (00000000000000000ddf775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f775c5d4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c5d4000000000000000000000);
! 1325 expect 46
SDR 192 TDI (00000000000000000ddf775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f775c5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c5dc000000000000000000000);
! 1326 expect 06
SDR 192 TDI (00000000000000000ddf775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f775c5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c5f4000000000000000000000);
! 1327 expect 07
SDR 192 TDI (00000000000000000ddf775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f775c5fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c5fc000000000000000000000);
! 1328 expect 48
SDR 192 TDI (00000000000000000ddf775c754000000000000000000000);
SDR 192 TDI (0000000000000000055f775c754000000000000000000000);
SDR 192 TDI (0000000000000000055f775c754000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c754000000000000000000000);
! 1329 expect 00
SDR 192 TDI (00000000000000000ddf775c75c000000000000000000000);
SDR 192 TDI (0000000000000000055f775c75c000000000000000000000);
SDR 192 TDI (0000000000000000055f775c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c75c000000000000000000000);
! 132a expect 13
SDR 192 TDI (00000000000000000ddf775c774000000000000000000000);
SDR 192 TDI (0000000000000000055f775c774000000000000000000000);
SDR 192 TDI (0000000000000000055f775c774000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c774000000000000000000000);
! 132b expect 46
SDR 192 TDI (00000000000000000ddf775c77c000000000000000000000);
SDR 192 TDI (0000000000000000055f775c77c000000000000000000000);
SDR 192 TDI (0000000000000000055f775c77c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c77c000000000000000000000);
! 132c expect 45
SDR 192 TDI (00000000000000000ddf775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f775c7d4000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c7d4000000000000000000000);
! 132d expect 13
SDR 192 TDI (00000000000000000ddf775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f775c7dc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c7dc000000000000000000000);
! 132e expect 46
SDR 192 TDI (00000000000000000ddf775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f775c7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c7f4000000000000000000000);
! 132f expect 3a
SDR 192 TDI (00000000000000000ddf775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f775c7fc000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775c7fc000000000000000000000);
! 1330 expect 0c
SDR 192 TDI (00000000000000000ddf775cd54000000000000000000000);
SDR 192 TDI (0000000000000000055f775cd54000000000000000000000);
SDR 192 TDI (0000000000000000055f775cd54000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cd54000000000000000000000);
! 1331 expect 44
SDR 192 TDI (00000000000000000ddf775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f775cd5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cd5c000000000000000000000);
! 1332 expect 4f
SDR 192 TDI (00000000000000000ddf775cd74000000000000000000000);
SDR 192 TDI (0000000000000000055f775cd74000000000000000000000);
SDR 192 TDI (0000000000000000055f775cd74000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cd74000000000000000000000);
! 1333 expect 0f
SDR 192 TDI (00000000000000000ddf775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f775cd7c000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cd7c000000000000000000000);
! 1334 expect 46
SDR 192 TDI (00000000000000000ddf775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f775cdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cdd4000000000000000000000);
! 1335 expect 45
SDR 192 TDI (00000000000000000ddf775cddc000000000000000000000);
SDR 192 TDI (0000000000000000055f775cddc000000000000000000000);
SDR 192 TDI (0000000000000000055f775cddc000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cddc000000000000000000000);
! 1336 expect 13
SDR 192 TDI (00000000000000000ddf775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f775cdf4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cdf4000000000000000000000);
! 1337 expect 46
SDR 192 TDI (00000000000000000ddf775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f775cdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cdfc000000000000000000000);
! 1338 expect 3a
SDR 192 TDI (00000000000000000ddf775cf54000000000000000000000);
SDR 192 TDI (0000000000000000055f775cf54000000000000000000000);
SDR 192 TDI (0000000000000000055f775cf54000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cf54000000000000000000000);
! 1339 expect 0c
SDR 192 TDI (00000000000000000ddf775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f775cf5c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cf5c000000000000000000000);
! 133a expect 2e
SDR 192 TDI (00000000000000000ddf775cf74000000000000000000000);
SDR 192 TDI (0000000000000000055f775cf74000000000000000000000);
SDR 192 TDI (0000000000000000055f775cf74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cf74000000000000000000000);
! 133b expect 21
SDR 192 TDI (00000000000000000ddf775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f775cf7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cf7c000000000000000000000);
! 133c expect 36
SDR 192 TDI (00000000000000000ddf775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f775cfd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cfd4000000000000000000000);
! 133d expect 83
SDR 192 TDI (00000000000000000ddf775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f775cfdc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cfdc000000000000000000000);
! 133e expect cf
SDR 192 TDI (00000000000000000ddf775cff4000000000000000000000);
SDR 192 TDI (0000000000000000055f775cff4000000000000000000000);
SDR 192 TDI (0000000000000000055f775cff4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cff4000000000000000000000);
! 133f expect 36
SDR 192 TDI (00000000000000000ddf775cffc000000000000000000000);
SDR 192 TDI (0000000000000000055f775cffc000000000000000000000);
SDR 192 TDI (0000000000000000055f775cffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf775cffc000000000000000000000);
! 1340 expect 82
SDR 192 TDI (00000000000000000ddf7774554000000000000000000000);
SDR 192 TDI (0000000000000000055f7774554000000000000000000000);
SDR 192 TDI (0000000000000000055f7774554000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774554000000000000000000000);
! 1341 expect f9
SDR 192 TDI (00000000000000000ddf777455c000000000000000000000);
SDR 192 TDI (0000000000000000055f777455c000000000000000000000);
SDR 192 TDI (0000000000000000055f777455c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777455c000000000000000000000);
! 1342 expect 44
SDR 192 TDI (00000000000000000ddf7774574000000000000000000000);
SDR 192 TDI (0000000000000000055f7774574000000000000000000000);
SDR 192 TDI (0000000000000000055f7774574000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774574000000000000000000000);
! 1343 expect f6
SDR 192 TDI (00000000000000000ddf777457c000000000000000000000);
SDR 192 TDI (0000000000000000055f777457c000000000000000000000);
SDR 192 TDI (0000000000000000055f777457c000000000000000000000) TDO(0000000000000000000000000000000011400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777457c000000000000000000000);
! 1344 expect 12
SDR 192 TDI (00000000000000000ddf77745d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77745d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77745d4000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77745d4000000000000000000000);
! 1345 expect 36
SDR 192 TDI (00000000000000000ddf77745dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77745dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77745dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77745dc000000000000000000000);
! 1346 expect 50
SDR 192 TDI (00000000000000000ddf77745f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77745f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77745f4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77745f4000000000000000000000);
! 1347 expect c7
SDR 192 TDI (00000000000000000ddf77745fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77745fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77745fc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77745fc000000000000000000000);
! 1348 expect 86
SDR 192 TDI (00000000000000000ddf7774754000000000000000000000);
SDR 192 TDI (0000000000000000055f7774754000000000000000000000);
SDR 192 TDI (0000000000000000055f7774754000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774754000000000000000000000);
! 1349 expect f0
SDR 192 TDI (00000000000000000ddf777475c000000000000000000000);
SDR 192 TDI (0000000000000000055f777475c000000000000000000000);
SDR 192 TDI (0000000000000000055f777475c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777475c000000000000000000000);
! 134a expect c7
SDR 192 TDI (00000000000000000ddf7774774000000000000000000000);
SDR 192 TDI (0000000000000000055f7774774000000000000000000000);
SDR 192 TDI (0000000000000000055f7774774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774774000000000000000000000);
! 134b expect 3c
SDR 192 TDI (00000000000000000ddf777477c000000000000000000000);
SDR 192 TDI (0000000000000000055f777477c000000000000000000000);
SDR 192 TDI (0000000000000000055f777477c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777477c000000000000000000000);
! 134c expect a4
SDR 192 TDI (00000000000000000ddf77747d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77747d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77747d4000000000000000000000) TDO(000000000000000000000000000000000100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77747d4000000000000000000000);
! 134d expect 48
SDR 192 TDI (00000000000000000ddf77747dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77747dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77747dc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77747dc000000000000000000000);
! 134e expect 61
SDR 192 TDI (00000000000000000ddf77747f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77747f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77747f4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77747f4000000000000000000000);
! 134f expect 13
SDR 192 TDI (00000000000000000ddf77747fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77747fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77747fc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77747fc000000000000000000000);
! 1350 expect 36
SDR 192 TDI (00000000000000000ddf7774d54000000000000000000000);
SDR 192 TDI (0000000000000000055f7774d54000000000000000000000);
SDR 192 TDI (0000000000000000055f7774d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774d54000000000000000000000);
! 1351 expect 50
SDR 192 TDI (00000000000000000ddf7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7774d5c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774d5c000000000000000000000);
! 1352 expect cf
SDR 192 TDI (00000000000000000ddf7774d74000000000000000000000);
SDR 192 TDI (0000000000000000055f7774d74000000000000000000000);
SDR 192 TDI (0000000000000000055f7774d74000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774d74000000000000000000000);
! 1353 expect 09
SDR 192 TDI (00000000000000000ddf7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7774d7c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774d7c000000000000000000000);
! 1354 expect f9
SDR 192 TDI (00000000000000000ddf7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7774dd4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774dd4000000000000000000000);
! 1355 expect 46
SDR 192 TDI (00000000000000000ddf7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f7774ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774ddc000000000000000000000);
! 1356 expect 70
SDR 192 TDI (00000000000000000ddf7774df4000000000000000000000);
SDR 192 TDI (0000000000000000055f7774df4000000000000000000000);
SDR 192 TDI (0000000000000000055f7774df4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774df4000000000000000000000);
! 1357 expect 13
SDR 192 TDI (00000000000000000ddf7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f7774dfc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774dfc000000000000000000000);
! 1358 expect 46
SDR 192 TDI (00000000000000000ddf7774f54000000000000000000000);
SDR 192 TDI (0000000000000000055f7774f54000000000000000000000);
SDR 192 TDI (0000000000000000055f7774f54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774f54000000000000000000000);
! 1359 expect 98
SDR 192 TDI (00000000000000000ddf7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f7774f5c000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774f5c000000000000000000000);
! 135a expect 07
SDR 192 TDI (00000000000000000ddf7774f74000000000000000000000);
SDR 192 TDI (0000000000000000055f7774f74000000000000000000000);
SDR 192 TDI (0000000000000000055f7774f74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774f74000000000000000000000);
! 135b expect 36
SDR 192 TDI (00000000000000000ddf7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f7774f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774f7c000000000000000000000);
! 135c expect 54
SDR 192 TDI (00000000000000000ddf7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f7774fd4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774fd4000000000000000000000);
! 135d expect f8
SDR 192 TDI (00000000000000000ddf7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f7774fdc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774fdc000000000000000000000);
! 135e expect 44
SDR 192 TDI (00000000000000000ddf7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f7774ff4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774ff4000000000000000000000);
! 135f expect 2d
SDR 192 TDI (00000000000000000ddf7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f7774ffc000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf7774ffc000000000000000000000);
! 1360 expect 14
SDR 192 TDI (00000000000000000ddf777c554000000000000000000000);
SDR 192 TDI (0000000000000000055f777c554000000000000000000000);
SDR 192 TDI (0000000000000000055f777c554000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c554000000000000000000000);
! 1361 expect 36
SDR 192 TDI (00000000000000000ddf777c55c000000000000000000000);
SDR 192 TDI (0000000000000000055f777c55c000000000000000000000);
SDR 192 TDI (0000000000000000055f777c55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c55c000000000000000000000);
! 1362 expect 64
SDR 192 TDI (00000000000000000ddf777c574000000000000000000000);
SDR 192 TDI (0000000000000000055f777c574000000000000000000000);
SDR 192 TDI (0000000000000000055f777c574000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c574000000000000000000000);
! 1363 expect 2e
SDR 192 TDI (00000000000000000ddf777c57c000000000000000000000);
SDR 192 TDI (0000000000000000055f777c57c000000000000000000000);
SDR 192 TDI (0000000000000000055f777c57c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c57c000000000000000000000);
! 1364 expect 21
SDR 192 TDI (00000000000000000ddf777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f777c5d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c5d4000000000000000000000);
! 1365 expect 06
SDR 192 TDI (00000000000000000ddf777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f777c5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c5dc000000000000000000000);
! 1366 expect bf
SDR 192 TDI (00000000000000000ddf777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f777c5f4000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c5f4000000000000000000000);
! 1367 expect 46
SDR 192 TDI (00000000000000000ddf777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f777c5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c5fc000000000000000000000);
! 1368 expect 85
SDR 192 TDI (00000000000000000ddf777c754000000000000000000000);
SDR 192 TDI (0000000000000000055f777c754000000000000000000000);
SDR 192 TDI (0000000000000000055f777c754000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c754000000000000000000000);
! 1369 expect 07
SDR 192 TDI (00000000000000000ddf777c75c000000000000000000000);
SDR 192 TDI (0000000000000000055f777c75c000000000000000000000);
SDR 192 TDI (0000000000000000055f777c75c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c75c000000000000000000000);
! 136a expect 46
SDR 192 TDI (00000000000000000ddf777c774000000000000000000000);
SDR 192 TDI (0000000000000000055f777c774000000000000000000000);
SDR 192 TDI (0000000000000000055f777c774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c774000000000000000000000);
! 136b expect 0f
SDR 192 TDI (00000000000000000ddf777c77c000000000000000000000);
SDR 192 TDI (0000000000000000055f777c77c000000000000000000000);
SDR 192 TDI (0000000000000000055f777c77c000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c77c000000000000000000000);
! 136c expect 07
SDR 192 TDI (00000000000000000ddf777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f777c7d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c7d4000000000000000000000);
! 136d expect 44
SDR 192 TDI (00000000000000000ddf777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f777c7dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c7dc000000000000000000000);
! 136e expect 1d
SDR 192 TDI (00000000000000000ddf777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f777c7f4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c7f4000000000000000000000);
! 136f expect 17
SDR 192 TDI (00000000000000000ddf777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f777c7fc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777c7fc000000000000000000000);
! 1370 expect 2e
SDR 192 TDI (00000000000000000ddf777cd54000000000000000000000);
SDR 192 TDI (0000000000000000055f777cd54000000000000000000000);
SDR 192 TDI (0000000000000000055f777cd54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cd54000000000000000000000);
! 1371 expect 20
SDR 192 TDI (00000000000000000ddf777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f777cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cd5c000000000000000000000);
! 1372 expect 44
SDR 192 TDI (00000000000000000ddf777cd74000000000000000000000);
SDR 192 TDI (0000000000000000055f777cd74000000000000000000000);
SDR 192 TDI (0000000000000000055f777cd74000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cd74000000000000000000000);
! 1373 expect b4
SDR 192 TDI (00000000000000000ddf777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f777cd7c000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cd7c000000000000000000000);
! 1374 expect 0a
SDR 192 TDI (00000000000000000ddf777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f777cdd4000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cdd4000000000000000000000);
! 1375 expect 36
SDR 192 TDI (00000000000000000ddf777cddc000000000000000000000);
SDR 192 TDI (0000000000000000055f777cddc000000000000000000000);
SDR 192 TDI (0000000000000000055f777cddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cddc000000000000000000000);
! 1376 expect 64
SDR 192 TDI (00000000000000000ddf777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f777cdf4000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cdf4000000000000000000000);
! 1377 expect 2e
SDR 192 TDI (00000000000000000ddf777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f777cdfc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cdfc000000000000000000000);
! 1378 expect 21
SDR 192 TDI (00000000000000000ddf777cf54000000000000000000000);
SDR 192 TDI (0000000000000000055f777cf54000000000000000000000);
SDR 192 TDI (0000000000000000055f777cf54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cf54000000000000000000000);
! 1379 expect 3e
SDR 192 TDI (00000000000000000ddf777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f777cf5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cf5c000000000000000000000);
! 137a expect 00
SDR 192 TDI (00000000000000000ddf777cf74000000000000000000000);
SDR 192 TDI (0000000000000000055f777cf74000000000000000000000);
SDR 192 TDI (0000000000000000055f777cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cf74000000000000000000000);
! 137b expect 36
SDR 192 TDI (00000000000000000ddf777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f777cf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cf7c000000000000000000000);
! 137c expect 66
SDR 192 TDI (00000000000000000ddf777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f777cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cfd4000000000000000000000);
! 137d expect 3e
SDR 192 TDI (00000000000000000ddf777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f777cfdc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cfdc000000000000000000000);
! 137e expect 00
SDR 192 TDI (00000000000000000ddf777cff4000000000000000000000);
SDR 192 TDI (0000000000000000055f777cff4000000000000000000000);
SDR 192 TDI (0000000000000000055f777cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cff4000000000000000000000);
! 137f expect 36
SDR 192 TDI (00000000000000000ddf777cffc000000000000000000000);
SDR 192 TDI (0000000000000000055f777cffc000000000000000000000);
SDR 192 TDI (0000000000000000055f777cffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf777cffc000000000000000000000);
! 1380 expect 85
SDR 192 TDI (00000000000000000ddf77d4554000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4554000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4554000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4554000000000000000000000);
! 1381 expect 2e
SDR 192 TDI (00000000000000000ddf77d455c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d455c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d455c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d455c000000000000000000000);
! 1382 expect 22
SDR 192 TDI (00000000000000000ddf77d4574000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4574000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4574000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4574000000000000000000000);
! 1383 expect cf
SDR 192 TDI (00000000000000000ddf77d457c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d457c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d457c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d457c000000000000000000000);
! 1384 expect 08
SDR 192 TDI (00000000000000000ddf77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d45d4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d45d4000000000000000000000);
! 1385 expect f9
SDR 192 TDI (00000000000000000ddf77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d45dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d45dc000000000000000000000);
! 1386 expect 36
SDR 192 TDI (00000000000000000ddf77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d45f4000000000000000000000);
! 1387 expect f0
SDR 192 TDI (00000000000000000ddf77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d45fc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d45fc000000000000000000000);
! 1388 expect 2e
SDR 192 TDI (00000000000000000ddf77d4754000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4754000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4754000000000000000000000);
! 1389 expect 21
SDR 192 TDI (00000000000000000ddf77d475c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d475c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d475c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d475c000000000000000000000);
! 138a expect df
SDR 192 TDI (00000000000000000ddf77d4774000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4774000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4774000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4774000000000000000000000);
! 138b expect 30
SDR 192 TDI (00000000000000000ddf77d477c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d477c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d477c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d477c000000000000000000000);
! 138c expect e7
SDR 192 TDI (00000000000000000ddf77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d47d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d47d4000000000000000000000);
! 138d expect c1
SDR 192 TDI (00000000000000000ddf77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d47dc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d47dc000000000000000000000);
! 138e expect 02
SDR 192 TDI (00000000000000000ddf77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d47f4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d47f4000000000000000000000);
! 138f expect 02
SDR 192 TDI (00000000000000000ddf77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d47fc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d47fc000000000000000000000);
! 1390 expect 04
SDR 192 TDI (00000000000000000ddf77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4d54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4d54000000000000000000000);
! 1391 expect 5c
SDR 192 TDI (00000000000000000ddf77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4d5c000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4d5c000000000000000000000);
! 1392 expect f0
SDR 192 TDI (00000000000000000ddf77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4d74000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4d74000000000000000000000);
! 1393 expect 2e
SDR 192 TDI (00000000000000000ddf77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4d7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4d7c000000000000000000000);
! 1394 expect 22
SDR 192 TDI (00000000000000000ddf77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4dd4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4dd4000000000000000000000);
! 1395 expect fb
SDR 192 TDI (00000000000000000ddf77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4ddc000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4ddc000000000000000000000);
! 1396 expect 30
SDR 192 TDI (00000000000000000ddf77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4df4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4df4000000000000000000000);
! 1397 expect fc
SDR 192 TDI (00000000000000000ddf77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4dfc000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4dfc000000000000000000000);
! 1398 expect 36
SDR 192 TDI (00000000000000000ddf77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4f54000000000000000000000);
! 1399 expect d5
SDR 192 TDI (00000000000000000ddf77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4f5c000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4f5c000000000000000000000);
! 139a expect 2e
SDR 192 TDI (00000000000000000ddf77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4f74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4f74000000000000000000000);
! 139b expect 20
SDR 192 TDI (00000000000000000ddf77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4f7c000000000000000000000);
! 139c expect 46
SDR 192 TDI (00000000000000000ddf77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4fd4000000000000000000000);
! 139d expect 0b
SDR 192 TDI (00000000000000000ddf77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4fdc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4fdc000000000000000000000);
! 139e expect 0f
SDR 192 TDI (00000000000000000ddf77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4ff4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4ff4000000000000000000000);
! 139f expect c4
SDR 192 TDI (00000000000000000ddf77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f77d4ffc000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77d4ffc000000000000000000000);
! 13a0 expect a0
SDR 192 TDI (00000000000000000ddf77dc554000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc554000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc554000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc554000000000000000000000);
! 13a1 expect 48
SDR 192 TDI (00000000000000000ddf77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc55c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc55c000000000000000000000);
! 13a2 expect ab
SDR 192 TDI (00000000000000000ddf77dc574000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc574000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc574000000000000000000000) TDO(000000000000000000000000000000000450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc574000000000000000000000);
! 13a3 expect 13
SDR 192 TDI (00000000000000000ddf77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc57c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc57c000000000000000000000);
! 13a4 expect 06
SDR 192 TDI (00000000000000000ddf77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc5d4000000000000000000000);
! 13a5 expect c6
SDR 192 TDI (00000000000000000ddf77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc5dc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc5dc000000000000000000000);
! 13a6 expect 16
SDR 192 TDI (00000000000000000ddf77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc5f4000000000000000000000);
! 13a7 expect c5
SDR 192 TDI (00000000000000000ddf77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc5fc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc5fc000000000000000000000);
! 13a8 expect 44
SDR 192 TDI (00000000000000000ddf77dc754000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc754000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc754000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc754000000000000000000000);
! 13a9 expect 99
SDR 192 TDI (00000000000000000ddf77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc75c000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc75c000000000000000000000);
! 13aa expect 06
SDR 192 TDI (00000000000000000ddf77dc774000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc774000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc774000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc774000000000000000000000);
! 13ab expect 36
SDR 192 TDI (00000000000000000ddf77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc77c000000000000000000000);
! 13ac expect 82
SDR 192 TDI (00000000000000000ddf77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc7d4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc7d4000000000000000000000);
! 13ad expect 2e
SDR 192 TDI (00000000000000000ddf77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc7dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc7dc000000000000000000000);
! 13ae expect 21
SDR 192 TDI (00000000000000000ddf77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc7f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc7f4000000000000000000000);
! 13af expect cf
SDR 192 TDI (00000000000000000ddf77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dc7fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dc7fc000000000000000000000);
! 13b0 expect 08
SDR 192 TDI (00000000000000000ddf77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcd54000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcd54000000000000000000000);
! 13b1 expect 36
SDR 192 TDI (00000000000000000ddf77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcd5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcd5c000000000000000000000);
! 13b2 expect 84
SDR 192 TDI (00000000000000000ddf77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcd74000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcd74000000000000000000000);
! 13b3 expect f9
SDR 192 TDI (00000000000000000ddf77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcd7c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcd7c000000000000000000000);
! 13b4 expect 36
SDR 192 TDI (00000000000000000ddf77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcdd4000000000000000000000);
! 13b5 expect 83
SDR 192 TDI (00000000000000000ddf77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcddc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcddc000000000000000000000);
! 13b6 expect fc
SDR 192 TDI (00000000000000000ddf77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcdf4000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcdf4000000000000000000000);
! 13b7 expect 36
SDR 192 TDI (00000000000000000ddf77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcdfc000000000000000000000);
! 13b8 expect 84
SDR 192 TDI (00000000000000000ddf77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcf54000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcf54000000000000000000000);
! 13b9 expect 46
SDR 192 TDI (00000000000000000ddf77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcf5c000000000000000000000);
! 13ba expect a3
SDR 192 TDI (00000000000000000ddf77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcf74000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcf74000000000000000000000);
! 13bb expect 06
SDR 192 TDI (00000000000000000ddf77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcf7c000000000000000000000);
! 13bc expect 68
SDR 192 TDI (00000000000000000ddf77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcfd4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcfd4000000000000000000000);
! 13bd expect c9
SDR 192 TDI (00000000000000000ddf77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcfdc000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcfdc000000000000000000000);
! 13be expect 13
SDR 192 TDI (00000000000000000ddf77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcff4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcff4000000000000000000000);
! 13bf expect 3c
SDR 192 TDI (00000000000000000ddf77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055f77dcffc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77dcffc000000000000000000000);
! 13c0 expect bd
SDR 192 TDI (00000000000000000ddf77f4554000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4554000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4554000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4554000000000000000000000);
! 13c1 expect 68
SDR 192 TDI (00000000000000000ddf77f455c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f455c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f455c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f455c000000000000000000000);
! 13c2 expect d4
SDR 192 TDI (00000000000000000ddf77f4574000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4574000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4574000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4574000000000000000000000);
! 13c3 expect 13
SDR 192 TDI (00000000000000000ddf77f457c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f457c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f457c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f457c000000000000000000000);
! 13c4 expect 36
SDR 192 TDI (00000000000000000ddf77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f45d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f45d4000000000000000000000);
! 13c5 expect 64
SDR 192 TDI (00000000000000000ddf77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f45dc000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f45dc000000000000000000000);
! 13c6 expect 46
SDR 192 TDI (00000000000000000ddf77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f45f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f45f4000000000000000000000);
! 13c7 expect cf
SDR 192 TDI (00000000000000000ddf77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f45fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f45fc000000000000000000000);
! 13c8 expect 06
SDR 192 TDI (00000000000000000ddf77f4754000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4754000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4754000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4754000000000000000000000);
! 13c9 expect 36
SDR 192 TDI (00000000000000000ddf77f475c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f475c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f475c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f475c000000000000000000000);
! 13ca expect 84
SDR 192 TDI (00000000000000000ddf77f4774000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4774000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4774000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4774000000000000000000000);
! 13cb expect 46
SDR 192 TDI (00000000000000000ddf77f477c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f477c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f477c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f477c000000000000000000000);
! 13cc expect 06
SDR 192 TDI (00000000000000000ddf77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f47d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f47d4000000000000000000000);
! 13cd expect 07
SDR 192 TDI (00000000000000000ddf77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f47dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f47dc000000000000000000000);
! 13ce expect 48
SDR 192 TDI (00000000000000000ddf77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f47f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f47f4000000000000000000000);
! 13cf expect b7
SDR 192 TDI (00000000000000000ddf77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f47fc000000000000000000000) TDO(000000000000000000000000000000001150000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f47fc000000000000000000000);
! 13d0 expect 13
SDR 192 TDI (00000000000000000ddf77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4d54000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4d54000000000000000000000);
! 13d1 expect 44
SDR 192 TDI (00000000000000000ddf77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4d5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4d5c000000000000000000000);
! 13d2 expect a4
SDR 192 TDI (00000000000000000ddf77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4d74000000000000000000000) TDO(000000000000000000000000000000000100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4d74000000000000000000000);
! 13d3 expect 13
SDR 192 TDI (00000000000000000ddf77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4d7c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4d7c000000000000000000000);
! 13d4 expect 36
SDR 192 TDI (00000000000000000ddf77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4dd4000000000000000000000);
! 13d5 expect 84
SDR 192 TDI (00000000000000000ddf77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4ddc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4ddc000000000000000000000);
! 13d6 expect cf
SDR 192 TDI (00000000000000000ddf77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4df4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4df4000000000000000000000);
! 13d7 expect 08
SDR 192 TDI (00000000000000000ddf77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4dfc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4dfc000000000000000000000);
! 13d8 expect 36
SDR 192 TDI (00000000000000000ddf77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4f54000000000000000000000);
! 13d9 expect be
SDR 192 TDI (00000000000000000ddf77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4f5c000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4f5c000000000000000000000);
! 13da expect f9
SDR 192 TDI (00000000000000000ddf77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4f74000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4f74000000000000000000000);
! 13db expect 36
SDR 192 TDI (00000000000000000ddf77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4f7c000000000000000000000);
! 13dc expect 83
SDR 192 TDI (00000000000000000ddf77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4fd4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4fd4000000000000000000000);
! 13dd expect cf
SDR 192 TDI (00000000000000000ddf77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4fdc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4fdc000000000000000000000);
! 13de expect 09
SDR 192 TDI (00000000000000000ddf77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4ff4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4ff4000000000000000000000);
! 13df expect 36
SDR 192 TDI (00000000000000000ddf77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055f77f4ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77f4ffc000000000000000000000);
! 13e0 expect bf
SDR 192 TDI (00000000000000000ddf77fc554000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc554000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc554000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc554000000000000000000000);
! 13e1 expect f9
SDR 192 TDI (00000000000000000ddf77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc55c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc55c000000000000000000000);
! 13e2 expect 46
SDR 192 TDI (00000000000000000ddf77fc574000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc574000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc574000000000000000000000);
! 13e3 expect a1
SDR 192 TDI (00000000000000000ddf77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc57c000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc57c000000000000000000000);
! 13e4 expect 07
SDR 192 TDI (00000000000000000ddf77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc5d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc5d4000000000000000000000);
! 13e5 expect 46
SDR 192 TDI (00000000000000000ddf77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc5dc000000000000000000000);
! 13e6 expect b7
SDR 192 TDI (00000000000000000ddf77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc5f4000000000000000000000) TDO(000000000000000000000000000000001150000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc5f4000000000000000000000);
! 13e7 expect 0c
SDR 192 TDI (00000000000000000ddf77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc5fc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc5fc000000000000000000000);
! 13e8 expect 36
SDR 192 TDI (00000000000000000ddf77fc754000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc754000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc754000000000000000000000);
! 13e9 expect 64
SDR 192 TDI (00000000000000000ddf77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc75c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc75c000000000000000000000);
! 13ea expect 2e
SDR 192 TDI (00000000000000000ddf77fc774000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc774000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc774000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc774000000000000000000000);
! 13eb expect 21
SDR 192 TDI (00000000000000000ddf77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc77c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc77c000000000000000000000);
! 13ec expect c7
SDR 192 TDI (00000000000000000ddf77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc7d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc7d4000000000000000000000);
! 13ed expect 3c
SDR 192 TDI (00000000000000000ddf77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc7dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc7dc000000000000000000000);
! 13ee expect 01
SDR 192 TDI (00000000000000000ddf77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc7f4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc7f4000000000000000000000);
! 13ef expect 48
SDR 192 TDI (00000000000000000ddf77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fc7fc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fc7fc000000000000000000000);
! 13f0 expect 95
SDR 192 TDI (00000000000000000ddf77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcd54000000000000000000000) TDO(000000000000000000000000000000001110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcd54000000000000000000000);
! 13f1 expect 1b
SDR 192 TDI (00000000000000000ddf77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcd5c000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcd5c000000000000000000000);
! 13f2 expect 36
SDR 192 TDI (00000000000000000ddf77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcd74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcd74000000000000000000000);
! 13f3 expect 66
SDR 192 TDI (00000000000000000ddf77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcd7c000000000000000000000);
! 13f4 expect 3e
SDR 192 TDI (00000000000000000ddf77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcdd4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcdd4000000000000000000000);
! 13f5 expect 00
SDR 192 TDI (00000000000000000ddf77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcddc000000000000000000000);
! 13f6 expect 44
SDR 192 TDI (00000000000000000ddf77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcdf4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcdf4000000000000000000000);
! 13f7 expect 95
SDR 192 TDI (00000000000000000ddf77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcdfc000000000000000000000) TDO(000000000000000000000000000000001110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcdfc000000000000000000000);
! 13f8 expect 1b
SDR 192 TDI (00000000000000000ddf77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcf54000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcf54000000000000000000000);
! 13f9 expect 36
SDR 192 TDI (00000000000000000ddf77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcf5c000000000000000000000);
! 13fa expect 56
SDR 192 TDI (00000000000000000ddf77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcf74000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcf74000000000000000000000);
! 13fb expect 2e
SDR 192 TDI (00000000000000000ddf77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcf7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcf7c000000000000000000000);
! 13fc expect 20
SDR 192 TDI (00000000000000000ddf77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcfd4000000000000000000000);
! 13fd expect c7
SDR 192 TDI (00000000000000000ddf77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcfdc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcfdc000000000000000000000);
! 13fe expect 36
SDR 192 TDI (00000000000000000ddf77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcff4000000000000000000000);
! 13ff expect 40
SDR 192 TDI (00000000000000000ddf77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055f77fcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddf77fcffc000000000000000000000);
! 1400 expect f8
SDR 192 TDI (00000000000000000fd57754554000000000000000000000);
SDR 192 TDI (000000000000000007557754554000000000000000000000);
SDR 192 TDI (000000000000000007557754554000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754554000000000000000000000);
! 1401 expect a0
SDR 192 TDI (00000000000000000fd5775455c000000000000000000000);
SDR 192 TDI (00000000000000000755775455c000000000000000000000);
SDR 192 TDI (00000000000000000755775455c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775455c000000000000000000000);
! 1402 expect 72
SDR 192 TDI (00000000000000000fd57754574000000000000000000000);
SDR 192 TDI (000000000000000007557754574000000000000000000000);
SDR 192 TDI (000000000000000007557754574000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754574000000000000000000000);
! 1403 expect 7b
SDR 192 TDI (00000000000000000fd5775457c000000000000000000000);
SDR 192 TDI (00000000000000000755775457c000000000000000000000);
SDR 192 TDI (00000000000000000755775457c000000000000000000000) TDO(000000000000000000000000000000001450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775457c000000000000000000000);
! 1404 expect 14
SDR 192 TDI (00000000000000000fd577545d4000000000000000000000);
SDR 192 TDI (0000000000000000075577545d4000000000000000000000);
SDR 192 TDI (0000000000000000075577545d4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577545d4000000000000000000000);
! 1405 expect 36
SDR 192 TDI (00000000000000000fd577545dc000000000000000000000);
SDR 192 TDI (0000000000000000075577545dc000000000000000000000);
SDR 192 TDI (0000000000000000075577545dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577545dc000000000000000000000);
! 1406 expect 57
SDR 192 TDI (00000000000000000fd577545f4000000000000000000000);
SDR 192 TDI (0000000000000000075577545f4000000000000000000000);
SDR 192 TDI (0000000000000000075577545f4000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577545f4000000000000000000000);
! 1407 expect 06
SDR 192 TDI (00000000000000000fd577545fc000000000000000000000);
SDR 192 TDI (0000000000000000075577545fc000000000000000000000);
SDR 192 TDI (0000000000000000075577545fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577545fc000000000000000000000);
! 1408 expect 17
SDR 192 TDI (00000000000000000fd57754754000000000000000000000);
SDR 192 TDI (000000000000000007557754754000000000000000000000);
SDR 192 TDI (000000000000000007557754754000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754754000000000000000000000);
! 1409 expect cf
SDR 192 TDI (00000000000000000fd5775475c000000000000000000000);
SDR 192 TDI (00000000000000000755775475c000000000000000000000);
SDR 192 TDI (00000000000000000755775475c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775475c000000000000000000000);
! 140a expect 08
SDR 192 TDI (00000000000000000fd57754774000000000000000000000);
SDR 192 TDI (000000000000000007557754774000000000000000000000);
SDR 192 TDI (000000000000000007557754774000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754774000000000000000000000);
! 140b expect 09
SDR 192 TDI (00000000000000000fd5775477c000000000000000000000);
SDR 192 TDI (00000000000000000755775477c000000000000000000000);
SDR 192 TDI (00000000000000000755775477c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775477c000000000000000000000);
! 140c expect 70
SDR 192 TDI (00000000000000000fd577547d4000000000000000000000);
SDR 192 TDI (0000000000000000075577547d4000000000000000000000);
SDR 192 TDI (0000000000000000075577547d4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577547d4000000000000000000000);
! 140d expect 22
SDR 192 TDI (00000000000000000fd577547dc000000000000000000000);
SDR 192 TDI (0000000000000000075577547dc000000000000000000000);
SDR 192 TDI (0000000000000000075577547dc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577547dc000000000000000000000);
! 140e expect 14
SDR 192 TDI (00000000000000000fd577547f4000000000000000000000);
SDR 192 TDI (0000000000000000075577547f4000000000000000000000);
SDR 192 TDI (0000000000000000075577547f4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577547f4000000000000000000000);
! 140f expect 91
SDR 192 TDI (00000000000000000fd577547fc000000000000000000000);
SDR 192 TDI (0000000000000000075577547fc000000000000000000000);
SDR 192 TDI (0000000000000000075577547fc000000000000000000000) TDO(000000000000000000000000000000001010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577547fc000000000000000000000);
! 1410 expect 70
SDR 192 TDI (00000000000000000fd57754d54000000000000000000000);
SDR 192 TDI (000000000000000007557754d54000000000000000000000);
SDR 192 TDI (000000000000000007557754d54000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754d54000000000000000000000);
! 1411 expect f7
SDR 192 TDI (00000000000000000fd57754d5c000000000000000000000);
SDR 192 TDI (000000000000000007557754d5c000000000000000000000);
SDR 192 TDI (000000000000000007557754d5c000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754d5c000000000000000000000);
! 1412 expect 0e
SDR 192 TDI (00000000000000000fd57754d74000000000000000000000);
SDR 192 TDI (000000000000000007557754d74000000000000000000000);
SDR 192 TDI (000000000000000007557754d74000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754d74000000000000000000000);
! 1413 expect d0
SDR 192 TDI (00000000000000000fd57754d7c000000000000000000000);
SDR 192 TDI (000000000000000007557754d7c000000000000000000000);
SDR 192 TDI (000000000000000007557754d7c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754d7c000000000000000000000);
! 1414 expect 36
SDR 192 TDI (00000000000000000fd57754dd4000000000000000000000);
SDR 192 TDI (000000000000000007557754dd4000000000000000000000);
SDR 192 TDI (000000000000000007557754dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754dd4000000000000000000000);
! 1415 expect 56
SDR 192 TDI (00000000000000000fd57754ddc000000000000000000000);
SDR 192 TDI (000000000000000007557754ddc000000000000000000000);
SDR 192 TDI (000000000000000007557754ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754ddc000000000000000000000);
! 1416 expect 0e
SDR 192 TDI (00000000000000000fd57754df4000000000000000000000);
SDR 192 TDI (000000000000000007557754df4000000000000000000000);
SDR 192 TDI (000000000000000007557754df4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754df4000000000000000000000);
! 1417 expect 03
SDR 192 TDI (00000000000000000fd57754dfc000000000000000000000);
SDR 192 TDI (000000000000000007557754dfc000000000000000000000);
SDR 192 TDI (000000000000000007557754dfc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754dfc000000000000000000000);
! 1418 expect 46
SDR 192 TDI (00000000000000000fd57754f54000000000000000000000);
SDR 192 TDI (000000000000000007557754f54000000000000000000000);
SDR 192 TDI (000000000000000007557754f54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754f54000000000000000000000);
! 1419 expect 82
SDR 192 TDI (00000000000000000fd57754f5c000000000000000000000);
SDR 192 TDI (000000000000000007557754f5c000000000000000000000);
SDR 192 TDI (000000000000000007557754f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754f5c000000000000000000000);
! 141a expect 16
SDR 192 TDI (00000000000000000fd57754f74000000000000000000000);
SDR 192 TDI (000000000000000007557754f74000000000000000000000);
SDR 192 TDI (000000000000000007557754f74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754f74000000000000000000000);
! 141b expect 11
SDR 192 TDI (00000000000000000fd57754f7c000000000000000000000);
SDR 192 TDI (000000000000000007557754f7c000000000000000000000);
SDR 192 TDI (000000000000000007557754f7c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754f7c000000000000000000000);
! 141c expect 48
SDR 192 TDI (00000000000000000fd57754fd4000000000000000000000);
SDR 192 TDI (000000000000000007557754fd4000000000000000000000);
SDR 192 TDI (000000000000000007557754fd4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754fd4000000000000000000000);
! 141d expect 14
SDR 192 TDI (00000000000000000fd57754fdc000000000000000000000);
SDR 192 TDI (000000000000000007557754fdc000000000000000000000);
SDR 192 TDI (000000000000000007557754fdc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754fdc000000000000000000000);
! 141e expect 14
SDR 192 TDI (00000000000000000fd57754ff4000000000000000000000);
SDR 192 TDI (000000000000000007557754ff4000000000000000000000);
SDR 192 TDI (000000000000000007557754ff4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754ff4000000000000000000000);
! 141f expect 44
SDR 192 TDI (00000000000000000fd57754ffc000000000000000000000);
SDR 192 TDI (000000000000000007557754ffc000000000000000000000);
SDR 192 TDI (000000000000000007557754ffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57754ffc000000000000000000000);
! 1420 expect 76
SDR 192 TDI (00000000000000000fd5775c554000000000000000000000);
SDR 192 TDI (00000000000000000755775c554000000000000000000000);
SDR 192 TDI (00000000000000000755775c554000000000000000000000) TDO(000000000000000000000000000000001140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c554000000000000000000000);
! 1421 expect 14
SDR 192 TDI (00000000000000000fd5775c55c000000000000000000000);
SDR 192 TDI (00000000000000000755775c55c000000000000000000000);
SDR 192 TDI (00000000000000000755775c55c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c55c000000000000000000000);
! 1422 expect 36
SDR 192 TDI (00000000000000000fd5775c574000000000000000000000);
SDR 192 TDI (00000000000000000755775c574000000000000000000000);
SDR 192 TDI (00000000000000000755775c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c574000000000000000000000);
! 1423 expect 56
SDR 192 TDI (00000000000000000fd5775c57c000000000000000000000);
SDR 192 TDI (00000000000000000755775c57c000000000000000000000);
SDR 192 TDI (00000000000000000755775c57c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c57c000000000000000000000);
! 1424 expect a8
SDR 192 TDI (00000000000000000fd5775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000755775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000755775c5d4000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c5d4000000000000000000000);
! 1425 expect f8
SDR 192 TDI (00000000000000000fd5775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000755775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000755775c5dc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c5dc000000000000000000000);
! 1426 expect 31
SDR 192 TDI (00000000000000000fd5775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000755775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000755775c5f4000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c5f4000000000000000000000);
! 1427 expect f8
SDR 192 TDI (00000000000000000fd5775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000755775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000755775c5fc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c5fc000000000000000000000);
! 1428 expect 31
SDR 192 TDI (00000000000000000fd5775c754000000000000000000000);
SDR 192 TDI (00000000000000000755775c754000000000000000000000);
SDR 192 TDI (00000000000000000755775c754000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c754000000000000000000000);
! 1429 expect f8
SDR 192 TDI (00000000000000000fd5775c75c000000000000000000000);
SDR 192 TDI (00000000000000000755775c75c000000000000000000000);
SDR 192 TDI (00000000000000000755775c75c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c75c000000000000000000000);
! 142a expect 31
SDR 192 TDI (00000000000000000fd5775c774000000000000000000000);
SDR 192 TDI (00000000000000000755775c774000000000000000000000);
SDR 192 TDI (00000000000000000755775c774000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c774000000000000000000000);
! 142b expect f8
SDR 192 TDI (00000000000000000fd5775c77c000000000000000000000);
SDR 192 TDI (00000000000000000755775c77c000000000000000000000);
SDR 192 TDI (00000000000000000755775c77c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c77c000000000000000000000);
! 142c expect 07
SDR 192 TDI (00000000000000000fd5775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000755775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000755775c7d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c7d4000000000000000000000);
! 142d expect 0e
SDR 192 TDI (00000000000000000fd5775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000755775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000755775c7dc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c7dc000000000000000000000);
! 142e expect 17
SDR 192 TDI (00000000000000000fd5775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000755775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000755775c7f4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c7f4000000000000000000000);
! 142f expect c1
SDR 192 TDI (00000000000000000fd5775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000755775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000755775c7fc000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775c7fc000000000000000000000);
! 1430 expect 2e
SDR 192 TDI (00000000000000000fd5775cd54000000000000000000000);
SDR 192 TDI (00000000000000000755775cd54000000000000000000000);
SDR 192 TDI (00000000000000000755775cd54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cd54000000000000000000000);
! 1431 expect 20
SDR 192 TDI (00000000000000000fd5775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000755775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000755775cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cd5c000000000000000000000);
! 1432 expect 36
SDR 192 TDI (00000000000000000fd5775cd74000000000000000000000);
SDR 192 TDI (00000000000000000755775cd74000000000000000000000);
SDR 192 TDI (00000000000000000755775cd74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cd74000000000000000000000);
! 1433 expect 57
SDR 192 TDI (00000000000000000fd5775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000755775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000755775cd7c000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cd7c000000000000000000000);
! 1434 expect a0
SDR 192 TDI (00000000000000000fd5775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000755775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000755775cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cdd4000000000000000000000);
! 1435 expect 68
SDR 192 TDI (00000000000000000fd5775cddc000000000000000000000);
SDR 192 TDI (00000000000000000755775cddc000000000000000000000);
SDR 192 TDI (00000000000000000755775cddc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cddc000000000000000000000);
! 1436 expect 39
SDR 192 TDI (00000000000000000fd5775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000755775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000755775cdf4000000000000000000000) TDO(000000000000000000000000000000001410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cdf4000000000000000000000);
! 1437 expect 14
SDR 192 TDI (00000000000000000fd5775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000755775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000755775cdfc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cdfc000000000000000000000);
! 1438 expect f9
SDR 192 TDI (00000000000000000fd5775cf54000000000000000000000);
SDR 192 TDI (00000000000000000755775cf54000000000000000000000);
SDR 192 TDI (00000000000000000755775cf54000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cf54000000000000000000000);
! 1439 expect 31
SDR 192 TDI (00000000000000000fd5775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000755775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000755775cf5c000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cf5c000000000000000000000);
! 143a expect c7
SDR 192 TDI (00000000000000000fd5775cf74000000000000000000000);
SDR 192 TDI (00000000000000000755775cf74000000000000000000000);
SDR 192 TDI (00000000000000000755775cf74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cf74000000000000000000000);
! 143b expect 36
SDR 192 TDI (00000000000000000fd5775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000755775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000755775cf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cf7c000000000000000000000);
! 143c expect 40
SDR 192 TDI (00000000000000000fd5775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000755775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000755775cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cfd4000000000000000000000);
! 143d expect f8
SDR 192 TDI (00000000000000000fd5775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000755775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000755775cfdc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cfdc000000000000000000000);
! 143e expect a0
SDR 192 TDI (00000000000000000fd5775cff4000000000000000000000);
SDR 192 TDI (00000000000000000755775cff4000000000000000000000);
SDR 192 TDI (00000000000000000755775cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cff4000000000000000000000);
! 143f expect 50
SDR 192 TDI (00000000000000000fd5775cffc000000000000000000000);
SDR 192 TDI (00000000000000000755775cffc000000000000000000000);
SDR 192 TDI (00000000000000000755775cffc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5775cffc000000000000000000000);
! 1440 expect 49
SDR 192 TDI (00000000000000000fd57774554000000000000000000000);
SDR 192 TDI (000000000000000007557774554000000000000000000000);
SDR 192 TDI (000000000000000007557774554000000000000000000000) TDO(000000000000000000000000000000000410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774554000000000000000000000);
! 1441 expect 14
SDR 192 TDI (00000000000000000fd5777455c000000000000000000000);
SDR 192 TDI (00000000000000000755777455c000000000000000000000);
SDR 192 TDI (00000000000000000755777455c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777455c000000000000000000000);
! 1442 expect 0e
SDR 192 TDI (00000000000000000fd57774574000000000000000000000);
SDR 192 TDI (000000000000000007557774574000000000000000000000);
SDR 192 TDI (000000000000000007557774574000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774574000000000000000000000);
! 1443 expect 04
SDR 192 TDI (00000000000000000fd5777457c000000000000000000000);
SDR 192 TDI (00000000000000000755777457c000000000000000000000);
SDR 192 TDI (00000000000000000755777457c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777457c000000000000000000000);
! 1444 expect 36
SDR 192 TDI (00000000000000000fd577745d4000000000000000000000);
SDR 192 TDI (0000000000000000075577745d4000000000000000000000);
SDR 192 TDI (0000000000000000075577745d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577745d4000000000000000000000);
! 1445 expect 53
SDR 192 TDI (00000000000000000fd577745dc000000000000000000000);
SDR 192 TDI (0000000000000000075577745dc000000000000000000000);
SDR 192 TDI (0000000000000000075577745dc000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577745dc000000000000000000000);
! 1446 expect 46
SDR 192 TDI (00000000000000000fd577745f4000000000000000000000);
SDR 192 TDI (0000000000000000075577745f4000000000000000000000);
SDR 192 TDI (0000000000000000075577745f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577745f4000000000000000000000);
! 1447 expect 61
SDR 192 TDI (00000000000000000fd577745fc000000000000000000000);
SDR 192 TDI (0000000000000000075577745fc000000000000000000000);
SDR 192 TDI (0000000000000000075577745fc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577745fc000000000000000000000);
! 1448 expect 16
SDR 192 TDI (00000000000000000fd57774754000000000000000000000);
SDR 192 TDI (000000000000000007557774754000000000000000000000);
SDR 192 TDI (000000000000000007557774754000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774754000000000000000000000);
! 1449 expect 36
SDR 192 TDI (00000000000000000fd5777475c000000000000000000000);
SDR 192 TDI (00000000000000000755777475c000000000000000000000);
SDR 192 TDI (00000000000000000755777475c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777475c000000000000000000000);
! 144a expect 56
SDR 192 TDI (00000000000000000fd57774774000000000000000000000);
SDR 192 TDI (000000000000000007557774774000000000000000000000);
SDR 192 TDI (000000000000000007557774774000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774774000000000000000000000);
! 144b expect 0e
SDR 192 TDI (00000000000000000fd5777477c000000000000000000000);
SDR 192 TDI (00000000000000000755777477c000000000000000000000);
SDR 192 TDI (00000000000000000755777477c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777477c000000000000000000000);
! 144c expect 04
SDR 192 TDI (00000000000000000fd577747d4000000000000000000000);
SDR 192 TDI (0000000000000000075577747d4000000000000000000000);
SDR 192 TDI (0000000000000000075577747d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577747d4000000000000000000000);
! 144d expect c7
SDR 192 TDI (00000000000000000fd577747dc000000000000000000000);
SDR 192 TDI (0000000000000000075577747dc000000000000000000000);
SDR 192 TDI (0000000000000000075577747dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577747dc000000000000000000000);
! 144e expect a0
SDR 192 TDI (00000000000000000fd577747f4000000000000000000000);
SDR 192 TDI (0000000000000000075577747f4000000000000000000000);
SDR 192 TDI (0000000000000000075577747f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577747f4000000000000000000000);
! 144f expect 48
SDR 192 TDI (00000000000000000fd577747fc000000000000000000000);
SDR 192 TDI (0000000000000000075577747fc000000000000000000000);
SDR 192 TDI (0000000000000000075577747fc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577747fc000000000000000000000);
! 1450 expect 5c
SDR 192 TDI (00000000000000000fd57774d54000000000000000000000);
SDR 192 TDI (000000000000000007557774d54000000000000000000000);
SDR 192 TDI (000000000000000007557774d54000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774d54000000000000000000000);
! 1451 expect 14
SDR 192 TDI (00000000000000000fd57774d5c000000000000000000000);
SDR 192 TDI (000000000000000007557774d5c000000000000000000000);
SDR 192 TDI (000000000000000007557774d5c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774d5c000000000000000000000);
! 1452 expect 31
SDR 192 TDI (00000000000000000fd57774d74000000000000000000000);
SDR 192 TDI (000000000000000007557774d74000000000000000000000);
SDR 192 TDI (000000000000000007557774d74000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774d74000000000000000000000);
! 1453 expect 09
SDR 192 TDI (00000000000000000fd57774d7c000000000000000000000);
SDR 192 TDI (000000000000000007557774d7c000000000000000000000);
SDR 192 TDI (000000000000000007557774d7c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774d7c000000000000000000000);
! 1454 expect 48
SDR 192 TDI (00000000000000000fd57774dd4000000000000000000000);
SDR 192 TDI (000000000000000007557774dd4000000000000000000000);
SDR 192 TDI (000000000000000007557774dd4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774dd4000000000000000000000);
! 1455 expect 4d
SDR 192 TDI (00000000000000000fd57774ddc000000000000000000000);
SDR 192 TDI (000000000000000007557774ddc000000000000000000000);
SDR 192 TDI (000000000000000007557774ddc000000000000000000000) TDO(000000000000000000000000000000000510000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774ddc000000000000000000000);
! 1456 expect 14
SDR 192 TDI (00000000000000000fd57774df4000000000000000000000);
SDR 192 TDI (000000000000000007557774df4000000000000000000000);
SDR 192 TDI (000000000000000007557774df4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774df4000000000000000000000);
! 1457 expect 36
SDR 192 TDI (00000000000000000fd57774dfc000000000000000000000);
SDR 192 TDI (000000000000000007557774dfc000000000000000000000);
SDR 192 TDI (000000000000000007557774dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774dfc000000000000000000000);
! 1458 expect 57
SDR 192 TDI (00000000000000000fd57774f54000000000000000000000);
SDR 192 TDI (000000000000000007557774f54000000000000000000000);
SDR 192 TDI (000000000000000007557774f54000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774f54000000000000000000000);
! 1459 expect a8
SDR 192 TDI (00000000000000000fd57774f5c000000000000000000000);
SDR 192 TDI (000000000000000007557774f5c000000000000000000000);
SDR 192 TDI (000000000000000007557774f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774f5c000000000000000000000);
! 145a expect f8
SDR 192 TDI (00000000000000000fd57774f74000000000000000000000);
SDR 192 TDI (000000000000000007557774f74000000000000000000000);
SDR 192 TDI (000000000000000007557774f74000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774f74000000000000000000000);
! 145b expect 07
SDR 192 TDI (00000000000000000fd57774f7c000000000000000000000);
SDR 192 TDI (000000000000000007557774f7c000000000000000000000);
SDR 192 TDI (000000000000000007557774f7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774f7c000000000000000000000);
! 145c expect 36
SDR 192 TDI (00000000000000000fd57774fd4000000000000000000000);
SDR 192 TDI (000000000000000007557774fd4000000000000000000000);
SDR 192 TDI (000000000000000007557774fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774fd4000000000000000000000);
! 145d expect 53
SDR 192 TDI (00000000000000000fd57774fdc000000000000000000000);
SDR 192 TDI (000000000000000007557774fdc000000000000000000000);
SDR 192 TDI (000000000000000007557774fdc000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774fdc000000000000000000000);
! 145e expect 0e
SDR 192 TDI (00000000000000000fd57774ff4000000000000000000000);
SDR 192 TDI (000000000000000007557774ff4000000000000000000000);
SDR 192 TDI (000000000000000007557774ff4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774ff4000000000000000000000);
! 145f expect 04
SDR 192 TDI (00000000000000000fd57774ffc000000000000000000000);
SDR 192 TDI (000000000000000007557774ffc000000000000000000000);
SDR 192 TDI (000000000000000007557774ffc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd57774ffc000000000000000000000);
! 1460 expect 46
SDR 192 TDI (00000000000000000fd5777c554000000000000000000000);
SDR 192 TDI (00000000000000000755777c554000000000000000000000);
SDR 192 TDI (00000000000000000755777c554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c554000000000000000000000);
! 1461 expect 78
SDR 192 TDI (00000000000000000fd5777c55c000000000000000000000);
SDR 192 TDI (00000000000000000755777c55c000000000000000000000);
SDR 192 TDI (00000000000000000755777c55c000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c55c000000000000000000000);
! 1462 expect 16
SDR 192 TDI (00000000000000000fd5777c574000000000000000000000);
SDR 192 TDI (00000000000000000755777c574000000000000000000000);
SDR 192 TDI (00000000000000000755777c574000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c574000000000000000000000);
! 1463 expect c7
SDR 192 TDI (00000000000000000fd5777c57c000000000000000000000);
SDR 192 TDI (00000000000000000755777c57c000000000000000000000);
SDR 192 TDI (00000000000000000755777c57c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c57c000000000000000000000);
! 1464 expect a0
SDR 192 TDI (00000000000000000fd5777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000755777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000755777c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c5d4000000000000000000000);
! 1465 expect 70
SDR 192 TDI (00000000000000000fd5777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000755777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000755777c5dc000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c5dc000000000000000000000);
! 1466 expect 6f
SDR 192 TDI (00000000000000000fd5777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000755777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000755777c5f4000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c5f4000000000000000000000);
! 1467 expect 14
SDR 192 TDI (00000000000000000fd5777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000755777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000755777c5fc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c5fc000000000000000000000);
! 1468 expect 30
SDR 192 TDI (00000000000000000fd5777c754000000000000000000000);
SDR 192 TDI (00000000000000000755777c754000000000000000000000);
SDR 192 TDI (00000000000000000755777c754000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c754000000000000000000000);
! 1469 expect cf
SDR 192 TDI (00000000000000000fd5777c75c000000000000000000000);
SDR 192 TDI (00000000000000000755777c75c000000000000000000000);
SDR 192 TDI (00000000000000000755777c75c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c75c000000000000000000000);
! 146a expect 09
SDR 192 TDI (00000000000000000fd5777c774000000000000000000000);
SDR 192 TDI (00000000000000000755777c774000000000000000000000);
SDR 192 TDI (00000000000000000755777c774000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c774000000000000000000000);
! 146b expect f9
SDR 192 TDI (00000000000000000fd5777c77c000000000000000000000);
SDR 192 TDI (00000000000000000755777c77c000000000000000000000);
SDR 192 TDI (00000000000000000755777c77c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c77c000000000000000000000);
! 146c expect 44
SDR 192 TDI (00000000000000000fd5777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000755777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000755777c7d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c7d4000000000000000000000);
! 146d expect 5c
SDR 192 TDI (00000000000000000fd5777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000755777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000755777c7dc000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c7dc000000000000000000000);
! 146e expect 14
SDR 192 TDI (00000000000000000fd5777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000755777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000755777c7f4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c7f4000000000000000000000);
! 146f expect 36
SDR 192 TDI (00000000000000000fd5777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000755777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000755777c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777c7fc000000000000000000000);
! 1470 expect 56
SDR 192 TDI (00000000000000000fd5777cd54000000000000000000000);
SDR 192 TDI (00000000000000000755777cd54000000000000000000000);
SDR 192 TDI (00000000000000000755777cd54000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cd54000000000000000000000);
! 1471 expect 0e
SDR 192 TDI (00000000000000000fd5777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000755777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000755777cd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cd5c000000000000000000000);
! 1472 expect 03
SDR 192 TDI (00000000000000000fd5777cd74000000000000000000000);
SDR 192 TDI (00000000000000000755777cd74000000000000000000000);
SDR 192 TDI (00000000000000000755777cd74000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cd74000000000000000000000);
! 1473 expect 46
SDR 192 TDI (00000000000000000fd5777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000755777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000755777cd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cd7c000000000000000000000);
! 1474 expect 82
SDR 192 TDI (00000000000000000fd5777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000755777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000755777cdd4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cdd4000000000000000000000);
! 1475 expect 16
SDR 192 TDI (00000000000000000fd5777cddc000000000000000000000);
SDR 192 TDI (00000000000000000755777cddc000000000000000000000);
SDR 192 TDI (00000000000000000755777cddc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cddc000000000000000000000);
! 1476 expect 36
SDR 192 TDI (00000000000000000fd5777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000755777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000755777cdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cdf4000000000000000000000);
! 1477 expect 40
SDR 192 TDI (00000000000000000fd5777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000755777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000755777cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cdfc000000000000000000000);
! 1478 expect c7
SDR 192 TDI (00000000000000000fd5777cf54000000000000000000000);
SDR 192 TDI (00000000000000000755777cf54000000000000000000000);
SDR 192 TDI (00000000000000000755777cf54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cf54000000000000000000000);
! 1479 expect a0
SDR 192 TDI (00000000000000000fd5777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000755777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000755777cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cf5c000000000000000000000);
! 147a expect 13
SDR 192 TDI (00000000000000000fd5777cf74000000000000000000000);
SDR 192 TDI (00000000000000000755777cf74000000000000000000000);
SDR 192 TDI (00000000000000000755777cf74000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cf74000000000000000000000);
! 147b expect 36
SDR 192 TDI (00000000000000000fd5777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000755777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000755777cf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cf7c000000000000000000000);
! 147c expect 54
SDR 192 TDI (00000000000000000fd5777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000755777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000755777cfd4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cfd4000000000000000000000);
! 147d expect 0e
SDR 192 TDI (00000000000000000fd5777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000755777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000755777cfdc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cfdc000000000000000000000);
! 147e expect 03
SDR 192 TDI (00000000000000000fd5777cff4000000000000000000000);
SDR 192 TDI (00000000000000000755777cff4000000000000000000000);
SDR 192 TDI (00000000000000000755777cff4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cff4000000000000000000000);
! 147f expect 44
SDR 192 TDI (00000000000000000fd5777cffc000000000000000000000);
SDR 192 TDI (00000000000000000755777cffc000000000000000000000);
SDR 192 TDI (00000000000000000755777cffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd5777cffc000000000000000000000);
! 1480 expect 61
SDR 192 TDI (00000000000000000fd577d4554000000000000000000000);
SDR 192 TDI (0000000000000000075577d4554000000000000000000000);
SDR 192 TDI (0000000000000000075577d4554000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4554000000000000000000000);
! 1481 expect 16
SDR 192 TDI (00000000000000000fd577d455c000000000000000000000);
SDR 192 TDI (0000000000000000075577d455c000000000000000000000);
SDR 192 TDI (0000000000000000075577d455c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d455c000000000000000000000);
! 1482 expect 36
SDR 192 TDI (00000000000000000fd577d4574000000000000000000000);
SDR 192 TDI (0000000000000000075577d4574000000000000000000000);
SDR 192 TDI (0000000000000000075577d4574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4574000000000000000000000);
! 1483 expect 56
SDR 192 TDI (00000000000000000fd577d457c000000000000000000000);
SDR 192 TDI (0000000000000000075577d457c000000000000000000000);
SDR 192 TDI (0000000000000000075577d457c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d457c000000000000000000000);
! 1484 expect 2e
SDR 192 TDI (00000000000000000fd577d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075577d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075577d45d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d45d4000000000000000000000);
! 1485 expect 20
SDR 192 TDI (00000000000000000fd577d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075577d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075577d45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d45dc000000000000000000000);
! 1486 expect c7
SDR 192 TDI (00000000000000000fd577d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075577d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075577d45f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d45f4000000000000000000000);
! 1487 expect a0
SDR 192 TDI (00000000000000000fd577d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075577d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075577d45fc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d45fc000000000000000000000);
! 1488 expect 48
SDR 192 TDI (00000000000000000fd577d4754000000000000000000000);
SDR 192 TDI (0000000000000000075577d4754000000000000000000000);
SDR 192 TDI (0000000000000000075577d4754000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4754000000000000000000000);
! 1489 expect 96
SDR 192 TDI (00000000000000000fd577d475c000000000000000000000);
SDR 192 TDI (0000000000000000075577d475c000000000000000000000);
SDR 192 TDI (0000000000000000075577d475c000000000000000000000) TDO(000000000000000000000000000000001140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d475c000000000000000000000);
! 148a expect 14
SDR 192 TDI (00000000000000000fd577d4774000000000000000000000);
SDR 192 TDI (0000000000000000075577d4774000000000000000000000);
SDR 192 TDI (0000000000000000075577d4774000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4774000000000000000000000);
! 148b expect 36
SDR 192 TDI (00000000000000000fd577d477c000000000000000000000);
SDR 192 TDI (0000000000000000075577d477c000000000000000000000);
SDR 192 TDI (0000000000000000075577d477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d477c000000000000000000000);
! 148c expect 54
SDR 192 TDI (00000000000000000fd577d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075577d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075577d47d4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d47d4000000000000000000000);
! 148d expect dd
SDR 192 TDI (00000000000000000fd577d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075577d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075577d47dc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d47dc000000000000000000000);
! 148e expect e6
SDR 192 TDI (00000000000000000fd577d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075577d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075577d47f4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d47f4000000000000000000000);
! 148f expect 36
SDR 192 TDI (00000000000000000fd577d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075577d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075577d47fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d47fc000000000000000000000);
! 1490 expect 5c
SDR 192 TDI (00000000000000000fd577d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075577d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075577d4d54000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4d54000000000000000000000);
! 1491 expect 0e
SDR 192 TDI (00000000000000000fd577d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075577d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075577d4d5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4d5c000000000000000000000);
! 1492 expect 04
SDR 192 TDI (00000000000000000fd577d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075577d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075577d4d74000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4d74000000000000000000000);
! 1493 expect 44
SDR 192 TDI (00000000000000000fd577d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075577d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075577d4d7c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4d7c000000000000000000000);
! 1494 expect 04
SDR 192 TDI (00000000000000000fd577d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075577d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075577d4dd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4dd4000000000000000000000);
! 1495 expect 15
SDR 192 TDI (00000000000000000fd577d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075577d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075577d4ddc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4ddc000000000000000000000);
! 1496 expect 36
SDR 192 TDI (00000000000000000fd577d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075577d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075577d4df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4df4000000000000000000000);
! 1497 expect 5e
SDR 192 TDI (00000000000000000fd577d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075577d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075577d4dfc000000000000000000000) TDO(000000000000000000000000000000001540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4dfc000000000000000000000);
! 1498 expect c7
SDR 192 TDI (00000000000000000fd577d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075577d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075577d4f54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4f54000000000000000000000);
! 1499 expect a0
SDR 192 TDI (00000000000000000fd577d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075577d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075577d4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4f5c000000000000000000000);
! 149a expect 2b
SDR 192 TDI (00000000000000000fd577d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075577d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075577d4f74000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4f74000000000000000000000);
! 149b expect 36
SDR 192 TDI (00000000000000000fd577d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075577d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075577d4f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4f7c000000000000000000000);
! 149c expect 57
SDR 192 TDI (00000000000000000fd577d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075577d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075577d4fd4000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4fd4000000000000000000000);
! 149d expect c7
SDR 192 TDI (00000000000000000fd577d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075577d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075577d4fdc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4fdc000000000000000000000);
! 149e expect 36
SDR 192 TDI (00000000000000000fd577d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075577d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075577d4ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4ff4000000000000000000000);
! 149f expect 5f
SDR 192 TDI (00000000000000000fd577d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075577d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075577d4ffc000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577d4ffc000000000000000000000);
! 14a0 expect bf
SDR 192 TDI (00000000000000000fd577dc554000000000000000000000);
SDR 192 TDI (0000000000000000075577dc554000000000000000000000);
SDR 192 TDI (0000000000000000075577dc554000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc554000000000000000000000);
! 14a1 expect 68
SDR 192 TDI (00000000000000000fd577dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075577dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075577dc55c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc55c000000000000000000000);
! 14a2 expect da
SDR 192 TDI (00000000000000000fd577dc574000000000000000000000);
SDR 192 TDI (0000000000000000075577dc574000000000000000000000);
SDR 192 TDI (0000000000000000075577dc574000000000000000000000) TDO(0000000000000000000000000000000014400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc574000000000000000000000);
! 14a3 expect 14
SDR 192 TDI (00000000000000000fd577dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075577dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075577dc57c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc57c000000000000000000000);
! 14a4 expect c8
SDR 192 TDI (00000000000000000fd577dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075577dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075577dc5d4000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc5d4000000000000000000000);
! 14a5 expect c7
SDR 192 TDI (00000000000000000fd577dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075577dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075577dc5dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc5dc000000000000000000000);
! 14a6 expect 99
SDR 192 TDI (00000000000000000fd577dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075577dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075577dc5f4000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc5f4000000000000000000000);
! 14a7 expect 50
SDR 192 TDI (00000000000000000fd577dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075577dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075577dc5fc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc5fc000000000000000000000);
! 14a8 expect ad
SDR 192 TDI (00000000000000000fd577dc754000000000000000000000);
SDR 192 TDI (0000000000000000075577dc754000000000000000000000);
SDR 192 TDI (0000000000000000075577dc754000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc754000000000000000000000);
! 14a9 expect 14
SDR 192 TDI (00000000000000000fd577dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075577dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075577dc75c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc75c000000000000000000000);
! 14aa expect c8
SDR 192 TDI (00000000000000000fd577dc774000000000000000000000);
SDR 192 TDI (0000000000000000075577dc774000000000000000000000);
SDR 192 TDI (0000000000000000075577dc774000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc774000000000000000000000);
! 14ab expect a8
SDR 192 TDI (00000000000000000fd577dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075577dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075577dc77c000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc77c000000000000000000000);
! 14ac expect 99
SDR 192 TDI (00000000000000000fd577dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075577dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075577dc7d4000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc7d4000000000000000000000);
! 14ad expect 3c
SDR 192 TDI (00000000000000000fd577dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075577dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075577dc7dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc7dc000000000000000000000);
! 14ae expect 18
SDR 192 TDI (00000000000000000fd577dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075577dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075577dc7f4000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc7f4000000000000000000000);
! 14af expect 70
SDR 192 TDI (00000000000000000fd577dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075577dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075577dc7fc000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dc7fc000000000000000000000);
! 14b0 expect bc
SDR 192 TDI (00000000000000000fd577dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075577dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075577dcd54000000000000000000000) TDO(000000000000000000000000000000001500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcd54000000000000000000000);
! 14b1 expect 14
SDR 192 TDI (00000000000000000fd577dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075577dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075577dcd5c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcd5c000000000000000000000);
! 14b2 expect c7
SDR 192 TDI (00000000000000000fd577dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075577dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075577dcd74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcd74000000000000000000000);
! 14b3 expect 36
SDR 192 TDI (00000000000000000fd577dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075577dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075577dcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcd7c000000000000000000000);
! 14b4 expect 57
SDR 192 TDI (00000000000000000fd577dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075577dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075577dcdd4000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcdd4000000000000000000000);
! 14b5 expect 97
SDR 192 TDI (00000000000000000fd577dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075577dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075577dcddc000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcddc000000000000000000000);
! 14b6 expect 33
SDR 192 TDI (00000000000000000fd577dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075577dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075577dcdf4000000000000000000000) TDO(000000000000000000000000000000001050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcdf4000000000000000000000);
! 14b7 expect 36
SDR 192 TDI (00000000000000000fd577dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075577dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075577dcdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcdfc000000000000000000000);
! 14b8 expect 54
SDR 192 TDI (00000000000000000fd577dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075577dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075577dcf54000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcf54000000000000000000000);
! 14b9 expect 44
SDR 192 TDI (00000000000000000fd577dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075577dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075577dcf5c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcf5c000000000000000000000);
! 14ba expect 8b
SDR 192 TDI (00000000000000000fd577dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075577dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075577dcf74000000000000000000000) TDO(000000000000000000000000000000000450000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcf74000000000000000000000);
! 14bb expect 14
SDR 192 TDI (00000000000000000fd577dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075577dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075577dcf7c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcf7c000000000000000000000);
! 14bc expect c7
SDR 192 TDI (00000000000000000fd577dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075577dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075577dcfd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcfd4000000000000000000000);
! 14bd expect 36
SDR 192 TDI (00000000000000000fd577dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075577dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075577dcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcfdc000000000000000000000);
! 14be expect 57
SDR 192 TDI (00000000000000000fd577dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075577dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075577dcff4000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcff4000000000000000000000);
! 14bf expect 97
SDR 192 TDI (00000000000000000fd577dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075577dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075577dcffc000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577dcffc000000000000000000000);
! 14c0 expect 70
SDR 192 TDI (00000000000000000fd577f4554000000000000000000000);
SDR 192 TDI (0000000000000000075577f4554000000000000000000000);
SDR 192 TDI (0000000000000000075577f4554000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4554000000000000000000000);
! 14c1 expect d0
SDR 192 TDI (00000000000000000fd577f455c000000000000000000000);
SDR 192 TDI (0000000000000000075577f455c000000000000000000000);
SDR 192 TDI (0000000000000000075577f455c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f455c000000000000000000000);
! 14c2 expect 14
SDR 192 TDI (00000000000000000fd577f4574000000000000000000000);
SDR 192 TDI (0000000000000000075577f4574000000000000000000000);
SDR 192 TDI (0000000000000000075577f4574000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4574000000000000000000000);
! 14c3 expect d0
SDR 192 TDI (00000000000000000fd577f457c000000000000000000000);
SDR 192 TDI (0000000000000000075577f457c000000000000000000000);
SDR 192 TDI (0000000000000000075577f457c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f457c000000000000000000000);
! 14c4 expect 36
SDR 192 TDI (00000000000000000fd577f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075577f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075577f45d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f45d4000000000000000000000);
! 14c5 expect 57
SDR 192 TDI (00000000000000000fd577f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075577f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075577f45dc000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f45dc000000000000000000000);
! 14c6 expect 46
SDR 192 TDI (00000000000000000fd577f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075577f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075577f45f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f45f4000000000000000000000);
! 14c7 expect f5
SDR 192 TDI (00000000000000000fd577f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075577f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075577f45fc000000000000000000000) TDO(0000000000000000000000000000000011100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f45fc000000000000000000000);
! 14c8 expect 14
SDR 192 TDI (00000000000000000fd577f4754000000000000000000000);
SDR 192 TDI (0000000000000000075577f4754000000000000000000000);
SDR 192 TDI (0000000000000000075577f4754000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4754000000000000000000000);
! 14c9 expect 11
SDR 192 TDI (00000000000000000fd577f475c000000000000000000000);
SDR 192 TDI (0000000000000000075577f475c000000000000000000000);
SDR 192 TDI (0000000000000000075577f475c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f475c000000000000000000000);
! 14ca expect 48
SDR 192 TDI (00000000000000000fd577f4774000000000000000000000);
SDR 192 TDI (0000000000000000075577f4774000000000000000000000);
SDR 192 TDI (0000000000000000075577f4774000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4774000000000000000000000);
! 14cb expect c4
SDR 192 TDI (00000000000000000fd577f477c000000000000000000000);
SDR 192 TDI (0000000000000000075577f477c000000000000000000000);
SDR 192 TDI (0000000000000000075577f477c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f477c000000000000000000000);
! 14cc expect 14
SDR 192 TDI (00000000000000000fd577f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075577f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075577f47d4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f47d4000000000000000000000);
! 14cd expect 44
SDR 192 TDI (00000000000000000fd577f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075577f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075577f47dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f47dc000000000000000000000);
! 14ce expect da
SDR 192 TDI (00000000000000000fd577f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075577f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075577f47f4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f47f4000000000000000000000);
! 14cf expect 14
SDR 192 TDI (00000000000000000fd577f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075577f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075577f47fc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f47fc000000000000000000000);
! 14d0 expect d0
SDR 192 TDI (00000000000000000fd577f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075577f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075577f4d54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4d54000000000000000000000);
! 14d1 expect 36
SDR 192 TDI (00000000000000000fd577f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075577f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075577f4d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4d5c000000000000000000000);
! 14d2 expect 5f
SDR 192 TDI (00000000000000000fd577f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075577f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075577f4d74000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4d74000000000000000000000);
! 14d3 expect 46
SDR 192 TDI (00000000000000000fd577f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075577f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075577f4d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4d7c000000000000000000000);
! 14d4 expect f5
SDR 192 TDI (00000000000000000fd577f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075577f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075577f4dd4000000000000000000000) TDO(0000000000000000000000000000000011100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4dd4000000000000000000000);
! 14d5 expect 14
SDR 192 TDI (00000000000000000fd577f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075577f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075577f4ddc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4ddc000000000000000000000);
! 14d6 expect 10
SDR 192 TDI (00000000000000000fd577f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075577f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075577f4df4000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4df4000000000000000000000);
! 14d7 expect 48
SDR 192 TDI (00000000000000000fd577f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075577f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075577f4dfc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4dfc000000000000000000000);
! 14d8 expect d1
SDR 192 TDI (00000000000000000fd577f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075577f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075577f4f54000000000000000000000) TDO(0000000000000000000000000000000010100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4f54000000000000000000000);
! 14d9 expect 14
SDR 192 TDI (00000000000000000fd577f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075577f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075577f4f5c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4f5c000000000000000000000);
! 14da expect 46
SDR 192 TDI (00000000000000000fd577f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075577f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075577f4f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4f74000000000000000000000);
! 14db expect f1
SDR 192 TDI (00000000000000000fd577f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075577f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075577f4f7c000000000000000000000) TDO(0000000000000000000000000000000010100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4f7c000000000000000000000);
! 14dc expect 19
SDR 192 TDI (00000000000000000fd577f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075577f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075577f4fd4000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4fd4000000000000000000000);
! 14dd expect c0
SDR 192 TDI (00000000000000000fd577f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075577f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075577f4fdc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4fdc000000000000000000000);
! 14de expect 36
SDR 192 TDI (00000000000000000fd577f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075577f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075577f4ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4ff4000000000000000000000);
! 14df expect 57
SDR 192 TDI (00000000000000000fd577f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075577f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075577f4ffc000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577f4ffc000000000000000000000);
! 14e0 expect 46
SDR 192 TDI (00000000000000000fd577fc554000000000000000000000);
SDR 192 TDI (0000000000000000075577fc554000000000000000000000);
SDR 192 TDI (0000000000000000075577fc554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc554000000000000000000000);
! 14e1 expect f5
SDR 192 TDI (00000000000000000fd577fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075577fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075577fc55c000000000000000000000) TDO(0000000000000000000000000000000011100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc55c000000000000000000000);
! 14e2 expect 14
SDR 192 TDI (00000000000000000fd577fc574000000000000000000000);
SDR 192 TDI (0000000000000000075577fc574000000000000000000000);
SDR 192 TDI (0000000000000000075577fc574000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc574000000000000000000000);
! 14e3 expect 36
SDR 192 TDI (00000000000000000fd577fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075577fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075577fc57c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc57c000000000000000000000);
! 14e4 expect 5f
SDR 192 TDI (00000000000000000fd577fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075577fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075577fc5d4000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc5d4000000000000000000000);
! 14e5 expect 46
SDR 192 TDI (00000000000000000fd577fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075577fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075577fc5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc5dc000000000000000000000);
! 14e6 expect f5
SDR 192 TDI (00000000000000000fd577fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075577fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075577fc5f4000000000000000000000) TDO(0000000000000000000000000000000011100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc5f4000000000000000000000);
! 14e7 expect 14
SDR 192 TDI (00000000000000000fd577fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075577fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075577fc5fc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc5fc000000000000000000000);
! 14e8 expect dd
SDR 192 TDI (00000000000000000fd577fc754000000000000000000000);
SDR 192 TDI (0000000000000000075577fc754000000000000000000000);
SDR 192 TDI (0000000000000000075577fc754000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc754000000000000000000000);
! 14e9 expect 26
SDR 192 TDI (00000000000000000fd577fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075577fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075577fc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc75c000000000000000000000);
! 14ea expect 53
SDR 192 TDI (00000000000000000fd577fc774000000000000000000000);
SDR 192 TDI (0000000000000000075577fc774000000000000000000000);
SDR 192 TDI (0000000000000000075577fc774000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc774000000000000000000000);
! 14eb expect 0e
SDR 192 TDI (00000000000000000fd577fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075577fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075577fc77c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc77c000000000000000000000);
! 14ec expect 04
SDR 192 TDI (00000000000000000fd577fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075577fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075577fc7d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc7d4000000000000000000000);
! 14ed expect 46
SDR 192 TDI (00000000000000000fd577fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075577fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075577fc7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc7dc000000000000000000000);
! 14ee expect 50
SDR 192 TDI (00000000000000000fd577fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075577fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075577fc7f4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc7f4000000000000000000000);
! 14ef expect 16
SDR 192 TDI (00000000000000000fd577fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075577fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075577fc7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fc7fc000000000000000000000);
! 14f0 expect 0e
SDR 192 TDI (00000000000000000fd577fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075577fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075577fcd54000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcd54000000000000000000000);
! 14f1 expect 00
SDR 192 TDI (00000000000000000fd577fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075577fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075577fcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcd5c000000000000000000000);
! 14f2 expect 44
SDR 192 TDI (00000000000000000fd577fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075577fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075577fcd74000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcd74000000000000000000000);
! 14f3 expect 2f
SDR 192 TDI (00000000000000000fd577fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075577fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075577fcd7c000000000000000000000) TDO(000000000000000000000000000000000550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcd7c000000000000000000000);
! 14f4 expect 14
SDR 192 TDI (00000000000000000fd577fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075577fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075577fcdd4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcdd4000000000000000000000);
! 14f5 expect cf
SDR 192 TDI (00000000000000000fd577fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075577fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075577fcddc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcddc000000000000000000000);
! 14f6 expect 08
SDR 192 TDI (00000000000000000fd577fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075577fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075577fcdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcdf4000000000000000000000);
! 14f7 expect f9
SDR 192 TDI (00000000000000000fd577fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075577fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075577fcdfc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcdfc000000000000000000000);
! 14f8 expect 31
SDR 192 TDI (00000000000000000fd577fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075577fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075577fcf54000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcf54000000000000000000000);
! 14f9 expect 0e
SDR 192 TDI (00000000000000000fd577fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075577fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075577fcf5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcf5c000000000000000000000);
! 14fa expect 04
SDR 192 TDI (00000000000000000fd577fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075577fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075577fcf74000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcf74000000000000000000000);
! 14fb expect c7
SDR 192 TDI (00000000000000000fd577fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075577fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075577fcf7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcf7c000000000000000000000);
! 14fc expect a0
SDR 192 TDI (00000000000000000fd577fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075577fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075577fcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcfd4000000000000000000000);
! 14fd expect 50
SDR 192 TDI (00000000000000000fd577fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075577fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075577fcfdc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcfdc000000000000000000000);
! 14fe expect 82
SDR 192 TDI (00000000000000000fd577fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075577fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075577fcff4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcff4000000000000000000000);
! 14ff expect 16
SDR 192 TDI (00000000000000000fd577fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075577fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075577fcffc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd577fcffc000000000000000000000);
! 1500 expect 12
SDR 192 TDI (00000000000000000fd77754554000000000000000000000);
SDR 192 TDI (000000000000000007577754554000000000000000000000);
SDR 192 TDI (000000000000000007577754554000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754554000000000000000000000);
! 1501 expect 44
SDR 192 TDI (00000000000000000fd7775455c000000000000000000000);
SDR 192 TDI (00000000000000000757775455c000000000000000000000);
SDR 192 TDI (00000000000000000757775455c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775455c000000000000000000000);
! 1502 expect 83
SDR 192 TDI (00000000000000000fd77754574000000000000000000000);
SDR 192 TDI (000000000000000007577754574000000000000000000000);
SDR 192 TDI (000000000000000007577754574000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754574000000000000000000000);
! 1503 expect 16
SDR 192 TDI (00000000000000000fd7775457c000000000000000000000);
SDR 192 TDI (00000000000000000757775457c000000000000000000000);
SDR 192 TDI (00000000000000000757775457c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775457c000000000000000000000);
! 1504 expect c7
SDR 192 TDI (00000000000000000fd777545d4000000000000000000000);
SDR 192 TDI (0000000000000000075777545d4000000000000000000000);
SDR 192 TDI (0000000000000000075777545d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777545d4000000000000000000000);
! 1505 expect 30
SDR 192 TDI (00000000000000000fd777545dc000000000000000000000);
SDR 192 TDI (0000000000000000075777545dc000000000000000000000);
SDR 192 TDI (0000000000000000075777545dc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777545dc000000000000000000000);
! 1506 expect 46
SDR 192 TDI (00000000000000000fd777545f4000000000000000000000);
SDR 192 TDI (0000000000000000075777545f4000000000000000000000);
SDR 192 TDI (0000000000000000075777545f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777545f4000000000000000000000);
! 1507 expect e7
SDR 192 TDI (00000000000000000fd777545fc000000000000000000000);
SDR 192 TDI (0000000000000000075777545fc000000000000000000000);
SDR 192 TDI (0000000000000000075777545fc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777545fc000000000000000000000);
! 1508 expect 16
SDR 192 TDI (00000000000000000fd77754754000000000000000000000);
SDR 192 TDI (000000000000000007577754754000000000000000000000);
SDR 192 TDI (000000000000000007577754754000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754754000000000000000000000);
! 1509 expect f8
SDR 192 TDI (00000000000000000fd7775475c000000000000000000000);
SDR 192 TDI (00000000000000000757775475c000000000000000000000);
SDR 192 TDI (00000000000000000757775475c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775475c000000000000000000000);
! 150a expect 30
SDR 192 TDI (00000000000000000fd77754774000000000000000000000);
SDR 192 TDI (000000000000000007577754774000000000000000000000);
SDR 192 TDI (000000000000000007577754774000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754774000000000000000000000);
! 150b expect 46
SDR 192 TDI (00000000000000000fd7775477c000000000000000000000);
SDR 192 TDI (00000000000000000757775477c000000000000000000000);
SDR 192 TDI (00000000000000000757775477c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775477c000000000000000000000);
! 150c expect e7
SDR 192 TDI (00000000000000000fd777547d4000000000000000000000);
SDR 192 TDI (0000000000000000075777547d4000000000000000000000);
SDR 192 TDI (0000000000000000075777547d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777547d4000000000000000000000);
! 150d expect 16
SDR 192 TDI (00000000000000000fd777547dc000000000000000000000);
SDR 192 TDI (0000000000000000075777547dc000000000000000000000);
SDR 192 TDI (0000000000000000075777547dc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777547dc000000000000000000000);
! 150e expect 09
SDR 192 TDI (00000000000000000fd777547f4000000000000000000000);
SDR 192 TDI (0000000000000000075777547f4000000000000000000000);
SDR 192 TDI (0000000000000000075777547f4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777547f4000000000000000000000);
! 150f expect 2b
SDR 192 TDI (00000000000000000fd777547fc000000000000000000000);
SDR 192 TDI (0000000000000000075777547fc000000000000000000000);
SDR 192 TDI (0000000000000000075777547fc000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777547fc000000000000000000000);
! 1510 expect 44
SDR 192 TDI (00000000000000000fd77754d54000000000000000000000);
SDR 192 TDI (000000000000000007577754d54000000000000000000000);
SDR 192 TDI (000000000000000007577754d54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754d54000000000000000000000);
! 1511 expect 04
SDR 192 TDI (00000000000000000fd77754d5c000000000000000000000);
SDR 192 TDI (000000000000000007577754d5c000000000000000000000);
SDR 192 TDI (000000000000000007577754d5c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754d5c000000000000000000000);
! 1512 expect 15
SDR 192 TDI (00000000000000000fd77754d74000000000000000000000);
SDR 192 TDI (000000000000000007577754d74000000000000000000000);
SDR 192 TDI (000000000000000007577754d74000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754d74000000000000000000000);
! 1513 expect 36
SDR 192 TDI (00000000000000000fd77754d7c000000000000000000000);
SDR 192 TDI (000000000000000007577754d7c000000000000000000000);
SDR 192 TDI (000000000000000007577754d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754d7c000000000000000000000);
! 1514 expect 54
SDR 192 TDI (00000000000000000fd77754dd4000000000000000000000);
SDR 192 TDI (000000000000000007577754dd4000000000000000000000);
SDR 192 TDI (000000000000000007577754dd4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754dd4000000000000000000000);
! 1515 expect 2e
SDR 192 TDI (00000000000000000fd77754ddc000000000000000000000);
SDR 192 TDI (000000000000000007577754ddc000000000000000000000);
SDR 192 TDI (000000000000000007577754ddc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754ddc000000000000000000000);
! 1516 expect 20
SDR 192 TDI (00000000000000000fd77754df4000000000000000000000);
SDR 192 TDI (000000000000000007577754df4000000000000000000000);
SDR 192 TDI (000000000000000007577754df4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754df4000000000000000000000);
! 1517 expect 0e
SDR 192 TDI (00000000000000000fd77754dfc000000000000000000000);
SDR 192 TDI (000000000000000007577754dfc000000000000000000000);
SDR 192 TDI (000000000000000007577754dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754dfc000000000000000000000);
! 1518 expect 03
SDR 192 TDI (00000000000000000fd77754f54000000000000000000000);
SDR 192 TDI (000000000000000007577754f54000000000000000000000);
SDR 192 TDI (000000000000000007577754f54000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754f54000000000000000000000);
! 1519 expect 46
SDR 192 TDI (00000000000000000fd77754f5c000000000000000000000);
SDR 192 TDI (000000000000000007577754f5c000000000000000000000);
SDR 192 TDI (000000000000000007577754f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754f5c000000000000000000000);
! 151a expect 61
SDR 192 TDI (00000000000000000fd77754f74000000000000000000000);
SDR 192 TDI (000000000000000007577754f74000000000000000000000);
SDR 192 TDI (000000000000000007577754f74000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754f74000000000000000000000);
! 151b expect 16
SDR 192 TDI (00000000000000000fd77754f7c000000000000000000000);
SDR 192 TDI (000000000000000007577754f7c000000000000000000000);
SDR 192 TDI (000000000000000007577754f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754f7c000000000000000000000);
! 151c expect 44
SDR 192 TDI (00000000000000000fd77754fd4000000000000000000000);
SDR 192 TDI (000000000000000007577754fd4000000000000000000000);
SDR 192 TDI (000000000000000007577754fd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754fd4000000000000000000000);
! 151d expect 82
SDR 192 TDI (00000000000000000fd77754fdc000000000000000000000);
SDR 192 TDI (000000000000000007577754fdc000000000000000000000);
SDR 192 TDI (000000000000000007577754fdc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754fdc000000000000000000000);
! 151e expect 14
SDR 192 TDI (00000000000000000fd77754ff4000000000000000000000);
SDR 192 TDI (000000000000000007577754ff4000000000000000000000);
SDR 192 TDI (000000000000000007577754ff4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754ff4000000000000000000000);
! 151f expect 46
SDR 192 TDI (00000000000000000fd77754ffc000000000000000000000);
SDR 192 TDI (000000000000000007577754ffc000000000000000000000);
SDR 192 TDI (000000000000000007577754ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77754ffc000000000000000000000);
! 1520 expect 6f
SDR 192 TDI (00000000000000000fd7775c554000000000000000000000);
SDR 192 TDI (00000000000000000757775c554000000000000000000000);
SDR 192 TDI (00000000000000000757775c554000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c554000000000000000000000);
! 1521 expect 15
SDR 192 TDI (00000000000000000fd7775c55c000000000000000000000);
SDR 192 TDI (00000000000000000757775c55c000000000000000000000);
SDR 192 TDI (00000000000000000757775c55c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c55c000000000000000000000);
! 1522 expect 36
SDR 192 TDI (00000000000000000fd7775c574000000000000000000000);
SDR 192 TDI (00000000000000000757775c574000000000000000000000);
SDR 192 TDI (00000000000000000757775c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c574000000000000000000000);
! 1523 expect 5f
SDR 192 TDI (00000000000000000fd7775c57c000000000000000000000);
SDR 192 TDI (00000000000000000757775c57c000000000000000000000);
SDR 192 TDI (00000000000000000757775c57c000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c57c000000000000000000000);
! 1524 expect c7
SDR 192 TDI (00000000000000000fd7775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000757775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000757775c5d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c5d4000000000000000000000);
! 1525 expect 36
SDR 192 TDI (00000000000000000fd7775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000757775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000757775c5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c5dc000000000000000000000);
! 1526 expect 57
SDR 192 TDI (00000000000000000fd7775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000757775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000757775c5f4000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c5f4000000000000000000000);
! 1527 expect 87
SDR 192 TDI (00000000000000000fd7775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000757775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000757775c5fc000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c5fc000000000000000000000);
! 1528 expect 04
SDR 192 TDI (00000000000000000fd7775c754000000000000000000000);
SDR 192 TDI (00000000000000000757775c754000000000000000000000);
SDR 192 TDI (00000000000000000757775c754000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c754000000000000000000000);
! 1529 expect 01
SDR 192 TDI (00000000000000000fd7775c75c000000000000000000000);
SDR 192 TDI (00000000000000000757775c75c000000000000000000000);
SDR 192 TDI (00000000000000000757775c75c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c75c000000000000000000000);
! 152a expect f8
SDR 192 TDI (00000000000000000fd7775c774000000000000000000000);
SDR 192 TDI (00000000000000000757775c774000000000000000000000);
SDR 192 TDI (00000000000000000757775c774000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c774000000000000000000000);
! 152b expect 36
SDR 192 TDI (00000000000000000fd7775c77c000000000000000000000);
SDR 192 TDI (00000000000000000757775c77c000000000000000000000);
SDR 192 TDI (00000000000000000757775c77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c77c000000000000000000000);
! 152c expect 42
SDR 192 TDI (00000000000000000fd7775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000757775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000757775c7d4000000000000000000000) TDO(000000000000000000000000000000000040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c7d4000000000000000000000);
! 152d expect 3e
SDR 192 TDI (00000000000000000fd7775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000757775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000757775c7dc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c7dc000000000000000000000);
! 152e expect 17
SDR 192 TDI (00000000000000000fd7775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000757775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000757775c7f4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c7f4000000000000000000000);
! 152f expect 36
SDR 192 TDI (00000000000000000fd7775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000757775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000757775c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775c7fc000000000000000000000);
! 1530 expect 56
SDR 192 TDI (00000000000000000fd7775cd54000000000000000000000);
SDR 192 TDI (00000000000000000757775cd54000000000000000000000);
SDR 192 TDI (00000000000000000757775cd54000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cd54000000000000000000000);
! 1531 expect 0e
SDR 192 TDI (00000000000000000fd7775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000757775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000757775cd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cd5c000000000000000000000);
! 1532 expect 03
SDR 192 TDI (00000000000000000fd7775cd74000000000000000000000);
SDR 192 TDI (00000000000000000757775cd74000000000000000000000);
SDR 192 TDI (00000000000000000757775cd74000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cd74000000000000000000000);
! 1533 expect 46
SDR 192 TDI (00000000000000000fd7775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000757775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000757775cd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cd7c000000000000000000000);
! 1534 expect 82
SDR 192 TDI (00000000000000000fd7775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000757775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000757775cdd4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cdd4000000000000000000000);
! 1535 expect 16
SDR 192 TDI (00000000000000000fd7775cddc000000000000000000000);
SDR 192 TDI (00000000000000000757775cddc000000000000000000000);
SDR 192 TDI (00000000000000000757775cddc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cddc000000000000000000000);
! 1536 expect 62
SDR 192 TDI (00000000000000000fd7775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000757775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000757775cdf4000000000000000000000) TDO(000000000000000000000000000000000040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cdf4000000000000000000000);
! 1537 expect b1
SDR 192 TDI (00000000000000000fd7775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000757775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000757775cdfc000000000000000000000) TDO(000000000000000000000000000000001010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cdfc000000000000000000000);
! 1538 expect 15
SDR 192 TDI (00000000000000000fd7775cf54000000000000000000000);
SDR 192 TDI (00000000000000000757775cf54000000000000000000000);
SDR 192 TDI (00000000000000000757775cf54000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cf54000000000000000000000);
! 1539 expect 36
SDR 192 TDI (00000000000000000fd7775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000757775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000757775cf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cf5c000000000000000000000);
! 153a expect 66
SDR 192 TDI (00000000000000000fd7775cf74000000000000000000000);
SDR 192 TDI (00000000000000000757775cf74000000000000000000000);
SDR 192 TDI (00000000000000000757775cf74000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cf74000000000000000000000);
! 153b expect 0e
SDR 192 TDI (00000000000000000fd7775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000757775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000757775cf7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cf7c000000000000000000000);
! 153c expect 06
SDR 192 TDI (00000000000000000fd7775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000757775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000757775cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cfd4000000000000000000000);
! 153d expect 46
SDR 192 TDI (00000000000000000fd7775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000757775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000757775cfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cfdc000000000000000000000);
! 153e expect 82
SDR 192 TDI (00000000000000000fd7775cff4000000000000000000000);
SDR 192 TDI (00000000000000000757775cff4000000000000000000000);
SDR 192 TDI (00000000000000000757775cff4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cff4000000000000000000000);
! 153f expect 16
SDR 192 TDI (00000000000000000fd7775cffc000000000000000000000);
SDR 192 TDI (00000000000000000757775cffc000000000000000000000);
SDR 192 TDI (00000000000000000757775cffc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7775cffc000000000000000000000);
! 1540 expect 36
SDR 192 TDI (00000000000000000fd77774554000000000000000000000);
SDR 192 TDI (000000000000000007577774554000000000000000000000);
SDR 192 TDI (000000000000000007577774554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774554000000000000000000000);
! 1541 expect 42
SDR 192 TDI (00000000000000000fd7777455c000000000000000000000);
SDR 192 TDI (00000000000000000757777455c000000000000000000000);
SDR 192 TDI (00000000000000000757777455c000000000000000000000) TDO(000000000000000000000000000000000040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777455c000000000000000000000);
! 1542 expect d7
SDR 192 TDI (00000000000000000fd77774574000000000000000000000);
SDR 192 TDI (000000000000000007577774574000000000000000000000);
SDR 192 TDI (000000000000000007577774574000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774574000000000000000000000);
! 1543 expect 11
SDR 192 TDI (00000000000000000fd7777457c000000000000000000000);
SDR 192 TDI (00000000000000000757777457c000000000000000000000);
SDR 192 TDI (00000000000000000757777457c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777457c000000000000000000000);
! 1544 expect fa
SDR 192 TDI (00000000000000000fd777745d4000000000000000000000);
SDR 192 TDI (0000000000000000075777745d4000000000000000000000);
SDR 192 TDI (0000000000000000075777745d4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777745d4000000000000000000000);
! 1545 expect 48
SDR 192 TDI (00000000000000000fd777745dc000000000000000000000);
SDR 192 TDI (0000000000000000075777745dc000000000000000000000);
SDR 192 TDI (0000000000000000075777745dc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777745dc000000000000000000000);
! 1546 expect 2f
SDR 192 TDI (00000000000000000fd777745f4000000000000000000000);
SDR 192 TDI (0000000000000000075777745f4000000000000000000000);
SDR 192 TDI (0000000000000000075777745f4000000000000000000000) TDO(000000000000000000000000000000000550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777745f4000000000000000000000);
! 1547 expect 15
SDR 192 TDI (00000000000000000fd777745fc000000000000000000000);
SDR 192 TDI (0000000000000000075777745fc000000000000000000000);
SDR 192 TDI (0000000000000000075777745fc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777745fc000000000000000000000);
! 1548 expect 36
SDR 192 TDI (00000000000000000fd77774754000000000000000000000);
SDR 192 TDI (000000000000000007577774754000000000000000000000);
SDR 192 TDI (000000000000000007577774754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774754000000000000000000000);
! 1549 expect 66
SDR 192 TDI (00000000000000000fd7777475c000000000000000000000);
SDR 192 TDI (00000000000000000757777475c000000000000000000000);
SDR 192 TDI (00000000000000000757777475c000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777475c000000000000000000000);
! 154a expect 0e
SDR 192 TDI (00000000000000000fd77774774000000000000000000000);
SDR 192 TDI (000000000000000007577774774000000000000000000000);
SDR 192 TDI (000000000000000007577774774000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774774000000000000000000000);
! 154b expect 06
SDR 192 TDI (00000000000000000fd7777477c000000000000000000000);
SDR 192 TDI (00000000000000000757777477c000000000000000000000);
SDR 192 TDI (00000000000000000757777477c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777477c000000000000000000000);
! 154c expect 46
SDR 192 TDI (00000000000000000fd777747d4000000000000000000000);
SDR 192 TDI (0000000000000000075777747d4000000000000000000000);
SDR 192 TDI (0000000000000000075777747d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777747d4000000000000000000000);
! 154d expect 82
SDR 192 TDI (00000000000000000fd777747dc000000000000000000000);
SDR 192 TDI (0000000000000000075777747dc000000000000000000000);
SDR 192 TDI (0000000000000000075777747dc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777747dc000000000000000000000);
! 154e expect 16
SDR 192 TDI (00000000000000000fd777747f4000000000000000000000);
SDR 192 TDI (0000000000000000075777747f4000000000000000000000);
SDR 192 TDI (0000000000000000075777747f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777747f4000000000000000000000);
! 154f expect 36
SDR 192 TDI (00000000000000000fd777747fc000000000000000000000);
SDR 192 TDI (0000000000000000075777747fc000000000000000000000);
SDR 192 TDI (0000000000000000075777747fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777747fc000000000000000000000);
! 1550 expect 63
SDR 192 TDI (00000000000000000fd77774d54000000000000000000000);
SDR 192 TDI (000000000000000007577774d54000000000000000000000);
SDR 192 TDI (000000000000000007577774d54000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774d54000000000000000000000);
! 1551 expect c7
SDR 192 TDI (00000000000000000fd77774d5c000000000000000000000);
SDR 192 TDI (000000000000000007577774d5c000000000000000000000);
SDR 192 TDI (000000000000000007577774d5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774d5c000000000000000000000);
! 1552 expect 12
SDR 192 TDI (00000000000000000fd77774d74000000000000000000000);
SDR 192 TDI (000000000000000007577774d74000000000000000000000);
SDR 192 TDI (000000000000000007577774d74000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774d74000000000000000000000);
! 1553 expect a0
SDR 192 TDI (00000000000000000fd77774d7c000000000000000000000);
SDR 192 TDI (000000000000000007577774d7c000000000000000000000);
SDR 192 TDI (000000000000000007577774d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774d7c000000000000000000000);
! 1554 expect 72
SDR 192 TDI (00000000000000000fd77774dd4000000000000000000000);
SDR 192 TDI (000000000000000007577774dd4000000000000000000000);
SDR 192 TDI (000000000000000007577774dd4000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774dd4000000000000000000000);
! 1555 expect bb
SDR 192 TDI (00000000000000000fd77774ddc000000000000000000000);
SDR 192 TDI (000000000000000007577774ddc000000000000000000000);
SDR 192 TDI (000000000000000007577774ddc000000000000000000000) TDO(000000000000000000000000000000001450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774ddc000000000000000000000);
! 1556 expect 15
SDR 192 TDI (00000000000000000fd77774df4000000000000000000000);
SDR 192 TDI (000000000000000007577774df4000000000000000000000);
SDR 192 TDI (000000000000000007577774df4000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774df4000000000000000000000);
! 1557 expect 36
SDR 192 TDI (00000000000000000fd77774dfc000000000000000000000);
SDR 192 TDI (000000000000000007577774dfc000000000000000000000);
SDR 192 TDI (000000000000000007577774dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774dfc000000000000000000000);
! 1558 expect 53
SDR 192 TDI (00000000000000000fd77774f54000000000000000000000);
SDR 192 TDI (000000000000000007577774f54000000000000000000000);
SDR 192 TDI (000000000000000007577774f54000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774f54000000000000000000000);
! 1559 expect e6
SDR 192 TDI (00000000000000000fd77774f5c000000000000000000000);
SDR 192 TDI (000000000000000007577774f5c000000000000000000000);
SDR 192 TDI (000000000000000007577774f5c000000000000000000000) TDO(0000000000000000000000000000000001400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774f5c000000000000000000000);
! 155a expect dd
SDR 192 TDI (00000000000000000fd77774f74000000000000000000000);
SDR 192 TDI (000000000000000007577774f74000000000000000000000);
SDR 192 TDI (000000000000000007577774f74000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774f74000000000000000000000);
! 155b expect 36
SDR 192 TDI (00000000000000000fd77774f7c000000000000000000000);
SDR 192 TDI (000000000000000007577774f7c000000000000000000000);
SDR 192 TDI (000000000000000007577774f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774f7c000000000000000000000);
! 155c expect 63
SDR 192 TDI (00000000000000000fd77774fd4000000000000000000000);
SDR 192 TDI (000000000000000007577774fd4000000000000000000000);
SDR 192 TDI (000000000000000007577774fd4000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774fd4000000000000000000000);
! 155d expect 0e
SDR 192 TDI (00000000000000000fd77774fdc000000000000000000000);
SDR 192 TDI (000000000000000007577774fdc000000000000000000000);
SDR 192 TDI (000000000000000007577774fdc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774fdc000000000000000000000);
! 155e expect 04
SDR 192 TDI (00000000000000000fd77774ff4000000000000000000000);
SDR 192 TDI (000000000000000007577774ff4000000000000000000000);
SDR 192 TDI (000000000000000007577774ff4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774ff4000000000000000000000);
! 155f expect 46
SDR 192 TDI (00000000000000000fd77774ffc000000000000000000000);
SDR 192 TDI (000000000000000007577774ffc000000000000000000000);
SDR 192 TDI (000000000000000007577774ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd77774ffc000000000000000000000);
! 1560 expect 04
SDR 192 TDI (00000000000000000fd7777c554000000000000000000000);
SDR 192 TDI (00000000000000000757777c554000000000000000000000);
SDR 192 TDI (00000000000000000757777c554000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c554000000000000000000000);
! 1561 expect 15
SDR 192 TDI (00000000000000000fd7777c55c000000000000000000000);
SDR 192 TDI (00000000000000000757777c55c000000000000000000000);
SDR 192 TDI (00000000000000000757777c55c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c55c000000000000000000000);
! 1562 expect 0e
SDR 192 TDI (00000000000000000fd7777c574000000000000000000000);
SDR 192 TDI (00000000000000000757777c574000000000000000000000);
SDR 192 TDI (00000000000000000757777c574000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c574000000000000000000000);
! 1563 expect 00
SDR 192 TDI (00000000000000000fd7777c57c000000000000000000000);
SDR 192 TDI (00000000000000000757777c57c000000000000000000000);
SDR 192 TDI (00000000000000000757777c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c57c000000000000000000000);
! 1564 expect 46
SDR 192 TDI (00000000000000000fd7777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000757777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000757777c5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c5d4000000000000000000000);
! 1565 expect 2f
SDR 192 TDI (00000000000000000fd7777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000757777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000757777c5dc000000000000000000000) TDO(000000000000000000000000000000000550000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c5dc000000000000000000000);
! 1566 expect 14
SDR 192 TDI (00000000000000000fd7777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000757777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000757777c5f4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c5f4000000000000000000000);
! 1567 expect 36
SDR 192 TDI (00000000000000000fd7777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000757777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000757777c5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c5fc000000000000000000000);
! 1568 expect 41
SDR 192 TDI (00000000000000000fd7777c754000000000000000000000);
SDR 192 TDI (00000000000000000757777c754000000000000000000000);
SDR 192 TDI (00000000000000000757777c754000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c754000000000000000000000);
! 1569 expect c7
SDR 192 TDI (00000000000000000fd7777c75c000000000000000000000);
SDR 192 TDI (00000000000000000757777c75c000000000000000000000);
SDR 192 TDI (00000000000000000757777c75c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c75c000000000000000000000);
! 156a expect a0
SDR 192 TDI (00000000000000000fd7777c774000000000000000000000);
SDR 192 TDI (00000000000000000757777c774000000000000000000000);
SDR 192 TDI (00000000000000000757777c774000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c774000000000000000000000);
! 156b expect 0b
SDR 192 TDI (00000000000000000fd7777c77c000000000000000000000);
SDR 192 TDI (00000000000000000757777c77c000000000000000000000);
SDR 192 TDI (00000000000000000757777c77c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c77c000000000000000000000);
! 156c expect 44
SDR 192 TDI (00000000000000000fd7777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000757777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000757777c7d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c7d4000000000000000000000);
! 156d expect 7b
SDR 192 TDI (00000000000000000fd7777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000757777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000757777c7dc000000000000000000000) TDO(000000000000000000000000000000001450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c7dc000000000000000000000);
! 156e expect 14
SDR 192 TDI (00000000000000000fd7777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000757777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000757777c7f4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c7f4000000000000000000000);
! 156f expect 36
SDR 192 TDI (00000000000000000fd7777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000757777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000757777c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777c7fc000000000000000000000);
! 1570 expect 60
SDR 192 TDI (00000000000000000fd7777cd54000000000000000000000);
SDR 192 TDI (00000000000000000757777cd54000000000000000000000);
SDR 192 TDI (00000000000000000757777cd54000000000000000000000) TDO(000000000000000000000000000000000000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cd54000000000000000000000);
! 1571 expect 2e
SDR 192 TDI (00000000000000000fd7777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000757777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000757777cd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cd5c000000000000000000000);
! 1572 expect 20
SDR 192 TDI (00000000000000000fd7777cd74000000000000000000000);
SDR 192 TDI (00000000000000000757777cd74000000000000000000000);
SDR 192 TDI (00000000000000000757777cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cd74000000000000000000000);
! 1573 expect 0e
SDR 192 TDI (00000000000000000fd7777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000757777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000757777cd7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cd7c000000000000000000000);
! 1574 expect 08
SDR 192 TDI (00000000000000000fd7777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000757777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000757777cdd4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cdd4000000000000000000000);
! 1575 expect a8
SDR 192 TDI (00000000000000000fd7777cddc000000000000000000000);
SDR 192 TDI (00000000000000000757777cddc000000000000000000000);
SDR 192 TDI (00000000000000000757777cddc000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cddc000000000000000000000);
! 1576 expect f8
SDR 192 TDI (00000000000000000fd7777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000757777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000757777cdf4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cdf4000000000000000000000);
! 1577 expect 30
SDR 192 TDI (00000000000000000fd7777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000757777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000757777cdfc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cdfc000000000000000000000);
! 1578 expect 09
SDR 192 TDI (00000000000000000fd7777cf54000000000000000000000);
SDR 192 TDI (00000000000000000757777cf54000000000000000000000);
SDR 192 TDI (00000000000000000757777cf54000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cf54000000000000000000000);
! 1579 expect 48
SDR 192 TDI (00000000000000000fd7777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000757777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000757777cf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cf5c000000000000000000000);
! 157a expect 76
SDR 192 TDI (00000000000000000fd7777cf74000000000000000000000);
SDR 192 TDI (00000000000000000757777cf74000000000000000000000);
SDR 192 TDI (00000000000000000757777cf74000000000000000000000) TDO(000000000000000000000000000000001140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cf74000000000000000000000);
! 157b expect 15
SDR 192 TDI (00000000000000000fd7777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000757777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000757777cf7c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cf7c000000000000000000000);
! 157c expect 0e
SDR 192 TDI (00000000000000000fd7777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000757777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000757777cfd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cfd4000000000000000000000);
! 157d expect 04
SDR 192 TDI (00000000000000000fd7777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000757777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000757777cfdc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cfdc000000000000000000000);
! 157e expect 36
SDR 192 TDI (00000000000000000fd7777cff4000000000000000000000);
SDR 192 TDI (00000000000000000757777cff4000000000000000000000);
SDR 192 TDI (00000000000000000757777cff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cff4000000000000000000000);
! 157f expect 58
SDR 192 TDI (00000000000000000fd7777cffc000000000000000000000);
SDR 192 TDI (00000000000000000757777cffc000000000000000000000);
SDR 192 TDI (00000000000000000757777cffc000000000000000000000) TDO(000000000000000000000000000000001400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd7777cffc000000000000000000000);
! 1580 expect f8
SDR 192 TDI (00000000000000000fd777d4554000000000000000000000);
SDR 192 TDI (0000000000000000075777d4554000000000000000000000);
SDR 192 TDI (0000000000000000075777d4554000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4554000000000000000000000);
! 1581 expect 30
SDR 192 TDI (00000000000000000fd777d455c000000000000000000000);
SDR 192 TDI (0000000000000000075777d455c000000000000000000000);
SDR 192 TDI (0000000000000000075777d455c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d455c000000000000000000000);
! 1582 expect 09
SDR 192 TDI (00000000000000000fd777d4574000000000000000000000);
SDR 192 TDI (0000000000000000075777d4574000000000000000000000);
SDR 192 TDI (0000000000000000075777d4574000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4574000000000000000000000);
! 1583 expect 48
SDR 192 TDI (00000000000000000fd777d457c000000000000000000000);
SDR 192 TDI (0000000000000000075777d457c000000000000000000000);
SDR 192 TDI (0000000000000000075777d457c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d457c000000000000000000000);
! 1584 expect 80
SDR 192 TDI (00000000000000000fd777d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075777d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075777d45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d45d4000000000000000000000);
! 1585 expect 15
SDR 192 TDI (00000000000000000fd777d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075777d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075777d45dc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d45dc000000000000000000000);
! 1586 expect 36
SDR 192 TDI (00000000000000000fd777d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075777d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075777d45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d45f4000000000000000000000);
! 1587 expect 41
SDR 192 TDI (00000000000000000fd777d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075777d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075777d45fc000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d45fc000000000000000000000);
! 1588 expect 3e
SDR 192 TDI (00000000000000000fd777d4754000000000000000000000);
SDR 192 TDI (0000000000000000075777d4754000000000000000000000);
SDR 192 TDI (0000000000000000075777d4754000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4754000000000000000000000);
! 1589 expect 01
SDR 192 TDI (00000000000000000fd777d475c000000000000000000000);
SDR 192 TDI (0000000000000000075777d475c000000000000000000000);
SDR 192 TDI (0000000000000000075777d475c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d475c000000000000000000000);
! 158a expect 36
SDR 192 TDI (00000000000000000fd777d4774000000000000000000000);
SDR 192 TDI (0000000000000000075777d4774000000000000000000000);
SDR 192 TDI (0000000000000000075777d4774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4774000000000000000000000);
! 158b expect 56
SDR 192 TDI (00000000000000000fd777d477c000000000000000000000);
SDR 192 TDI (0000000000000000075777d477c000000000000000000000);
SDR 192 TDI (0000000000000000075777d477c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d477c000000000000000000000);
! 158c expect c7
SDR 192 TDI (00000000000000000fd777d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075777d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075777d47d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d47d4000000000000000000000);
! 158d expect a0
SDR 192 TDI (00000000000000000fd777d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075777d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075777d47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d47dc000000000000000000000);
! 158e expect 70
SDR 192 TDI (00000000000000000fd777d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075777d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075777d47f4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d47f4000000000000000000000);
! 158f expect a2
SDR 192 TDI (00000000000000000fd777d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075777d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075777d47fc000000000000000000000) TDO(000000000000000000000000000000000040000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d47fc000000000000000000000);
! 1590 expect 15
SDR 192 TDI (00000000000000000fd777d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075777d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075777d4d54000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4d54000000000000000000000);
! 1591 expect 36
SDR 192 TDI (00000000000000000fd777d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075777d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075777d4d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4d5c000000000000000000000);
! 1592 expect 5e
SDR 192 TDI (00000000000000000fd777d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075777d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075777d4d74000000000000000000000) TDO(000000000000000000000000000000001540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4d74000000000000000000000);
! 1593 expect c7
SDR 192 TDI (00000000000000000fd777d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075777d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075777d4d7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4d7c000000000000000000000);
! 1594 expect a0
SDR 192 TDI (00000000000000000fd777d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075777d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075777d4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4dd4000000000000000000000);
! 1595 expect 13
SDR 192 TDI (00000000000000000fd777d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075777d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075777d4ddc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4ddc000000000000000000000);
! 1596 expect 36
SDR 192 TDI (00000000000000000fd777d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075777d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075777d4df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4df4000000000000000000000);
! 1597 expect 41
SDR 192 TDI (00000000000000000fd777d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075777d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075777d4dfc000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4dfc000000000000000000000);
! 1598 expect d7
SDR 192 TDI (00000000000000000fd777d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075777d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075777d4f54000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4f54000000000000000000000);
! 1599 expect 11
SDR 192 TDI (00000000000000000fd777d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075777d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075777d4f5c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4f5c000000000000000000000);
! 159a expect fa
SDR 192 TDI (00000000000000000fd777d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075777d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075777d4f74000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4f74000000000000000000000);
! 159b expect 36
SDR 192 TDI (00000000000000000fd777d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075777d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075777d4f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4f7c000000000000000000000);
! 159c expect 5c
SDR 192 TDI (00000000000000000fd777d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075777d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075777d4fd4000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4fd4000000000000000000000);
! 159d expect 0e
SDR 192 TDI (00000000000000000fd777d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075777d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075777d4fdc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4fdc000000000000000000000);
! 159e expect 03
SDR 192 TDI (00000000000000000fd777d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075777d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075777d4ff4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4ff4000000000000000000000);
! 159f expect 44
SDR 192 TDI (00000000000000000fd777d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075777d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075777d4ffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777d4ffc000000000000000000000);
! 15a0 expect 61
SDR 192 TDI (00000000000000000fd777dc554000000000000000000000);
SDR 192 TDI (0000000000000000075777dc554000000000000000000000);
SDR 192 TDI (0000000000000000075777dc554000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc554000000000000000000000);
! 15a1 expect 16
SDR 192 TDI (00000000000000000fd777dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075777dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075777dc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc55c000000000000000000000);
! 15a2 expect 36
SDR 192 TDI (00000000000000000fd777dc574000000000000000000000);
SDR 192 TDI (0000000000000000075777dc574000000000000000000000);
SDR 192 TDI (0000000000000000075777dc574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc574000000000000000000000);
! 15a3 expect 41
SDR 192 TDI (00000000000000000fd777dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075777dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075777dc57c000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc57c000000000000000000000);
! 15a4 expect d7
SDR 192 TDI (00000000000000000fd777dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075777dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075777dc5d4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc5d4000000000000000000000);
! 15a5 expect 11
SDR 192 TDI (00000000000000000fd777dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075777dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075777dc5dc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc5dc000000000000000000000);
! 15a6 expect fa
SDR 192 TDI (00000000000000000fd777dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075777dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075777dc5f4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc5f4000000000000000000000);
! 15a7 expect 36
SDR 192 TDI (00000000000000000fd777dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075777dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075777dc5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc5fc000000000000000000000);
! 15a8 expect 54
SDR 192 TDI (00000000000000000fd777dc754000000000000000000000);
SDR 192 TDI (0000000000000000075777dc754000000000000000000000);
SDR 192 TDI (0000000000000000075777dc754000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc754000000000000000000000);
! 15a9 expect 0e
SDR 192 TDI (00000000000000000fd777dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075777dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075777dc75c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc75c000000000000000000000);
! 15aa expect 03
SDR 192 TDI (00000000000000000fd777dc774000000000000000000000);
SDR 192 TDI (0000000000000000075777dc774000000000000000000000);
SDR 192 TDI (0000000000000000075777dc774000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc774000000000000000000000);
! 15ab expect 46
SDR 192 TDI (00000000000000000fd777dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075777dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075777dc77c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc77c000000000000000000000);
! 15ac expect 61
SDR 192 TDI (00000000000000000fd777dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075777dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075777dc7d4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc7d4000000000000000000000);
! 15ad expect 16
SDR 192 TDI (00000000000000000fd777dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075777dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075777dc7dc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc7dc000000000000000000000);
! 15ae expect 44
SDR 192 TDI (00000000000000000fd777dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075777dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075777dc7f4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc7f4000000000000000000000);
! 15af expect 91
SDR 192 TDI (00000000000000000fd777dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075777dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075777dc7fc000000000000000000000) TDO(000000000000000000000000000000001010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dc7fc000000000000000000000);
! 15b0 expect 15
SDR 192 TDI (00000000000000000fd777dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075777dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075777dcd54000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcd54000000000000000000000);
! 15b1 expect 26
SDR 192 TDI (00000000000000000fd777dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075777dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075777dcd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcd5c000000000000000000000);
! 15b2 expect 61
SDR 192 TDI (00000000000000000fd777dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075777dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075777dcd74000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcd74000000000000000000000);
! 15b3 expect dd
SDR 192 TDI (00000000000000000fd777dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075777dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075777dcd7c000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcd7c000000000000000000000);
! 15b4 expect 36
SDR 192 TDI (00000000000000000fd777dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075777dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075777dcdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcdd4000000000000000000000);
! 15b5 expect 59
SDR 192 TDI (00000000000000000fd777dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075777dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075777dcddc000000000000000000000) TDO(000000000000000000000000000000001410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcddc000000000000000000000);
! 15b6 expect 0e
SDR 192 TDI (00000000000000000fd777dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075777dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075777dcdf4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcdf4000000000000000000000);
! 15b7 expect 06
SDR 192 TDI (00000000000000000fd777dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075777dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075777dcdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcdfc000000000000000000000);
! 15b8 expect 44
SDR 192 TDI (00000000000000000fd777dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075777dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075777dcf54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcf54000000000000000000000);
! 15b9 expect 50
SDR 192 TDI (00000000000000000fd777dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075777dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075777dcf5c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcf5c000000000000000000000);
! 15ba expect 16
SDR 192 TDI (00000000000000000fd777dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075777dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075777dcf74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcf74000000000000000000000);
! 15bb expect 0e
SDR 192 TDI (00000000000000000fd777dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075777dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075777dcf7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcf7c000000000000000000000);
! 15bc expect 03
SDR 192 TDI (00000000000000000fd777dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075777dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075777dcfd4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcfd4000000000000000000000);
! 15bd expect 06
SDR 192 TDI (00000000000000000fd777dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075777dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075777dcfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcfdc000000000000000000000);
! 15be expect 40
SDR 192 TDI (00000000000000000fd777dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075777dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075777dcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcff4000000000000000000000);
! 15bf expect 87
SDR 192 TDI (00000000000000000fd777dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075777dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075777dcffc000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777dcffc000000000000000000000);
! 15c0 expect f8
SDR 192 TDI (00000000000000000fd777f4554000000000000000000000);
SDR 192 TDI (0000000000000000075777f4554000000000000000000000);
SDR 192 TDI (0000000000000000075777f4554000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4554000000000000000000000);
! 15c1 expect 30
SDR 192 TDI (00000000000000000fd777f455c000000000000000000000);
SDR 192 TDI (0000000000000000075777f455c000000000000000000000);
SDR 192 TDI (0000000000000000075777f455c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f455c000000000000000000000);
! 15c2 expect 06
SDR 192 TDI (00000000000000000fd777f4574000000000000000000000);
SDR 192 TDI (0000000000000000075777f4574000000000000000000000);
SDR 192 TDI (0000000000000000075777f4574000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4574000000000000000000000);
! 15c3 expect 00
SDR 192 TDI (00000000000000000fd777f457c000000000000000000000);
SDR 192 TDI (0000000000000000075777f457c000000000000000000000);
SDR 192 TDI (0000000000000000075777f457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f457c000000000000000000000);
! 15c4 expect 8f
SDR 192 TDI (00000000000000000fd777f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075777f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075777f45d4000000000000000000000) TDO(000000000000000000000000000000000550000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f45d4000000000000000000000);
! 15c5 expect 09
SDR 192 TDI (00000000000000000fd777f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075777f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075777f45dc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f45dc000000000000000000000);
! 15c6 expect 48
SDR 192 TDI (00000000000000000fd777f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075777f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075777f45f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f45f4000000000000000000000);
! 15c7 expect c0
SDR 192 TDI (00000000000000000fd777f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075777f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075777f45fc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f45fc000000000000000000000);
! 15c8 expect 15
SDR 192 TDI (00000000000000000fd777f4754000000000000000000000);
SDR 192 TDI (0000000000000000075777f4754000000000000000000000);
SDR 192 TDI (0000000000000000075777f4754000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4754000000000000000000000);
! 15c9 expect f8
SDR 192 TDI (00000000000000000fd777f475c000000000000000000000);
SDR 192 TDI (0000000000000000075777f475c000000000000000000000);
SDR 192 TDI (0000000000000000075777f475c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f475c000000000000000000000);
! 15ca expect 07
SDR 192 TDI (00000000000000000fd777f4774000000000000000000000);
SDR 192 TDI (0000000000000000075777f4774000000000000000000000);
SDR 192 TDI (0000000000000000075777f4774000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4774000000000000000000000);
! 15cb expect 46
SDR 192 TDI (00000000000000000fd777f477c000000000000000000000);
SDR 192 TDI (0000000000000000075777f477c000000000000000000000);
SDR 192 TDI (0000000000000000075777f477c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f477c000000000000000000000);
! 15cc expect 6f
SDR 192 TDI (00000000000000000fd777f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075777f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075777f47d4000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f47d4000000000000000000000);
! 15cd expect 15
SDR 192 TDI (00000000000000000fd777f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075777f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075777f47dc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f47dc000000000000000000000);
! 15ce expect 36
SDR 192 TDI (00000000000000000fd777f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075777f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075777f47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f47f4000000000000000000000);
! 15cf expect 56
SDR 192 TDI (00000000000000000fd777f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075777f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075777f47fc000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f47fc000000000000000000000);
! 15d0 expect c7
SDR 192 TDI (00000000000000000fd777f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075777f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075777f4d54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4d54000000000000000000000);
! 15d1 expect a0
SDR 192 TDI (00000000000000000fd777f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075777f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075777f4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4d5c000000000000000000000);
! 15d2 expect 68
SDR 192 TDI (00000000000000000fd777f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075777f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075777f4d74000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4d74000000000000000000000);
! 15d3 expect f0
SDR 192 TDI (00000000000000000fd777f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075777f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075777f4d7c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4d7c000000000000000000000);
! 15d4 expect 0e
SDR 192 TDI (00000000000000000fd777f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075777f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075777f4dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4dd4000000000000000000000);
! 15d5 expect 36
SDR 192 TDI (00000000000000000fd777f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075777f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075777f4ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4ddc000000000000000000000);
! 15d6 expect 5f
SDR 192 TDI (00000000000000000fd777f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075777f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075777f4df4000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4df4000000000000000000000);
! 15d7 expect c7
SDR 192 TDI (00000000000000000fd777f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075777f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075777f4dfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4dfc000000000000000000000);
! 15d8 expect 36
SDR 192 TDI (00000000000000000fd777f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075777f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075777f4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4f54000000000000000000000);
! 15d9 expect 57
SDR 192 TDI (00000000000000000fd777f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075777f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075777f4f5c000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4f5c000000000000000000000);
! 15da expect 97
SDR 192 TDI (00000000000000000fd777f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075777f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075777f4f74000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4f74000000000000000000000);
! 15db expect 04
SDR 192 TDI (00000000000000000fd777f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075777f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075777f4f7c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4f7c000000000000000000000);
! 15dc expect 01
SDR 192 TDI (00000000000000000fd777f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075777f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075777f4fd4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4fd4000000000000000000000);
! 15dd expect f8
SDR 192 TDI (00000000000000000fd777f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075777f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075777f4fdc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4fdc000000000000000000000);
! 15de expect 36
SDR 192 TDI (00000000000000000fd777f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075777f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075777f4ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4ff4000000000000000000000);
! 15df expect 42
SDR 192 TDI (00000000000000000fd777f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075777f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075777f4ffc000000000000000000000) TDO(000000000000000000000000000000000040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777f4ffc000000000000000000000);
! 15e0 expect 3e
SDR 192 TDI (00000000000000000fd777fc554000000000000000000000);
SDR 192 TDI (0000000000000000075777fc554000000000000000000000);
SDR 192 TDI (0000000000000000075777fc554000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc554000000000000000000000);
! 15e1 expect 17
SDR 192 TDI (00000000000000000fd777fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075777fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075777fc55c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc55c000000000000000000000);
! 15e2 expect 46
SDR 192 TDI (00000000000000000fd777fc574000000000000000000000);
SDR 192 TDI (0000000000000000075777fc574000000000000000000000);
SDR 192 TDI (0000000000000000075777fc574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc574000000000000000000000);
! 15e3 expect 3a
SDR 192 TDI (00000000000000000fd777fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075777fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075777fc57c000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc57c000000000000000000000);
! 15e4 expect 16
SDR 192 TDI (00000000000000000fd777fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075777fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075777fc5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc5d4000000000000000000000);
! 15e5 expect 70
SDR 192 TDI (00000000000000000fd777fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075777fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075777fc5dc000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc5dc000000000000000000000);
! 15e6 expect f7
SDR 192 TDI (00000000000000000fd777fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075777fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075777fc5f4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc5f4000000000000000000000);
! 15e7 expect 15
SDR 192 TDI (00000000000000000fd777fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075777fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075777fc5fc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc5fc000000000000000000000);
! 15e8 expect 26
SDR 192 TDI (00000000000000000fd777fc754000000000000000000000);
SDR 192 TDI (0000000000000000075777fc754000000000000000000000);
SDR 192 TDI (0000000000000000075777fc754000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc754000000000000000000000);
! 15e9 expect 5c
SDR 192 TDI (00000000000000000fd777fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075777fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075777fc75c000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc75c000000000000000000000);
! 15ea expect 36
SDR 192 TDI (00000000000000000fd777fc774000000000000000000000);
SDR 192 TDI (0000000000000000075777fc774000000000000000000000);
SDR 192 TDI (0000000000000000075777fc774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc774000000000000000000000);
! 15eb expect 59
SDR 192 TDI (00000000000000000fd777fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075777fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075777fc77c000000000000000000000) TDO(000000000000000000000000000000001410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc77c000000000000000000000);
! 15ec expect 0e
SDR 192 TDI (00000000000000000fd777fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075777fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075777fc7d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc7d4000000000000000000000);
! 15ed expect 03
SDR 192 TDI (00000000000000000fd777fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075777fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075777fc7dc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc7dc000000000000000000000);
! 15ee expect 46
SDR 192 TDI (00000000000000000fd777fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075777fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075777fc7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc7f4000000000000000000000);
! 15ef expect 04
SDR 192 TDI (00000000000000000fd777fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075777fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075777fc7fc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fc7fc000000000000000000000);
! 15f0 expect 15
SDR 192 TDI (00000000000000000fd777fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075777fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075777fcd54000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcd54000000000000000000000);
! 15f1 expect 06
SDR 192 TDI (00000000000000000fd777fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075777fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075777fcd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcd5c000000000000000000000);
! 15f2 expect 01
SDR 192 TDI (00000000000000000fd777fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075777fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075777fcd74000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcd74000000000000000000000);
! 15f3 expect 1a
SDR 192 TDI (00000000000000000fd777fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075777fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075777fcd7c000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcd7c000000000000000000000);
! 15f4 expect 44
SDR 192 TDI (00000000000000000fd777fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075777fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075777fcdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcdd4000000000000000000000);
! 15f5 expect f8
SDR 192 TDI (00000000000000000fd777fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075777fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075777fcddc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcddc000000000000000000000);
! 15f6 expect 15
SDR 192 TDI (00000000000000000fd777fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075777fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075777fcdf4000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcdf4000000000000000000000);
! 15f7 expect a8
SDR 192 TDI (00000000000000000fd777fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075777fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075777fcdfc000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcdfc000000000000000000000);
! 15f8 expect 36
SDR 192 TDI (00000000000000000fd777fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075777fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075777fcf54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcf54000000000000000000000);
! 15f9 expect 64
SDR 192 TDI (00000000000000000fd777fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075777fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075777fcf5c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcf5c000000000000000000000);
! 15fa expect 0e
SDR 192 TDI (00000000000000000fd777fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075777fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075777fcf74000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcf74000000000000000000000);
! 15fb expect 03
SDR 192 TDI (00000000000000000fd777fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075777fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075777fcf7c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcf7c000000000000000000000);
! 15fc expect 46
SDR 192 TDI (00000000000000000fd777fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075777fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075777fcfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcfd4000000000000000000000);
! 15fd expect 79
SDR 192 TDI (00000000000000000fd777fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075777fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075777fcfdc000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcfdc000000000000000000000);
! 15fe expect 16
SDR 192 TDI (00000000000000000fd777fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075777fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075777fcff4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcff4000000000000000000000);
! 15ff expect 36
SDR 192 TDI (00000000000000000fd777fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075777fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075777fcffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fd777fcffc000000000000000000000);
! 1600 expect 5c
SDR 192 TDI (00000000000000000fdd7754554000000000000000000000);
SDR 192 TDI (0000000000000000075d7754554000000000000000000000);
SDR 192 TDI (0000000000000000075d7754554000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754554000000000000000000000);
! 1601 expect 0e
SDR 192 TDI (00000000000000000fdd775455c000000000000000000000);
SDR 192 TDI (0000000000000000075d775455c000000000000000000000);
SDR 192 TDI (0000000000000000075d775455c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775455c000000000000000000000);
! 1602 expect 03
SDR 192 TDI (00000000000000000fdd7754574000000000000000000000);
SDR 192 TDI (0000000000000000075d7754574000000000000000000000);
SDR 192 TDI (0000000000000000075d7754574000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754574000000000000000000000);
! 1603 expect 46
SDR 192 TDI (00000000000000000fdd775457c000000000000000000000);
SDR 192 TDI (0000000000000000075d775457c000000000000000000000);
SDR 192 TDI (0000000000000000075d775457c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775457c000000000000000000000);
! 1604 expect 78
SDR 192 TDI (00000000000000000fdd77545d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77545d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77545d4000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77545d4000000000000000000000);
! 1605 expect 16
SDR 192 TDI (00000000000000000fdd77545dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77545dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77545dc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77545dc000000000000000000000);
! 1606 expect 36
SDR 192 TDI (00000000000000000fdd77545f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77545f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77545f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77545f4000000000000000000000);
! 1607 expect 42
SDR 192 TDI (00000000000000000fdd77545fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77545fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77545fc000000000000000000000) TDO(000000000000000000000000000000000040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77545fc000000000000000000000);
! 1608 expect d7
SDR 192 TDI (00000000000000000fdd7754754000000000000000000000);
SDR 192 TDI (0000000000000000075d7754754000000000000000000000);
SDR 192 TDI (0000000000000000075d7754754000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754754000000000000000000000);
! 1609 expect 11
SDR 192 TDI (00000000000000000fdd775475c000000000000000000000);
SDR 192 TDI (0000000000000000075d775475c000000000000000000000);
SDR 192 TDI (0000000000000000075d775475c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775475c000000000000000000000);
! 160a expect fa
SDR 192 TDI (00000000000000000fdd7754774000000000000000000000);
SDR 192 TDI (0000000000000000075d7754774000000000000000000000);
SDR 192 TDI (0000000000000000075d7754774000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754774000000000000000000000);
! 160b expect 48
SDR 192 TDI (00000000000000000fdd775477c000000000000000000000);
SDR 192 TDI (0000000000000000075d775477c000000000000000000000);
SDR 192 TDI (0000000000000000075d775477c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775477c000000000000000000000);
! 160c expect e2
SDR 192 TDI (00000000000000000fdd77547d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77547d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77547d4000000000000000000000) TDO(0000000000000000000000000000000000400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77547d4000000000000000000000);
! 160d expect 15
SDR 192 TDI (00000000000000000fdd77547dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77547dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77547dc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77547dc000000000000000000000);
! 160e expect 46
SDR 192 TDI (00000000000000000fdd77547f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77547f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77547f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77547f4000000000000000000000);
! 160f expect 3a
SDR 192 TDI (00000000000000000fdd77547fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77547fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77547fc000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77547fc000000000000000000000);
! 1610 expect 16
SDR 192 TDI (00000000000000000fdd7754d54000000000000000000000);
SDR 192 TDI (0000000000000000075d7754d54000000000000000000000);
SDR 192 TDI (0000000000000000075d7754d54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754d54000000000000000000000);
! 1611 expect 70
SDR 192 TDI (00000000000000000fdd7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7754d5c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754d5c000000000000000000000);
! 1612 expect 31
SDR 192 TDI (00000000000000000fdd7754d74000000000000000000000);
SDR 192 TDI (0000000000000000075d7754d74000000000000000000000);
SDR 192 TDI (0000000000000000075d7754d74000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754d74000000000000000000000);
! 1613 expect 16
SDR 192 TDI (00000000000000000fdd7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7754d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754d7c000000000000000000000);
! 1614 expect 36
SDR 192 TDI (00000000000000000fdd7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7754dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754dd4000000000000000000000);
! 1615 expect 64
SDR 192 TDI (00000000000000000fdd7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d7754ddc000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754ddc000000000000000000000);
! 1616 expect c7
SDR 192 TDI (00000000000000000fdd7754df4000000000000000000000);
SDR 192 TDI (0000000000000000075d7754df4000000000000000000000);
SDR 192 TDI (0000000000000000075d7754df4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754df4000000000000000000000);
! 1617 expect 04
SDR 192 TDI (00000000000000000fdd7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d7754dfc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754dfc000000000000000000000);
! 1618 expect 01
SDR 192 TDI (00000000000000000fdd7754f54000000000000000000000);
SDR 192 TDI (0000000000000000075d7754f54000000000000000000000);
SDR 192 TDI (0000000000000000075d7754f54000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754f54000000000000000000000);
! 1619 expect f8
SDR 192 TDI (00000000000000000fdd7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7754f5c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754f5c000000000000000000000);
! 161a expect 06
SDR 192 TDI (00000000000000000fdd7754f74000000000000000000000);
SDR 192 TDI (0000000000000000075d7754f74000000000000000000000);
SDR 192 TDI (0000000000000000075d7754f74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754f74000000000000000000000);
! 161b expect 00
SDR 192 TDI (00000000000000000fdd7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7754f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754f7c000000000000000000000);
! 161c expect 30
SDR 192 TDI (00000000000000000fdd7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7754fd4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754fd4000000000000000000000);
! 161d expect 8f
SDR 192 TDI (00000000000000000fdd7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d7754fdc000000000000000000000) TDO(000000000000000000000000000000000550000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754fdc000000000000000000000);
! 161e expect f8
SDR 192 TDI (00000000000000000fdd7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d7754ff4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754ff4000000000000000000000);
! 161f expect 06
SDR 192 TDI (00000000000000000fdd7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d7754ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7754ffc000000000000000000000);
! 1620 expect 00
SDR 192 TDI (00000000000000000fdd775c554000000000000000000000);
SDR 192 TDI (0000000000000000075d775c554000000000000000000000);
SDR 192 TDI (0000000000000000075d775c554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c554000000000000000000000);
! 1621 expect 30
SDR 192 TDI (00000000000000000fdd775c55c000000000000000000000);
SDR 192 TDI (0000000000000000075d775c55c000000000000000000000);
SDR 192 TDI (0000000000000000075d775c55c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c55c000000000000000000000);
! 1622 expect 8f
SDR 192 TDI (00000000000000000fdd775c574000000000000000000000);
SDR 192 TDI (0000000000000000075d775c574000000000000000000000);
SDR 192 TDI (0000000000000000075d775c574000000000000000000000) TDO(000000000000000000000000000000000550000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c574000000000000000000000);
! 1623 expect f8
SDR 192 TDI (00000000000000000fdd775c57c000000000000000000000);
SDR 192 TDI (0000000000000000075d775c57c000000000000000000000);
SDR 192 TDI (0000000000000000075d775c57c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c57c000000000000000000000);
! 1624 expect 50
SDR 192 TDI (00000000000000000fdd775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d775c5d4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c5d4000000000000000000000);
! 1625 expect 31
SDR 192 TDI (00000000000000000fdd775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d775c5dc000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c5dc000000000000000000000);
! 1626 expect 16
SDR 192 TDI (00000000000000000fdd775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d775c5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c5f4000000000000000000000);
! 1627 expect 0e
SDR 192 TDI (00000000000000000fdd775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d775c5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c5fc000000000000000000000);
! 1628 expect 03
SDR 192 TDI (00000000000000000fdd775c754000000000000000000000);
SDR 192 TDI (0000000000000000075d775c754000000000000000000000);
SDR 192 TDI (0000000000000000075d775c754000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c754000000000000000000000);
! 1629 expect 46
SDR 192 TDI (00000000000000000fdd775c75c000000000000000000000);
SDR 192 TDI (0000000000000000075d775c75c000000000000000000000);
SDR 192 TDI (0000000000000000075d775c75c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c75c000000000000000000000);
! 162a expect 82
SDR 192 TDI (00000000000000000fdd775c774000000000000000000000);
SDR 192 TDI (0000000000000000075d775c774000000000000000000000);
SDR 192 TDI (0000000000000000075d775c774000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c774000000000000000000000);
! 162b expect 16
SDR 192 TDI (00000000000000000fdd775c77c000000000000000000000);
SDR 192 TDI (0000000000000000075d775c77c000000000000000000000);
SDR 192 TDI (0000000000000000075d775c77c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c77c000000000000000000000);
! 162c expect 36
SDR 192 TDI (00000000000000000fdd775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d775c7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c7d4000000000000000000000);
! 162d expect 57
SDR 192 TDI (00000000000000000fdd775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d775c7dc000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c7dc000000000000000000000);
! 162e expect cf
SDR 192 TDI (00000000000000000fdd775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d775c7f4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c7f4000000000000000000000);
! 162f expect 08
SDR 192 TDI (00000000000000000fdd775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d775c7fc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775c7fc000000000000000000000);
! 1630 expect f9
SDR 192 TDI (00000000000000000fdd775cd54000000000000000000000);
SDR 192 TDI (0000000000000000075d775cd54000000000000000000000);
SDR 192 TDI (0000000000000000075d775cd54000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cd54000000000000000000000);
! 1631 expect 36
SDR 192 TDI (00000000000000000fdd775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d775cd5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cd5c000000000000000000000);
! 1632 expect 63
SDR 192 TDI (00000000000000000fdd775cd74000000000000000000000);
SDR 192 TDI (0000000000000000075d775cd74000000000000000000000);
SDR 192 TDI (0000000000000000075d775cd74000000000000000000000) TDO(000000000000000000000000000000000050000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cd74000000000000000000000);
! 1633 expect 26
SDR 192 TDI (00000000000000000fdd775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d775cd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cd7c000000000000000000000);
! 1634 expect 53
SDR 192 TDI (00000000000000000fdd775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d775cdd4000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cdd4000000000000000000000);
! 1635 expect 0e
SDR 192 TDI (00000000000000000fdd775cddc000000000000000000000);
SDR 192 TDI (0000000000000000075d775cddc000000000000000000000);
SDR 192 TDI (0000000000000000075d775cddc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cddc000000000000000000000);
! 1636 expect 04
SDR 192 TDI (00000000000000000fdd775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d775cdf4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cdf4000000000000000000000);
! 1637 expect 44
SDR 192 TDI (00000000000000000fdd775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d775cdfc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cdfc000000000000000000000);
! 1638 expect 5f
SDR 192 TDI (00000000000000000fdd775cf54000000000000000000000);
SDR 192 TDI (0000000000000000075d775cf54000000000000000000000);
SDR 192 TDI (0000000000000000075d775cf54000000000000000000000) TDO(000000000000000000000000000000001550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cf54000000000000000000000);
! 1639 expect 15
SDR 192 TDI (00000000000000000fdd775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d775cf5c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cf5c000000000000000000000);
! 163a expect 26
SDR 192 TDI (00000000000000000fdd775cf74000000000000000000000);
SDR 192 TDI (0000000000000000075d775cf74000000000000000000000);
SDR 192 TDI (0000000000000000075d775cf74000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cf74000000000000000000000);
! 163b expect 59
SDR 192 TDI (00000000000000000fdd775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d775cf7c000000000000000000000) TDO(000000000000000000000000000000001410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cf7c000000000000000000000);
! 163c expect dd
SDR 192 TDI (00000000000000000fdd775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d775cfd4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cfd4000000000000000000000);
! 163d expect 36
SDR 192 TDI (00000000000000000fdd775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d775cfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cfdc000000000000000000000);
! 163e expect 54
SDR 192 TDI (00000000000000000fdd775cff4000000000000000000000);
SDR 192 TDI (0000000000000000075d775cff4000000000000000000000);
SDR 192 TDI (0000000000000000075d775cff4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cff4000000000000000000000);
! 163f expect 0e
SDR 192 TDI (00000000000000000fdd775cffc000000000000000000000);
SDR 192 TDI (0000000000000000075d775cffc000000000000000000000);
SDR 192 TDI (0000000000000000075d775cffc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd775cffc000000000000000000000);
! 1640 expect 03
SDR 192 TDI (00000000000000000fdd7774554000000000000000000000);
SDR 192 TDI (0000000000000000075d7774554000000000000000000000);
SDR 192 TDI (0000000000000000075d7774554000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774554000000000000000000000);
! 1641 expect 46
SDR 192 TDI (00000000000000000fdd777455c000000000000000000000);
SDR 192 TDI (0000000000000000075d777455c000000000000000000000);
SDR 192 TDI (0000000000000000075d777455c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777455c000000000000000000000);
! 1642 expect 04
SDR 192 TDI (00000000000000000fdd7774574000000000000000000000);
SDR 192 TDI (0000000000000000075d7774574000000000000000000000);
SDR 192 TDI (0000000000000000075d7774574000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774574000000000000000000000);
! 1643 expect 15
SDR 192 TDI (00000000000000000fdd777457c000000000000000000000);
SDR 192 TDI (0000000000000000075d777457c000000000000000000000);
SDR 192 TDI (0000000000000000075d777457c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777457c000000000000000000000);
! 1644 expect 26
SDR 192 TDI (00000000000000000fdd77745d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77745d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77745d4000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77745d4000000000000000000000);
! 1645 expect 59
SDR 192 TDI (00000000000000000fdd77745dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77745dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77745dc000000000000000000000) TDO(000000000000000000000000000000001410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77745dc000000000000000000000);
! 1646 expect 36
SDR 192 TDI (00000000000000000fdd77745f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77745f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77745f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77745f4000000000000000000000);
! 1647 expect 5c
SDR 192 TDI (00000000000000000fdd77745fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77745fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77745fc000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77745fc000000000000000000000);
! 1648 expect 0e
SDR 192 TDI (00000000000000000fdd7774754000000000000000000000);
SDR 192 TDI (0000000000000000075d7774754000000000000000000000);
SDR 192 TDI (0000000000000000075d7774754000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774754000000000000000000000);
! 1649 expect 03
SDR 192 TDI (00000000000000000fdd777475c000000000000000000000);
SDR 192 TDI (0000000000000000075d777475c000000000000000000000);
SDR 192 TDI (0000000000000000075d777475c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777475c000000000000000000000);
! 164a expect 46
SDR 192 TDI (00000000000000000fdd7774774000000000000000000000);
SDR 192 TDI (0000000000000000075d7774774000000000000000000000);
SDR 192 TDI (0000000000000000075d7774774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774774000000000000000000000);
! 164b expect 8c
SDR 192 TDI (00000000000000000fdd777477c000000000000000000000);
SDR 192 TDI (0000000000000000075d777477c000000000000000000000);
SDR 192 TDI (0000000000000000075d777477c000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777477c000000000000000000000);
! 164c expect 16
SDR 192 TDI (00000000000000000fdd77747d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77747d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77747d4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77747d4000000000000000000000);
! 164d expect c7
SDR 192 TDI (00000000000000000fdd77747dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77747dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77747dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77747dc000000000000000000000);
! 164e expect a0
SDR 192 TDI (00000000000000000fdd77747f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77747f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77747f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77747f4000000000000000000000);
! 164f expect 07
SDR 192 TDI (00000000000000000fdd77747fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77747fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77747fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77747fc000000000000000000000);
! 1650 expect a0
SDR 192 TDI (00000000000000000fdd7774d54000000000000000000000);
SDR 192 TDI (0000000000000000075d7774d54000000000000000000000);
SDR 192 TDI (0000000000000000075d7774d54000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774d54000000000000000000000);
! 1651 expect c7
SDR 192 TDI (00000000000000000fdd7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7774d5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774d5c000000000000000000000);
! 1652 expect 46
SDR 192 TDI (00000000000000000fdd7774d74000000000000000000000);
SDR 192 TDI (0000000000000000075d7774d74000000000000000000000);
SDR 192 TDI (0000000000000000075d7774d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774d74000000000000000000000);
! 1653 expect e7
SDR 192 TDI (00000000000000000fdd7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7774d7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774d7c000000000000000000000);
! 1654 expect 16
SDR 192 TDI (00000000000000000fdd7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7774dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774dd4000000000000000000000);
! 1655 expect 8f
SDR 192 TDI (00000000000000000fdd7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d7774ddc000000000000000000000) TDO(000000000000000000000000000000000550000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774ddc000000000000000000000);
! 1656 expect f8
SDR 192 TDI (00000000000000000fdd7774df4000000000000000000000);
SDR 192 TDI (0000000000000000075d7774df4000000000000000000000);
SDR 192 TDI (0000000000000000075d7774df4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774df4000000000000000000000);
! 1657 expect 09
SDR 192 TDI (00000000000000000fdd7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d7774dfc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774dfc000000000000000000000);
! 1658 expect 2b
SDR 192 TDI (00000000000000000fdd7774f54000000000000000000000);
SDR 192 TDI (0000000000000000075d7774f54000000000000000000000);
SDR 192 TDI (0000000000000000075d7774f54000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774f54000000000000000000000);
! 1659 expect 30
SDR 192 TDI (00000000000000000fdd7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d7774f5c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774f5c000000000000000000000);
! 165a expect 46
SDR 192 TDI (00000000000000000fdd7774f74000000000000000000000);
SDR 192 TDI (0000000000000000075d7774f74000000000000000000000);
SDR 192 TDI (0000000000000000075d7774f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774f74000000000000000000000);
! 165b expect e7
SDR 192 TDI (00000000000000000fdd7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d7774f7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774f7c000000000000000000000);
! 165c expect 16
SDR 192 TDI (00000000000000000fdd7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d7774fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774fd4000000000000000000000);
! 165d expect 30
SDR 192 TDI (00000000000000000fdd7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d7774fdc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774fdc000000000000000000000);
! 165e expect 44
SDR 192 TDI (00000000000000000fdd7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d7774ff4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774ff4000000000000000000000);
! 165f expect 51
SDR 192 TDI (00000000000000000fdd7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d7774ffc000000000000000000000) TDO(000000000000000000000000000000001010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd7774ffc000000000000000000000);
! 1660 expect 16
SDR 192 TDI (00000000000000000fdd777c554000000000000000000000);
SDR 192 TDI (0000000000000000075d777c554000000000000000000000);
SDR 192 TDI (0000000000000000075d777c554000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c554000000000000000000000);
! 1661 expect c7
SDR 192 TDI (00000000000000000fdd777c55c000000000000000000000);
SDR 192 TDI (0000000000000000075d777c55c000000000000000000000);
SDR 192 TDI (0000000000000000075d777c55c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c55c000000000000000000000);
! 1662 expect 2c
SDR 192 TDI (00000000000000000fdd777c574000000000000000000000);
SDR 192 TDI (0000000000000000075d777c574000000000000000000000);
SDR 192 TDI (0000000000000000075d777c574000000000000000000000) TDO(000000000000000000000000000000000500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c574000000000000000000000);
! 1663 expect ff
SDR 192 TDI (00000000000000000fdd777c57c000000000000000000000);
SDR 192 TDI (0000000000000000075d777c57c000000000000000000000);
SDR 192 TDI (0000000000000000075d777c57c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c57c000000000000000000000);
! 1664 expect 04
SDR 192 TDI (00000000000000000fdd777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d777c5d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c5d4000000000000000000000);
! 1665 expect 01
SDR 192 TDI (00000000000000000fdd777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d777c5dc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c5dc000000000000000000000);
! 1666 expect f8
SDR 192 TDI (00000000000000000fdd777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d777c5f4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c5f4000000000000000000000);
! 1667 expect 1a
SDR 192 TDI (00000000000000000fdd777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d777c5fc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c5fc000000000000000000000);
! 1668 expect d8
SDR 192 TDI (00000000000000000fdd777c754000000000000000000000);
SDR 192 TDI (0000000000000000075d777c754000000000000000000000);
SDR 192 TDI (0000000000000000075d777c754000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c754000000000000000000000);
! 1669 expect 09
SDR 192 TDI (00000000000000000fdd777c75c000000000000000000000);
SDR 192 TDI (0000000000000000075d777c75c000000000000000000000);
SDR 192 TDI (0000000000000000075d777c75c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c75c000000000000000000000);
! 166a expect 2b
SDR 192 TDI (00000000000000000fdd777c774000000000000000000000);
SDR 192 TDI (0000000000000000075d777c774000000000000000000000);
SDR 192 TDI (0000000000000000075d777c774000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c774000000000000000000000);
! 166b expect 30
SDR 192 TDI (00000000000000000fdd777c77c000000000000000000000);
SDR 192 TDI (0000000000000000075d777c77c000000000000000000000);
SDR 192 TDI (0000000000000000075d777c77c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c77c000000000000000000000);
! 166c expect c7
SDR 192 TDI (00000000000000000fdd777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d777c7d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c7d4000000000000000000000);
! 166d expect 2c
SDR 192 TDI (00000000000000000fdd777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d777c7dc000000000000000000000) TDO(000000000000000000000000000000000500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c7dc000000000000000000000);
! 166e expect ff
SDR 192 TDI (00000000000000000fdd777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d777c7f4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c7f4000000000000000000000);
! 166f expect e0
SDR 192 TDI (00000000000000000fdd777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d777c7fc000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777c7fc000000000000000000000);
! 1670 expect c3
SDR 192 TDI (00000000000000000fdd777cd54000000000000000000000);
SDR 192 TDI (0000000000000000075d777cd54000000000000000000000);
SDR 192 TDI (0000000000000000075d777cd54000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cd54000000000000000000000);
! 1671 expect 12
SDR 192 TDI (00000000000000000fdd777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d777cd5c000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cd5c000000000000000000000);
! 1672 expect 06
SDR 192 TDI (00000000000000000fdd777cd74000000000000000000000);
SDR 192 TDI (0000000000000000075d777cd74000000000000000000000);
SDR 192 TDI (0000000000000000075d777cd74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cd74000000000000000000000);
! 1673 expect 00
SDR 192 TDI (00000000000000000fdd777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d777cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cd7c000000000000000000000);
! 1674 expect 8c
SDR 192 TDI (00000000000000000fdd777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d777cdd4000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cdd4000000000000000000000);
! 1675 expect 44
SDR 192 TDI (00000000000000000fdd777cddc000000000000000000000);
SDR 192 TDI (0000000000000000075d777cddc000000000000000000000);
SDR 192 TDI (0000000000000000075d777cddc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cddc000000000000000000000);
! 1676 expect 66
SDR 192 TDI (00000000000000000fdd777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d777cdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cdf4000000000000000000000);
! 1677 expect 16
SDR 192 TDI (00000000000000000fdd777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d777cdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cdfc000000000000000000000);
! 1678 expect a0
SDR 192 TDI (00000000000000000fdd777cf54000000000000000000000);
SDR 192 TDI (0000000000000000075d777cf54000000000000000000000);
SDR 192 TDI (0000000000000000075d777cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cf54000000000000000000000);
! 1679 expect c7
SDR 192 TDI (00000000000000000fdd777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d777cf5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cf5c000000000000000000000);
! 167a expect 12
SDR 192 TDI (00000000000000000fdd777cf74000000000000000000000);
SDR 192 TDI (0000000000000000075d777cf74000000000000000000000);
SDR 192 TDI (0000000000000000075d777cf74000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cf74000000000000000000000);
! 167b expect f8
SDR 192 TDI (00000000000000000fdd777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d777cf7c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cf7c000000000000000000000);
! 167c expect 09
SDR 192 TDI (00000000000000000fdd777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d777cfd4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cfd4000000000000000000000);
! 167d expect 2b
SDR 192 TDI (00000000000000000fdd777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d777cfdc000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cfdc000000000000000000000);
! 167e expect 30
SDR 192 TDI (00000000000000000fdd777cff4000000000000000000000);
SDR 192 TDI (0000000000000000075d777cff4000000000000000000000);
SDR 192 TDI (0000000000000000075d777cff4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cff4000000000000000000000);
! 167f expect 44
SDR 192 TDI (00000000000000000fdd777cffc000000000000000000000);
SDR 192 TDI (0000000000000000075d777cffc000000000000000000000);
SDR 192 TDI (0000000000000000075d777cffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd777cffc000000000000000000000);
! 1680 expect 79
SDR 192 TDI (00000000000000000fdd77d4554000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4554000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4554000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4554000000000000000000000);
! 1681 expect 16
SDR 192 TDI (00000000000000000fdd77d455c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d455c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d455c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d455c000000000000000000000);
! 1682 expect a0
SDR 192 TDI (00000000000000000fdd77d4574000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4574000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4574000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4574000000000000000000000);
! 1683 expect c7
SDR 192 TDI (00000000000000000fdd77d457c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d457c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d457c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d457c000000000000000000000);
! 1684 expect 1a
SDR 192 TDI (00000000000000000fdd77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d45d4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d45d4000000000000000000000);
! 1685 expect f8
SDR 192 TDI (00000000000000000fdd77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d45dc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d45dc000000000000000000000);
! 1686 expect 09
SDR 192 TDI (00000000000000000fdd77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d45f4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d45f4000000000000000000000);
! 1687 expect 2b
SDR 192 TDI (00000000000000000fdd77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d45fc000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d45fc000000000000000000000);
! 1688 expect 31
SDR 192 TDI (00000000000000000fdd77d4754000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4754000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4754000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4754000000000000000000000);
! 1689 expect 44
SDR 192 TDI (00000000000000000fdd77d475c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d475c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d475c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d475c000000000000000000000);
! 168a expect 83
SDR 192 TDI (00000000000000000fdd77d4774000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4774000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4774000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4774000000000000000000000);
! 168b expect 16
SDR 192 TDI (00000000000000000fdd77d477c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d477c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d477c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d477c000000000000000000000);
! 168c expect a0
SDR 192 TDI (00000000000000000fdd77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d47d4000000000000000000000);
! 168d expect c7
SDR 192 TDI (00000000000000000fdd77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d47dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d47dc000000000000000000000);
! 168e expect 46
SDR 192 TDI (00000000000000000fdd77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d47f4000000000000000000000);
! 168f expect e7
SDR 192 TDI (00000000000000000fdd77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d47fc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d47fc000000000000000000000);
! 1690 expect 16
SDR 192 TDI (00000000000000000fdd77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4d54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4d54000000000000000000000);
! 1691 expect 9f
SDR 192 TDI (00000000000000000fdd77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4d5c000000000000000000000) TDO(000000000000000000000000000000001550000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4d5c000000000000000000000);
! 1692 expect f8
SDR 192 TDI (00000000000000000fdd77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4d74000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4d74000000000000000000000);
! 1693 expect 09
SDR 192 TDI (00000000000000000fdd77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4d7c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4d7c000000000000000000000);
! 1694 expect 2b
SDR 192 TDI (00000000000000000fdd77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4dd4000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4dd4000000000000000000000);
! 1695 expect 30
SDR 192 TDI (00000000000000000fdd77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4ddc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4ddc000000000000000000000);
! 1696 expect 46
SDR 192 TDI (00000000000000000fdd77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4df4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4df4000000000000000000000);
! 1697 expect e7
SDR 192 TDI (00000000000000000fdd77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4dfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4dfc000000000000000000000);
! 1698 expect 16
SDR 192 TDI (00000000000000000fdd77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4f54000000000000000000000);
! 1699 expect 30
SDR 192 TDI (00000000000000000fdd77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4f5c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4f5c000000000000000000000);
! 169a expect 44
SDR 192 TDI (00000000000000000fdd77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4f74000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4f74000000000000000000000);
! 169b expect 8d
SDR 192 TDI (00000000000000000fdd77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4f7c000000000000000000000) TDO(000000000000000000000000000000000510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4f7c000000000000000000000);
! 169c expect 16
SDR 192 TDI (00000000000000000fdd77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4fd4000000000000000000000);
! 169d expect 1e
SDR 192 TDI (00000000000000000fdd77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4fdc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4fdc000000000000000000000);
! 169e expect 20
SDR 192 TDI (00000000000000000fdd77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4ff4000000000000000000000);
! 169f expect 26
SDR 192 TDI (00000000000000000fdd77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d77d4ffc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77d4ffc000000000000000000000);
! 16a0 expect 54
SDR 192 TDI (00000000000000000fdd77dc554000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc554000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc554000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc554000000000000000000000);
! 16a1 expect 0e
SDR 192 TDI (00000000000000000fdd77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc55c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc55c000000000000000000000);
! 16a2 expect 04
SDR 192 TDI (00000000000000000fdd77dc574000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc574000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc574000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc574000000000000000000000);
! 16a3 expect 44
SDR 192 TDI (00000000000000000fdd77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc57c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc57c000000000000000000000);
! 16a4 expect 04
SDR 192 TDI (00000000000000000fdd77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc5d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc5d4000000000000000000000);
! 16a5 expect 15
SDR 192 TDI (00000000000000000fdd77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc5dc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc5dc000000000000000000000);
! 16a6 expect e6
SDR 192 TDI (00000000000000000fdd77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc5f4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc5f4000000000000000000000);
! 16a7 expect dd
SDR 192 TDI (00000000000000000fdd77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc5fc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc5fc000000000000000000000);
! 16a8 expect 36
SDR 192 TDI (00000000000000000fdd77dc754000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc754000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc754000000000000000000000);
! 16a9 expect 54
SDR 192 TDI (00000000000000000fdd77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc75c000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc75c000000000000000000000);
! 16aa expect 2e
SDR 192 TDI (00000000000000000fdd77dc774000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc774000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc774000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc774000000000000000000000);
! 16ab expect 20
SDR 192 TDI (00000000000000000fdd77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc77c000000000000000000000);
! 16ac expect 44
SDR 192 TDI (00000000000000000fdd77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc7d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc7d4000000000000000000000);
! 16ad expect b3
SDR 192 TDI (00000000000000000fdd77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc7dc000000000000000000000) TDO(000000000000000000000000000000001050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc7dc000000000000000000000);
! 16ae expect 16
SDR 192 TDI (00000000000000000fdd77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc7f4000000000000000000000);
! 16af expect 1e
SDR 192 TDI (00000000000000000fdd77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dc7fc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dc7fc000000000000000000000);
! 16b0 expect 20
SDR 192 TDI (00000000000000000fdd77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcd54000000000000000000000);
! 16b1 expect 26
SDR 192 TDI (00000000000000000fdd77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcd5c000000000000000000000);
! 16b2 expect 5c
SDR 192 TDI (00000000000000000fdd77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcd74000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcd74000000000000000000000);
! 16b3 expect 0e
SDR 192 TDI (00000000000000000fdd77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcd7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcd7c000000000000000000000);
! 16b4 expect 04
SDR 192 TDI (00000000000000000fdd77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcdd4000000000000000000000);
! 16b5 expect 44
SDR 192 TDI (00000000000000000fdd77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcddc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcddc000000000000000000000);
! 16b6 expect 04
SDR 192 TDI (00000000000000000fdd77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcdf4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcdf4000000000000000000000);
! 16b7 expect 15
SDR 192 TDI (00000000000000000fdd77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcdfc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcdfc000000000000000000000);
! 16b8 expect 46
SDR 192 TDI (00000000000000000fdd77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcf54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcf54000000000000000000000);
! 16b9 expect c8
SDR 192 TDI (00000000000000000fdd77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcf5c000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcf5c000000000000000000000);
! 16ba expect 16
SDR 192 TDI (00000000000000000fdd77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcf74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcf74000000000000000000000);
! 16bb expect 36
SDR 192 TDI (00000000000000000fdd77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcf7c000000000000000000000);
! 16bc expect 54
SDR 192 TDI (00000000000000000fdd77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcfd4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcfd4000000000000000000000);
! 16bd expect 2e
SDR 192 TDI (00000000000000000fdd77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcfdc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcfdc000000000000000000000);
! 16be expect 20
SDR 192 TDI (00000000000000000fdd77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcff4000000000000000000000);
! 16bf expect 46
SDR 192 TDI (00000000000000000fdd77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075d77dcffc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77dcffc000000000000000000000);
! 16c0 expect af
SDR 192 TDI (00000000000000000fdd77f4554000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4554000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4554000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4554000000000000000000000);
! 16c1 expect 16
SDR 192 TDI (00000000000000000fdd77f455c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f455c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f455c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f455c000000000000000000000);
! 16c2 expect 46
SDR 192 TDI (00000000000000000fdd77f4574000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4574000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4574000000000000000000000);
! 16c3 expect d8
SDR 192 TDI (00000000000000000fdd77f457c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f457c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f457c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f457c000000000000000000000);
! 16c4 expect 16
SDR 192 TDI (00000000000000000fdd77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f45d4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f45d4000000000000000000000);
! 16c5 expect 44
SDR 192 TDI (00000000000000000fdd77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f45dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f45dc000000000000000000000);
! 16c6 expect 9d
SDR 192 TDI (00000000000000000fdd77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f45f4000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f45f4000000000000000000000);
! 16c7 expect 16
SDR 192 TDI (00000000000000000fdd77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f45fc000000000000000000000);
! 16c8 expect c5
SDR 192 TDI (00000000000000000fdd77f4754000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4754000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4754000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4754000000000000000000000);
! 16c9 expect ce
SDR 192 TDI (00000000000000000fdd77f475c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f475c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f475c000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f475c000000000000000000000);
! 16ca expect 36
SDR 192 TDI (00000000000000000fdd77f4774000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4774000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4774000000000000000000000);
! 16cb expect 80
SDR 192 TDI (00000000000000000fdd77f477c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f477c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f477c000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f477c000000000000000000000);
! 16cc expect 2e
SDR 192 TDI (00000000000000000fdd77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f47d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f47d4000000000000000000000);
! 16cd expect 20
SDR 192 TDI (00000000000000000fdd77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f47dc000000000000000000000);
! 16ce expect f8
SDR 192 TDI (00000000000000000fdd77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f47f4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f47f4000000000000000000000);
! 16cf expect 30
SDR 192 TDI (00000000000000000fdd77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f47fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f47fc000000000000000000000);
! 16d0 expect f9
SDR 192 TDI (00000000000000000fdd77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4d54000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4d54000000000000000000000);
! 16d1 expect 30
SDR 192 TDI (00000000000000000fdd77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4d5c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4d5c000000000000000000000);
! 16d2 expect fb
SDR 192 TDI (00000000000000000fdd77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4d74000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4d74000000000000000000000);
! 16d3 expect 30
SDR 192 TDI (00000000000000000fdd77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4d7c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4d7c000000000000000000000);
! 16d4 expect fc
SDR 192 TDI (00000000000000000fdd77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4dd4000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4dd4000000000000000000000);
! 16d5 expect e8
SDR 192 TDI (00000000000000000fdd77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4ddc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4ddc000000000000000000000);
! 16d6 expect f1
SDR 192 TDI (00000000000000000fdd77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4df4000000000000000000000) TDO(0000000000000000000000000000000010100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4df4000000000000000000000);
! 16d7 expect 07
SDR 192 TDI (00000000000000000fdd77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4dfc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4dfc000000000000000000000);
! 16d8 expect 36
SDR 192 TDI (00000000000000000fdd77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4f54000000000000000000000);
! 16d9 expect 80
SDR 192 TDI (00000000000000000fdd77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4f5c000000000000000000000);
! 16da expect 2e
SDR 192 TDI (00000000000000000fdd77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4f74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4f74000000000000000000000);
! 16db expect 20
SDR 192 TDI (00000000000000000fdd77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4f7c000000000000000000000);
! 16dc expect c7
SDR 192 TDI (00000000000000000fdd77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4fd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4fd4000000000000000000000);
! 16dd expect 30
SDR 192 TDI (00000000000000000fdd77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4fdc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4fdc000000000000000000000);
! 16de expect cf
SDR 192 TDI (00000000000000000fdd77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4ff4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4ff4000000000000000000000);
! 16df expect 30
SDR 192 TDI (00000000000000000fdd77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075d77f4ffc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77f4ffc000000000000000000000);
! 16e0 expect df
SDR 192 TDI (00000000000000000fdd77fc554000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc554000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc554000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc554000000000000000000000);
! 16e1 expect 30
SDR 192 TDI (00000000000000000fdd77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc55c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc55c000000000000000000000);
! 16e2 expect e7
SDR 192 TDI (00000000000000000fdd77fc574000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc574000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc574000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc574000000000000000000000);
! 16e3 expect e8
SDR 192 TDI (00000000000000000fdd77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc57c000000000000000000000) TDO(0000000000000000000000000000000004000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc57c000000000000000000000);
! 16e4 expect f1
SDR 192 TDI (00000000000000000fdd77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc5d4000000000000000000000) TDO(0000000000000000000000000000000010100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc5d4000000000000000000000);
! 16e5 expect c7
SDR 192 TDI (00000000000000000fdd77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc5dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc5dc000000000000000000000);
! 16e6 expect 07
SDR 192 TDI (00000000000000000fdd77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc5f4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc5f4000000000000000000000);
! 16e7 expect d5
SDR 192 TDI (00000000000000000fdd77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc5fc000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc5fc000000000000000000000);
! 16e8 expect eb
SDR 192 TDI (00000000000000000fdd77fc754000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc754000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc754000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc754000000000000000000000);
! 16e9 expect da
SDR 192 TDI (00000000000000000fdd77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc75c000000000000000000000) TDO(0000000000000000000000000000000014400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc75c000000000000000000000);
! 16ea expect d6
SDR 192 TDI (00000000000000000fdd77fc774000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc774000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc774000000000000000000000) TDO(0000000000000000000000000000000011400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc774000000000000000000000);
! 16eb expect f4
SDR 192 TDI (00000000000000000fdd77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc77c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc77c000000000000000000000);
! 16ec expect e2
SDR 192 TDI (00000000000000000fdd77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc7d4000000000000000000000) TDO(0000000000000000000000000000000000400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc7d4000000000000000000000);
! 16ed expect 07
SDR 192 TDI (00000000000000000fdd77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc7dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc7dc000000000000000000000);
! 16ee expect 2e
SDR 192 TDI (00000000000000000fdd77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc7f4000000000000000000000);
! 16ef expect 20
SDR 192 TDI (00000000000000000fdd77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fc7fc000000000000000000000);
! 16f0 expect 36
SDR 192 TDI (00000000000000000fdd77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcd54000000000000000000000);
! 16f1 expect 90
SDR 192 TDI (00000000000000000fdd77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcd5c000000000000000000000) TDO(000000000000000000000000000000001000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcd5c000000000000000000000);
! 16f2 expect d7
SDR 192 TDI (00000000000000000fdd77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcd74000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcd74000000000000000000000);
! 16f3 expect 10
SDR 192 TDI (00000000000000000fdd77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcd7c000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcd7c000000000000000000000);
! 16f4 expect 11
SDR 192 TDI (00000000000000000fdd77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcdd4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcdd4000000000000000000000);
! 16f5 expect 48
SDR 192 TDI (00000000000000000fdd77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcddc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcddc000000000000000000000);
! 16f6 expect 01
SDR 192 TDI (00000000000000000fdd77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcdf4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcdf4000000000000000000000);
! 16f7 expect 17
SDR 192 TDI (00000000000000000fdd77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcdfc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcdfc000000000000000000000);
! 16f8 expect f4
SDR 192 TDI (00000000000000000fdd77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcf54000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcf54000000000000000000000);
! 16f9 expect eb
SDR 192 TDI (00000000000000000fdd77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcf5c000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcf5c000000000000000000000);
! 16fa expect d7
SDR 192 TDI (00000000000000000fdd77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcf74000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcf74000000000000000000000);
! 16fb expect 10
SDR 192 TDI (00000000000000000fdd77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcf7c000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcf7c000000000000000000000);
! 16fc expect 46
SDR 192 TDI (00000000000000000fdd77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcfd4000000000000000000000);
! 16fd expect 17
SDR 192 TDI (00000000000000000fdd77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcfdc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcfdc000000000000000000000);
! 16fe expect 17
SDR 192 TDI (00000000000000000fdd77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcff4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcff4000000000000000000000);
! 16ff expect 3e
SDR 192 TDI (00000000000000000fdd77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075d77fcffc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdd77fcffc000000000000000000000);
! 1700 expect 00
SDR 192 TDI (00000000000000000fdf7754554000000000000000000000);
SDR 192 TDI (0000000000000000075f7754554000000000000000000000);
SDR 192 TDI (0000000000000000075f7754554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754554000000000000000000000);
! 1701 expect 36
SDR 192 TDI (00000000000000000fdf775455c000000000000000000000);
SDR 192 TDI (0000000000000000075f775455c000000000000000000000);
SDR 192 TDI (0000000000000000075f775455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775455c000000000000000000000);
! 1702 expect 90
SDR 192 TDI (00000000000000000fdf7754574000000000000000000000);
SDR 192 TDI (0000000000000000075f7754574000000000000000000000);
SDR 192 TDI (0000000000000000075f7754574000000000000000000000) TDO(000000000000000000000000000000001000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754574000000000000000000000);
! 1703 expect 2e
SDR 192 TDI (00000000000000000fdf775457c000000000000000000000);
SDR 192 TDI (0000000000000000075f775457c000000000000000000000);
SDR 192 TDI (0000000000000000075f775457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775457c000000000000000000000);
! 1704 expect 20
SDR 192 TDI (00000000000000000fdf77545d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77545d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77545d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77545d4000000000000000000000);
! 1705 expect d7
SDR 192 TDI (00000000000000000fdf77545dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77545dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77545dc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77545dc000000000000000000000);
! 1706 expect 10
SDR 192 TDI (00000000000000000fdf77545f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77545f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77545f4000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77545f4000000000000000000000);
! 1707 expect fa
SDR 192 TDI (00000000000000000fdf77545fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77545fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77545fc000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77545fc000000000000000000000);
! 1708 expect f4
SDR 192 TDI (00000000000000000fdf7754754000000000000000000000);
SDR 192 TDI (0000000000000000075f7754754000000000000000000000);
SDR 192 TDI (0000000000000000075f7754754000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754754000000000000000000000);
! 1709 expect eb
SDR 192 TDI (00000000000000000fdf775475c000000000000000000000);
SDR 192 TDI (0000000000000000075f775475c000000000000000000000);
SDR 192 TDI (0000000000000000075f775475c000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775475c000000000000000000000);
! 170a expect 46
SDR 192 TDI (00000000000000000fdf7754774000000000000000000000);
SDR 192 TDI (0000000000000000075f7754774000000000000000000000);
SDR 192 TDI (0000000000000000075f7754774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754774000000000000000000000);
! 170b expect 17
SDR 192 TDI (00000000000000000fdf775477c000000000000000000000);
SDR 192 TDI (0000000000000000075f775477c000000000000000000000);
SDR 192 TDI (0000000000000000075f775477c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775477c000000000000000000000);
! 170c expect 17
SDR 192 TDI (00000000000000000fdf77547d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77547d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77547d4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77547d4000000000000000000000);
! 170d expect c7
SDR 192 TDI (00000000000000000fdf77547dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77547dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77547dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77547dc000000000000000000000);
! 170e expect a0
SDR 192 TDI (00000000000000000fdf77547f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77547f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77547f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77547f4000000000000000000000);
! 170f expect 2e
SDR 192 TDI (00000000000000000fdf77547fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77547fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77547fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77547fc000000000000000000000);
! 1710 expect 20
SDR 192 TDI (00000000000000000fdf7754d54000000000000000000000);
SDR 192 TDI (0000000000000000075f7754d54000000000000000000000);
SDR 192 TDI (0000000000000000075f7754d54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754d54000000000000000000000);
! 1711 expect 0b
SDR 192 TDI (00000000000000000fdf7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7754d5c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754d5c000000000000000000000);
! 1712 expect 36
SDR 192 TDI (00000000000000000fdf7754d74000000000000000000000);
SDR 192 TDI (0000000000000000075f7754d74000000000000000000000);
SDR 192 TDI (0000000000000000075f7754d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754d74000000000000000000000);
! 1713 expect 90
SDR 192 TDI (00000000000000000fdf7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7754d7c000000000000000000000) TDO(000000000000000000000000000000001000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754d7c000000000000000000000);
! 1714 expect 3e
SDR 192 TDI (00000000000000000fdf7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7754dd4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754dd4000000000000000000000);
! 1715 expect 00
SDR 192 TDI (00000000000000000fdf7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f7754ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754ddc000000000000000000000);
! 1716 expect 07
SDR 192 TDI (00000000000000000fdf7754df4000000000000000000000);
SDR 192 TDI (0000000000000000075f7754df4000000000000000000000);
SDR 192 TDI (0000000000000000075f7754df4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754df4000000000000000000000);
! 1717 expect c6
SDR 192 TDI (00000000000000000fdf7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f7754dfc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754dfc000000000000000000000);
! 1718 expect 82
SDR 192 TDI (00000000000000000fdf7754f54000000000000000000000);
SDR 192 TDI (0000000000000000075f7754f54000000000000000000000);
SDR 192 TDI (0000000000000000075f7754f54000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754f54000000000000000000000);
! 1719 expect f0
SDR 192 TDI (00000000000000000fdf7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7754f5c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754f5c000000000000000000000);
! 171a expect 03
SDR 192 TDI (00000000000000000fdf7754f74000000000000000000000);
SDR 192 TDI (0000000000000000075f7754f74000000000000000000000);
SDR 192 TDI (0000000000000000075f7754f74000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754f74000000000000000000000);
! 171b expect 28
SDR 192 TDI (00000000000000000fdf7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7754f7c000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754f7c000000000000000000000);
! 171c expect 07
SDR 192 TDI (00000000000000000fdf7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7754fd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754fd4000000000000000000000);
! 171d expect e6
SDR 192 TDI (00000000000000000fdf7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f7754fdc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754fdc000000000000000000000);
! 171e expect dd
SDR 192 TDI (00000000000000000fdf7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f7754ff4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754ff4000000000000000000000);
! 171f expect 2e
SDR 192 TDI (00000000000000000fdf7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f7754ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7754ffc000000000000000000000);
! 1720 expect 20
SDR 192 TDI (00000000000000000fdf775c554000000000000000000000);
SDR 192 TDI (0000000000000000075f775c554000000000000000000000);
SDR 192 TDI (0000000000000000075f775c554000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c554000000000000000000000);
! 1721 expect 36
SDR 192 TDI (00000000000000000fdf775c55c000000000000000000000);
SDR 192 TDI (0000000000000000075f775c55c000000000000000000000);
SDR 192 TDI (0000000000000000075f775c55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c55c000000000000000000000);
! 1722 expect 68
SDR 192 TDI (00000000000000000fdf775c574000000000000000000000);
SDR 192 TDI (0000000000000000075f775c574000000000000000000000);
SDR 192 TDI (0000000000000000075f775c574000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c574000000000000000000000);
! 1723 expect a8
SDR 192 TDI (00000000000000000fdf775c57c000000000000000000000);
SDR 192 TDI (0000000000000000075f775c57c000000000000000000000);
SDR 192 TDI (0000000000000000075f775c57c000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c57c000000000000000000000);
! 1724 expect 0e
SDR 192 TDI (00000000000000000fdf775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f775c5d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c5d4000000000000000000000);
! 1725 expect 08
SDR 192 TDI (00000000000000000fdf775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f775c5dc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c5dc000000000000000000000);
! 1726 expect f8
SDR 192 TDI (00000000000000000fdf775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f775c5f4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c5f4000000000000000000000);
! 1727 expect 30
SDR 192 TDI (00000000000000000fdf775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f775c5fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c5fc000000000000000000000);
! 1728 expect 09
SDR 192 TDI (00000000000000000fdf775c754000000000000000000000);
SDR 192 TDI (0000000000000000075f775c754000000000000000000000);
SDR 192 TDI (0000000000000000075f775c754000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c754000000000000000000000);
! 1729 expect 48
SDR 192 TDI (00000000000000000fdf775c75c000000000000000000000);
SDR 192 TDI (0000000000000000075f775c75c000000000000000000000);
SDR 192 TDI (0000000000000000075f775c75c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c75c000000000000000000000);
! 172a expect 26
SDR 192 TDI (00000000000000000fdf775c774000000000000000000000);
SDR 192 TDI (0000000000000000075f775c774000000000000000000000);
SDR 192 TDI (0000000000000000075f775c774000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c774000000000000000000000);
! 172b expect 17
SDR 192 TDI (00000000000000000fdf775c77c000000000000000000000);
SDR 192 TDI (0000000000000000075f775c77c000000000000000000000);
SDR 192 TDI (0000000000000000075f775c77c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c77c000000000000000000000);
! 172c expect 36
SDR 192 TDI (00000000000000000fdf775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f775c7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c7d4000000000000000000000);
! 172d expect 43
SDR 192 TDI (00000000000000000fdf775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f775c7dc000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c7dc000000000000000000000);
! 172e expect 0e
SDR 192 TDI (00000000000000000fdf775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f775c7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c7f4000000000000000000000);
! 172f expect 04
SDR 192 TDI (00000000000000000fdf775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f775c7fc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775c7fc000000000000000000000);
! 1730 expect f8
SDR 192 TDI (00000000000000000fdf775cd54000000000000000000000);
SDR 192 TDI (0000000000000000075f775cd54000000000000000000000);
SDR 192 TDI (0000000000000000075f775cd54000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cd54000000000000000000000);
! 1731 expect 30
SDR 192 TDI (00000000000000000fdf775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f775cd5c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cd5c000000000000000000000);
! 1732 expect 09
SDR 192 TDI (00000000000000000fdf775cd74000000000000000000000);
SDR 192 TDI (0000000000000000075f775cd74000000000000000000000);
SDR 192 TDI (0000000000000000075f775cd74000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cd74000000000000000000000);
! 1733 expect 48
SDR 192 TDI (00000000000000000fdf775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f775cd7c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cd7c000000000000000000000);
! 1734 expect 30
SDR 192 TDI (00000000000000000fdf775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f775cdd4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cdd4000000000000000000000);
! 1735 expect 17
SDR 192 TDI (00000000000000000fdf775cddc000000000000000000000);
SDR 192 TDI (0000000000000000075f775cddc000000000000000000000);
SDR 192 TDI (0000000000000000075f775cddc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cddc000000000000000000000);
! 1736 expect 46
SDR 192 TDI (00000000000000000fdf775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f775cdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cdf4000000000000000000000);
! 1737 expect ee
SDR 192 TDI (00000000000000000fdf775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f775cdfc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cdfc000000000000000000000);
! 1738 expect 16
SDR 192 TDI (00000000000000000fdf775cf54000000000000000000000);
SDR 192 TDI (0000000000000000075f775cf54000000000000000000000);
SDR 192 TDI (0000000000000000075f775cf54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cf54000000000000000000000);
! 1739 expect 3c
SDR 192 TDI (00000000000000000fdf775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f775cf5c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cf5c000000000000000000000);
! 173a expect ab
SDR 192 TDI (00000000000000000fdf775cf74000000000000000000000);
SDR 192 TDI (0000000000000000075f775cf74000000000000000000000);
SDR 192 TDI (0000000000000000075f775cf74000000000000000000000) TDO(000000000000000000000000000000000450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cf74000000000000000000000);
! 173b expect 68
SDR 192 TDI (00000000000000000fdf775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f775cf7c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cf7c000000000000000000000);
! 173c expect 46
SDR 192 TDI (00000000000000000fdf775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f775cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cfd4000000000000000000000);
! 173d expect 17
SDR 192 TDI (00000000000000000fdf775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f775cfdc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cfdc000000000000000000000);
! 173e expect 3c
SDR 192 TDI (00000000000000000fdf775cff4000000000000000000000);
SDR 192 TDI (0000000000000000075f775cff4000000000000000000000);
SDR 192 TDI (0000000000000000075f775cff4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cff4000000000000000000000);
! 173f expect ad
SDR 192 TDI (00000000000000000fdf775cffc000000000000000000000);
SDR 192 TDI (0000000000000000075f775cffc000000000000000000000);
SDR 192 TDI (0000000000000000075f775cffc000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf775cffc000000000000000000000);
! 1740 expect 48
SDR 192 TDI (00000000000000000fdf7774554000000000000000000000);
SDR 192 TDI (0000000000000000075f7774554000000000000000000000);
SDR 192 TDI (0000000000000000075f7774554000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774554000000000000000000000);
! 1741 expect 49
SDR 192 TDI (00000000000000000fdf777455c000000000000000000000);
SDR 192 TDI (0000000000000000075f777455c000000000000000000000);
SDR 192 TDI (0000000000000000075f777455c000000000000000000000) TDO(000000000000000000000000000000000410000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777455c000000000000000000000);
! 1742 expect 17
SDR 192 TDI (00000000000000000fdf7774574000000000000000000000);
SDR 192 TDI (0000000000000000075f7774574000000000000000000000);
SDR 192 TDI (0000000000000000075f7774574000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774574000000000000000000000);
! 1743 expect 36
SDR 192 TDI (00000000000000000fdf777457c000000000000000000000);
SDR 192 TDI (0000000000000000075f777457c000000000000000000000);
SDR 192 TDI (0000000000000000075f777457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777457c000000000000000000000);
! 1744 expect 43
SDR 192 TDI (00000000000000000fdf77745d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77745d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77745d4000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77745d4000000000000000000000);
! 1745 expect f8
SDR 192 TDI (00000000000000000fdf77745dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77745dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77745dc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77745dc000000000000000000000);
! 1746 expect 46
SDR 192 TDI (00000000000000000fdf77745f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77745f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77745f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77745f4000000000000000000000);
! 1747 expect ee
SDR 192 TDI (00000000000000000fdf77745fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77745fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77745fc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77745fc000000000000000000000);
! 1748 expect 16
SDR 192 TDI (00000000000000000fdf7774754000000000000000000000);
SDR 192 TDI (0000000000000000075f7774754000000000000000000000);
SDR 192 TDI (0000000000000000075f7774754000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774754000000000000000000000);
! 1749 expect 3c
SDR 192 TDI (00000000000000000fdf777475c000000000000000000000);
SDR 192 TDI (0000000000000000075f777475c000000000000000000000);
SDR 192 TDI (0000000000000000075f777475c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777475c000000000000000000000);
! 174a expect ae
SDR 192 TDI (00000000000000000fdf7774774000000000000000000000);
SDR 192 TDI (0000000000000000075f7774774000000000000000000000);
SDR 192 TDI (0000000000000000075f7774774000000000000000000000) TDO(000000000000000000000000000000000540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774774000000000000000000000);
! 174b expect 68
SDR 192 TDI (00000000000000000fdf777477c000000000000000000000);
SDR 192 TDI (0000000000000000075f777477c000000000000000000000);
SDR 192 TDI (0000000000000000075f777477c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777477c000000000000000000000);
! 174c expect 7a
SDR 192 TDI (00000000000000000fdf77747d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77747d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77747d4000000000000000000000) TDO(000000000000000000000000000000001440000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77747d4000000000000000000000);
! 174d expect 17
SDR 192 TDI (00000000000000000fdf77747dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77747dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77747dc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77747dc000000000000000000000);
! 174e expect 3c
SDR 192 TDI (00000000000000000fdf77747f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77747f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77747f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77747f4000000000000000000000);
! 174f expect c5
SDR 192 TDI (00000000000000000fdf77747fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77747fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77747fc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77747fc000000000000000000000);
! 1750 expect 68
SDR 192 TDI (00000000000000000fdf7774d54000000000000000000000);
SDR 192 TDI (0000000000000000075f7774d54000000000000000000000);
SDR 192 TDI (0000000000000000075f7774d54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774d54000000000000000000000);
! 1751 expect 8a
SDR 192 TDI (00000000000000000fdf7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7774d5c000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774d5c000000000000000000000);
! 1752 expect 17
SDR 192 TDI (00000000000000000fdf7774d74000000000000000000000);
SDR 192 TDI (0000000000000000075f7774d74000000000000000000000);
SDR 192 TDI (0000000000000000075f7774d74000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774d74000000000000000000000);
! 1753 expect 3c
SDR 192 TDI (00000000000000000fdf7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7774d7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774d7c000000000000000000000);
! 1754 expect a0
SDR 192 TDI (00000000000000000fdf7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7774dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774dd4000000000000000000000);
! 1755 expect 68
SDR 192 TDI (00000000000000000fdf7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f7774ddc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774ddc000000000000000000000);
! 1756 expect 46
SDR 192 TDI (00000000000000000fdf7774df4000000000000000000000);
SDR 192 TDI (0000000000000000075f7774df4000000000000000000000);
SDR 192 TDI (0000000000000000075f7774df4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774df4000000000000000000000);
! 1757 expect 17
SDR 192 TDI (00000000000000000fdf7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f7774dfc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774dfc000000000000000000000);
! 1758 expect a0
SDR 192 TDI (00000000000000000fdf7774f54000000000000000000000);
SDR 192 TDI (0000000000000000075f7774f54000000000000000000000);
SDR 192 TDI (0000000000000000075f7774f54000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774f54000000000000000000000);
! 1759 expect 68
SDR 192 TDI (00000000000000000fdf7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f7774f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774f5c000000000000000000000);
! 175a expect c2
SDR 192 TDI (00000000000000000fdf7774f74000000000000000000000);
SDR 192 TDI (0000000000000000075f7774f74000000000000000000000);
SDR 192 TDI (0000000000000000075f7774f74000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774f74000000000000000000000);
! 175b expect 17
SDR 192 TDI (00000000000000000fdf7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f7774f7c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774f7c000000000000000000000);
! 175c expect 3c
SDR 192 TDI (00000000000000000fdf7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f7774fd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774fd4000000000000000000000);
! 175d expect b0
SDR 192 TDI (00000000000000000fdf7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f7774fdc000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774fdc000000000000000000000);
! 175e expect 70
SDR 192 TDI (00000000000000000fdf7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f7774ff4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774ff4000000000000000000000);
! 175f expect fe
SDR 192 TDI (00000000000000000fdf7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f7774ffc000000000000000000000) TDO(0000000000000000000000000000000015400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf7774ffc000000000000000000000);
! 1760 expect 0e
SDR 192 TDI (00000000000000000fdf777c554000000000000000000000);
SDR 192 TDI (0000000000000000075f777c554000000000000000000000);
SDR 192 TDI (0000000000000000075f777c554000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c554000000000000000000000);
! 1761 expect 3c
SDR 192 TDI (00000000000000000fdf777c55c000000000000000000000);
SDR 192 TDI (0000000000000000075f777c55c000000000000000000000);
SDR 192 TDI (0000000000000000075f777c55c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c55c000000000000000000000);
! 1762 expect ba
SDR 192 TDI (00000000000000000fdf777c574000000000000000000000);
SDR 192 TDI (0000000000000000075f777c574000000000000000000000);
SDR 192 TDI (0000000000000000075f777c574000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c574000000000000000000000);
! 1763 expect 50
SDR 192 TDI (00000000000000000fdf777c57c000000000000000000000);
SDR 192 TDI (0000000000000000075f777c57c000000000000000000000);
SDR 192 TDI (0000000000000000075f777c57c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c57c000000000000000000000);
! 1764 expect fe
SDR 192 TDI (00000000000000000fdf777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f777c5d4000000000000000000000) TDO(0000000000000000000000000000000015400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c5d4000000000000000000000);
! 1765 expect 0e
SDR 192 TDI (00000000000000000fdf777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f777c5dc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c5dc000000000000000000000);
! 1766 expect 36
SDR 192 TDI (00000000000000000fdf777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f777c5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c5f4000000000000000000000);
! 1767 expect 6e
SDR 192 TDI (00000000000000000fdf777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f777c5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c5fc000000000000000000000);
! 1768 expect d0
SDR 192 TDI (00000000000000000fdf777c754000000000000000000000);
SDR 192 TDI (0000000000000000075f777c754000000000000000000000);
SDR 192 TDI (0000000000000000075f777c754000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c754000000000000000000000);
! 1769 expect 06
SDR 192 TDI (00000000000000000fdf777c75c000000000000000000000);
SDR 192 TDI (0000000000000000075f777c75c000000000000000000000);
SDR 192 TDI (0000000000000000075f777c75c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c75c000000000000000000000);
! 176a expect f8
SDR 192 TDI (00000000000000000fdf777c774000000000000000000000);
SDR 192 TDI (0000000000000000075f777c774000000000000000000000);
SDR 192 TDI (0000000000000000075f777c774000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c774000000000000000000000);
! 176b expect a7
SDR 192 TDI (00000000000000000fdf777c77c000000000000000000000);
SDR 192 TDI (0000000000000000075f777c77c000000000000000000000);
SDR 192 TDI (0000000000000000075f777c77c000000000000000000000) TDO(000000000000000000000000000000000150000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c77c000000000000000000000);
! 176c expect 48
SDR 192 TDI (00000000000000000fdf777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f777c7d4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c7d4000000000000000000000);
! 176d expect 46
SDR 192 TDI (00000000000000000fdf777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f777c7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c7dc000000000000000000000);
! 176e expect 17
SDR 192 TDI (00000000000000000fdf777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f777c7f4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c7f4000000000000000000000);
! 176f expect 36
SDR 192 TDI (00000000000000000fdf777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f777c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777c7fc000000000000000000000);
! 1770 expect 45
SDR 192 TDI (00000000000000000fdf777cd54000000000000000000000);
SDR 192 TDI (0000000000000000075f777cd54000000000000000000000);
SDR 192 TDI (0000000000000000075f777cd54000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cd54000000000000000000000);
! 1771 expect cf
SDR 192 TDI (00000000000000000fdf777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f777cd5c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cd5c000000000000000000000);
! 1772 expect 08
SDR 192 TDI (00000000000000000fdf777cd74000000000000000000000);
SDR 192 TDI (0000000000000000075f777cd74000000000000000000000);
SDR 192 TDI (0000000000000000075f777cd74000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cd74000000000000000000000);
! 1773 expect f9
SDR 192 TDI (00000000000000000fdf777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f777cd7c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cd7c000000000000000000000);
! 1774 expect 46
SDR 192 TDI (00000000000000000fdf777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f777cdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cdd4000000000000000000000);
! 1775 expect 27
SDR 192 TDI (00000000000000000fdf777cddc000000000000000000000);
SDR 192 TDI (0000000000000000075f777cddc000000000000000000000);
SDR 192 TDI (0000000000000000075f777cddc000000000000000000000) TDO(000000000000000000000000000000000150000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cddc000000000000000000000);
! 1776 expect 18
SDR 192 TDI (00000000000000000fdf777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f777cdf4000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cdf4000000000000000000000);
! 1777 expect 44
SDR 192 TDI (00000000000000000fdf777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f777cdfc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cdfc000000000000000000000);
! 1778 expect 46
SDR 192 TDI (00000000000000000fdf777cf54000000000000000000000);
SDR 192 TDI (0000000000000000075f777cf54000000000000000000000);
SDR 192 TDI (0000000000000000075f777cf54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cf54000000000000000000000);
! 1779 expect 17
SDR 192 TDI (00000000000000000fdf777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f777cf5c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cf5c000000000000000000000);
! 177a expect c8
SDR 192 TDI (00000000000000000fdf777cf74000000000000000000000);
SDR 192 TDI (0000000000000000075f777cf74000000000000000000000);
SDR 192 TDI (0000000000000000075f777cf74000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cf74000000000000000000000);
! 177b expect 36
SDR 192 TDI (00000000000000000fdf777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f777cf7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cf7c000000000000000000000);
! 177c expect 46
SDR 192 TDI (00000000000000000fdf777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f777cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cfd4000000000000000000000);
! 177d expect c7
SDR 192 TDI (00000000000000000fdf777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f777cfdc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cfdc000000000000000000000);
! 177e expect a0
SDR 192 TDI (00000000000000000fdf777cff4000000000000000000000);
SDR 192 TDI (0000000000000000075f777cff4000000000000000000000);
SDR 192 TDI (0000000000000000075f777cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cff4000000000000000000000);
! 177f expect 48
SDR 192 TDI (00000000000000000fdf777cffc000000000000000000000);
SDR 192 TDI (0000000000000000075f777cffc000000000000000000000);
SDR 192 TDI (0000000000000000075f777cffc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf777cffc000000000000000000000);
! 1780 expect fe
SDR 192 TDI (00000000000000000fdf77d4554000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4554000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4554000000000000000000000) TDO(0000000000000000000000000000000015400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4554000000000000000000000);
! 1781 expect 0e
SDR 192 TDI (00000000000000000fdf77d455c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d455c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d455c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d455c000000000000000000000);
! 1782 expect 36
SDR 192 TDI (00000000000000000fdf77d4574000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4574000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4574000000000000000000000);
! 1783 expect 45
SDR 192 TDI (00000000000000000fdf77d457c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d457c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d457c000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d457c000000000000000000000);
! 1784 expect f8
SDR 192 TDI (00000000000000000fdf77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d45d4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d45d4000000000000000000000);
! 1785 expect 30
SDR 192 TDI (00000000000000000fdf77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d45dc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d45dc000000000000000000000);
! 1786 expect f9
SDR 192 TDI (00000000000000000fdf77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d45f4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d45f4000000000000000000000);
! 1787 expect 44
SDR 192 TDI (00000000000000000fdf77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d45fc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d45fc000000000000000000000);
! 1788 expect 46
SDR 192 TDI (00000000000000000fdf77d4754000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4754000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4754000000000000000000000);
! 1789 expect 17
SDR 192 TDI (00000000000000000fdf77d475c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d475c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d475c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d475c000000000000000000000);
! 178a expect 46
SDR 192 TDI (00000000000000000fdf77d4774000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4774000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4774000000000000000000000);
! 178b expect ee
SDR 192 TDI (00000000000000000fdf77d477c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d477c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d477c000000000000000000000) TDO(0000000000000000000000000000000005400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d477c000000000000000000000);
! 178c expect 16
SDR 192 TDI (00000000000000000fdf77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d47d4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d47d4000000000000000000000);
! 178d expect 3c
SDR 192 TDI (00000000000000000fdf77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d47dc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d47dc000000000000000000000);
! 178e expect ab
SDR 192 TDI (00000000000000000fdf77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d47f4000000000000000000000) TDO(000000000000000000000000000000000450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d47f4000000000000000000000);
! 178f expect 68
SDR 192 TDI (00000000000000000fdf77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d47fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d47fc000000000000000000000);
! 1790 expect 9a
SDR 192 TDI (00000000000000000fdf77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4d54000000000000000000000) TDO(000000000000000000000000000000001440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4d54000000000000000000000);
! 1791 expect 17
SDR 192 TDI (00000000000000000fdf77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4d5c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4d5c000000000000000000000);
! 1792 expect 3c
SDR 192 TDI (00000000000000000fdf77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4d74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4d74000000000000000000000);
! 1793 expect ad
SDR 192 TDI (00000000000000000fdf77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4d7c000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4d7c000000000000000000000);
! 1794 expect 48
SDR 192 TDI (00000000000000000fdf77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4dd4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4dd4000000000000000000000);
! 1795 expect 9d
SDR 192 TDI (00000000000000000fdf77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4ddc000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4ddc000000000000000000000);
! 1796 expect 17
SDR 192 TDI (00000000000000000fdf77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4df4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4df4000000000000000000000);
! 1797 expect 36
SDR 192 TDI (00000000000000000fdf77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4dfc000000000000000000000);
! 1798 expect 44
SDR 192 TDI (00000000000000000fdf77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4f54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4f54000000000000000000000);
! 1799 expect f8
SDR 192 TDI (00000000000000000fdf77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4f5c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4f5c000000000000000000000);
! 179a expect 46
SDR 192 TDI (00000000000000000fdf77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4f74000000000000000000000);
! 179b expect ee
SDR 192 TDI (00000000000000000fdf77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4f7c000000000000000000000) TDO(0000000000000000000000000000000005400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4f7c000000000000000000000);
! 179c expect 16
SDR 192 TDI (00000000000000000fdf77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4fd4000000000000000000000);
! 179d expect a0
SDR 192 TDI (00000000000000000fdf77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4fdc000000000000000000000);
! 179e expect 68
SDR 192 TDI (00000000000000000fdf77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4ff4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4ff4000000000000000000000);
! 179f expect c2
SDR 192 TDI (00000000000000000fdf77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f77d4ffc000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77d4ffc000000000000000000000);
! 17a0 expect 17
SDR 192 TDI (00000000000000000fdf77dc554000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc554000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc554000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc554000000000000000000000);
! 17a1 expect 3c
SDR 192 TDI (00000000000000000fdf77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc55c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc55c000000000000000000000);
! 17a2 expect b0
SDR 192 TDI (00000000000000000fdf77dc574000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc574000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc574000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc574000000000000000000000);
! 17a3 expect 70
SDR 192 TDI (00000000000000000fdf77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc57c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc57c000000000000000000000);
! 17a4 expect fe
SDR 192 TDI (00000000000000000fdf77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc5d4000000000000000000000) TDO(0000000000000000000000000000000015400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc5d4000000000000000000000);
! 17a5 expect 0e
SDR 192 TDI (00000000000000000fdf77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc5dc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc5dc000000000000000000000);
! 17a6 expect 3c
SDR 192 TDI (00000000000000000fdf77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc5f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc5f4000000000000000000000);
! 17a7 expect ba
SDR 192 TDI (00000000000000000fdf77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc5fc000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc5fc000000000000000000000);
! 17a8 expect 50
SDR 192 TDI (00000000000000000fdf77dc754000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc754000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc754000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc754000000000000000000000);
! 17a9 expect fe
SDR 192 TDI (00000000000000000fdf77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc75c000000000000000000000) TDO(0000000000000000000000000000000015400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc75c000000000000000000000);
! 17aa expect 0e
SDR 192 TDI (00000000000000000fdf77dc774000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc774000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc774000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc774000000000000000000000);
! 17ab expect 24
SDR 192 TDI (00000000000000000fdf77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc77c000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc77c000000000000000000000);
! 17ac expect 0f
SDR 192 TDI (00000000000000000fdf77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc7d4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc7d4000000000000000000000);
! 17ad expect c8
SDR 192 TDI (00000000000000000fdf77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc7dc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc7dc000000000000000000000);
! 17ae expect 36
SDR 192 TDI (00000000000000000fdf77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc7f4000000000000000000000);
! 17af expect 6f
SDR 192 TDI (00000000000000000fdf77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dc7fc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dc7fc000000000000000000000);
! 17b0 expect 06
SDR 192 TDI (00000000000000000fdf77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcd54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcd54000000000000000000000);
! 17b1 expect 03
SDR 192 TDI (00000000000000000fdf77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcd5c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcd5c000000000000000000000);
! 17b2 expect bf
SDR 192 TDI (00000000000000000fdf77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcd74000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcd74000000000000000000000);
! 17b3 expect 70
SDR 192 TDI (00000000000000000fdf77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcd7c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcd7c000000000000000000000);
! 17b4 expect fe
SDR 192 TDI (00000000000000000fdf77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcdd4000000000000000000000) TDO(0000000000000000000000000000000015400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcdd4000000000000000000000);
! 17b5 expect 0e
SDR 192 TDI (00000000000000000fdf77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcddc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcddc000000000000000000000);
! 17b6 expect d7
SDR 192 TDI (00000000000000000fdf77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcdf4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcdf4000000000000000000000);
! 17b7 expect c7
SDR 192 TDI (00000000000000000fdf77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcdfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcdfc000000000000000000000);
! 17b8 expect a0
SDR 192 TDI (00000000000000000fdf77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcf54000000000000000000000);
! 17b9 expect 12
SDR 192 TDI (00000000000000000fdf77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcf5c000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcf5c000000000000000000000);
! 17ba expect 12
SDR 192 TDI (00000000000000000fdf77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcf74000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcf74000000000000000000000);
! 17bb expect 82
SDR 192 TDI (00000000000000000fdf77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcf7c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcf7c000000000000000000000);
! 17bc expect 12
SDR 192 TDI (00000000000000000fdf77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcfd4000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcfd4000000000000000000000);
! 17bd expect 81
SDR 192 TDI (00000000000000000fdf77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcfdc000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcfdc000000000000000000000);
! 17be expect f8
SDR 192 TDI (00000000000000000fdf77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcff4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcff4000000000000000000000);
! 17bf expect 44
SDR 192 TDI (00000000000000000fdf77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000075f77dcffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77dcffc000000000000000000000);
! 17c0 expect 9a
SDR 192 TDI (00000000000000000fdf77f4554000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4554000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4554000000000000000000000) TDO(000000000000000000000000000000001440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4554000000000000000000000);
! 17c1 expect 17
SDR 192 TDI (00000000000000000fdf77f455c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f455c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f455c000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f455c000000000000000000000);
! 17c2 expect 36
SDR 192 TDI (00000000000000000fdf77f4574000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4574000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4574000000000000000000000);
! 17c3 expect 43
SDR 192 TDI (00000000000000000fdf77f457c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f457c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f457c000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f457c000000000000000000000);
! 17c4 expect c7
SDR 192 TDI (00000000000000000fdf77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f45d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f45d4000000000000000000000);
! 17c5 expect a0
SDR 192 TDI (00000000000000000fdf77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f45dc000000000000000000000);
! 17c6 expect 68
SDR 192 TDI (00000000000000000fdf77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f45f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f45f4000000000000000000000);
! 17c7 expect d0
SDR 192 TDI (00000000000000000fdf77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f45fc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f45fc000000000000000000000);
! 17c8 expect 17
SDR 192 TDI (00000000000000000fdf77f4754000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4754000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4754000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4754000000000000000000000);
! 17c9 expect 36
SDR 192 TDI (00000000000000000fdf77f475c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f475c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f475c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f475c000000000000000000000);
! 17ca expect 6c
SDR 192 TDI (00000000000000000fdf77f4774000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4774000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4774000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4774000000000000000000000);
! 17cb expect 0e
SDR 192 TDI (00000000000000000fdf77f477c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f477c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f477c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f477c000000000000000000000);
! 17cc expect 03
SDR 192 TDI (00000000000000000fdf77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f47d4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f47d4000000000000000000000);
! 17cd expect 46
SDR 192 TDI (00000000000000000fdf77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f47dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f47dc000000000000000000000);
! 17ce expect 61
SDR 192 TDI (00000000000000000fdf77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f47f4000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f47f4000000000000000000000);
! 17cf expect 16
SDR 192 TDI (00000000000000000fdf77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f47fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f47fc000000000000000000000);
! 17d0 expect 36
SDR 192 TDI (00000000000000000fdf77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4d54000000000000000000000);
! 17d1 expect 6b
SDR 192 TDI (00000000000000000fdf77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4d5c000000000000000000000) TDO(000000000000000000000000000000000450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4d5c000000000000000000000);
! 17d2 expect a8
SDR 192 TDI (00000000000000000fdf77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4d74000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4d74000000000000000000000);
! 17d3 expect f8
SDR 192 TDI (00000000000000000fdf77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4d7c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4d7c000000000000000000000);
! 17d4 expect dd
SDR 192 TDI (00000000000000000fdf77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4dd4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4dd4000000000000000000000);
! 17d5 expect 26
SDR 192 TDI (00000000000000000fdf77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4ddc000000000000000000000);
! 17d6 expect 53
SDR 192 TDI (00000000000000000fdf77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4df4000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4df4000000000000000000000);
! 17d7 expect 0e
SDR 192 TDI (00000000000000000fdf77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4dfc000000000000000000000);
! 17d8 expect 04
SDR 192 TDI (00000000000000000fdf77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4f54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4f54000000000000000000000);
! 17d9 expect 46
SDR 192 TDI (00000000000000000fdf77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4f5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4f5c000000000000000000000);
! 17da expect 04
SDR 192 TDI (00000000000000000fdf77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4f74000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4f74000000000000000000000);
! 17db expect 15
SDR 192 TDI (00000000000000000fdf77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4f7c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4f7c000000000000000000000);
! 17dc expect 46
SDR 192 TDI (00000000000000000fdf77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4fd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4fd4000000000000000000000);
! 17dd expect 2d
SDR 192 TDI (00000000000000000fdf77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4fdc000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4fdc000000000000000000000);
! 17de expect 14
SDR 192 TDI (00000000000000000fdf77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4ff4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4ff4000000000000000000000);
! 17df expect 36
SDR 192 TDI (00000000000000000fdf77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000075f77f4ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77f4ffc000000000000000000000);
! 17e0 expect 44
SDR 192 TDI (00000000000000000fdf77fc554000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc554000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc554000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc554000000000000000000000);
! 17e1 expect c7
SDR 192 TDI (00000000000000000fdf77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc55c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc55c000000000000000000000);
! 17e2 expect a0
SDR 192 TDI (00000000000000000fdf77fc574000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc574000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc574000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc574000000000000000000000);
! 17e3 expect 36
SDR 192 TDI (00000000000000000fdf77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc57c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc57c000000000000000000000);
! 17e4 expect 6f
SDR 192 TDI (00000000000000000fdf77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc5d4000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc5d4000000000000000000000);
! 17e5 expect 68
SDR 192 TDI (00000000000000000fdf77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc5dc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc5dc000000000000000000000);
! 17e6 expect ee
SDR 192 TDI (00000000000000000fdf77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc5f4000000000000000000000) TDO(0000000000000000000000000000000005400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc5f4000000000000000000000);
! 17e7 expect 17
SDR 192 TDI (00000000000000000fdf77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc5fc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc5fc000000000000000000000);
! 17e8 expect c7
SDR 192 TDI (00000000000000000fdf77fc754000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc754000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc754000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc754000000000000000000000);
! 17e9 expect 2c
SDR 192 TDI (00000000000000000fdf77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc75c000000000000000000000) TDO(000000000000000000000000000000000500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc75c000000000000000000000);
! 17ea expect ff
SDR 192 TDI (00000000000000000fdf77fc774000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc774000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc774000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc774000000000000000000000);
! 17eb expect 04
SDR 192 TDI (00000000000000000fdf77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc77c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc77c000000000000000000000);
! 17ec expect 01
SDR 192 TDI (00000000000000000fdf77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc7d4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc7d4000000000000000000000);
! 17ed expect f8
SDR 192 TDI (00000000000000000fdf77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc7dc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc7dc000000000000000000000);
! 17ee expect 36
SDR 192 TDI (00000000000000000fdf77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc7f4000000000000000000000);
! 17ef expect 46
SDR 192 TDI (00000000000000000fdf77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fc7fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fc7fc000000000000000000000);
! 17f0 expect c7
SDR 192 TDI (00000000000000000fdf77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcd54000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcd54000000000000000000000);
! 17f1 expect a0
SDR 192 TDI (00000000000000000fdf77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcd5c000000000000000000000);
! 17f2 expect 68
SDR 192 TDI (00000000000000000fdf77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcd74000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcd74000000000000000000000);
! 17f3 expect f9
SDR 192 TDI (00000000000000000fdf77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcd7c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcd7c000000000000000000000);
! 17f4 expect 17
SDR 192 TDI (00000000000000000fdf77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcdd4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcdd4000000000000000000000);
! 17f5 expect 36
SDR 192 TDI (00000000000000000fdf77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcddc000000000000000000000);
! 17f6 expect 45
SDR 192 TDI (00000000000000000fdf77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcdf4000000000000000000000) TDO(000000000000000000000000000000000110000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcdf4000000000000000000000);
! 17f7 expect a8
SDR 192 TDI (00000000000000000fdf77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcdfc000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcdfc000000000000000000000);
! 17f8 expect 97
SDR 192 TDI (00000000000000000fdf77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcf54000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcf54000000000000000000000);
! 17f9 expect 36
SDR 192 TDI (00000000000000000fdf77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcf5c000000000000000000000);
! 17fa expect 6f
SDR 192 TDI (00000000000000000fdf77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcf74000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcf74000000000000000000000);
! 17fb expect 87
SDR 192 TDI (00000000000000000fdf77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcf7c000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcf7c000000000000000000000);
! 17fc expect f8
SDR 192 TDI (00000000000000000fdf77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcfd4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcfd4000000000000000000000);
! 17fd expect 70
SDR 192 TDI (00000000000000000fdf77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcfdc000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcfdc000000000000000000000);
! 17fe expect 14
SDR 192 TDI (00000000000000000fdf77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcff4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcff4000000000000000000000);
! 17ff expect 18
SDR 192 TDI (00000000000000000fdf77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000075f77fcffc000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000fdf77fcffc000000000000000000000);
! 1800 expect 2b
SDR 192 TDI (00000000000000000df57754554000000000000000000000);
SDR 192 TDI (000000000000000005757754554000000000000000000000);
SDR 192 TDI (000000000000000005757754554000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754554000000000000000000000);
! 1801 expect 36
SDR 192 TDI (00000000000000000df5775455c000000000000000000000);
SDR 192 TDI (00000000000000000575775455c000000000000000000000);
SDR 192 TDI (00000000000000000575775455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775455c000000000000000000000);
! 1802 expect 88
SDR 192 TDI (00000000000000000df57754574000000000000000000000);
SDR 192 TDI (000000000000000005757754574000000000000000000000);
SDR 192 TDI (000000000000000005757754574000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754574000000000000000000000);
! 1803 expect 2e
SDR 192 TDI (00000000000000000df5775457c000000000000000000000);
SDR 192 TDI (00000000000000000575775457c000000000000000000000);
SDR 192 TDI (00000000000000000575775457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775457c000000000000000000000);
! 1804 expect 20
SDR 192 TDI (00000000000000000df577545d4000000000000000000000);
SDR 192 TDI (0000000000000000057577545d4000000000000000000000);
SDR 192 TDI (0000000000000000057577545d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577545d4000000000000000000000);
! 1805 expect 46
SDR 192 TDI (00000000000000000df577545dc000000000000000000000);
SDR 192 TDI (0000000000000000057577545dc000000000000000000000);
SDR 192 TDI (0000000000000000057577545dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577545dc000000000000000000000);
! 1806 expect b8
SDR 192 TDI (00000000000000000df577545f4000000000000000000000);
SDR 192 TDI (0000000000000000057577545f4000000000000000000000);
SDR 192 TDI (0000000000000000057577545f4000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577545f4000000000000000000000);
! 1807 expect 16
SDR 192 TDI (00000000000000000df577545fc000000000000000000000);
SDR 192 TDI (0000000000000000057577545fc000000000000000000000);
SDR 192 TDI (0000000000000000057577545fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577545fc000000000000000000000);
! 1808 expect 46
SDR 192 TDI (00000000000000000df57754754000000000000000000000);
SDR 192 TDI (000000000000000005757754754000000000000000000000);
SDR 192 TDI (000000000000000005757754754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754754000000000000000000000);
! 1809 expect 1f
SDR 192 TDI (00000000000000000df5775475c000000000000000000000);
SDR 192 TDI (00000000000000000575775475c000000000000000000000);
SDR 192 TDI (00000000000000000575775475c000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775475c000000000000000000000);
! 180a expect 15
SDR 192 TDI (00000000000000000df57754774000000000000000000000);
SDR 192 TDI (000000000000000005757754774000000000000000000000);
SDR 192 TDI (000000000000000005757754774000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754774000000000000000000000);
! 180b expect 36
SDR 192 TDI (00000000000000000df5775477c000000000000000000000);
SDR 192 TDI (00000000000000000575775477c000000000000000000000);
SDR 192 TDI (00000000000000000575775477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775477c000000000000000000000);
! 180c expect 6f
SDR 192 TDI (00000000000000000df577547d4000000000000000000000);
SDR 192 TDI (0000000000000000057577547d4000000000000000000000);
SDR 192 TDI (0000000000000000057577547d4000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577547d4000000000000000000000);
! 180d expect d7
SDR 192 TDI (00000000000000000df577547dc000000000000000000000);
SDR 192 TDI (0000000000000000057577547dc000000000000000000000);
SDR 192 TDI (0000000000000000057577547dc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577547dc000000000000000000000);
! 180e expect 11
SDR 192 TDI (00000000000000000df577547f4000000000000000000000);
SDR 192 TDI (0000000000000000057577547f4000000000000000000000);
SDR 192 TDI (0000000000000000057577547f4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577547f4000000000000000000000);
! 180f expect fa
SDR 192 TDI (00000000000000000df577547fc000000000000000000000);
SDR 192 TDI (0000000000000000057577547fc000000000000000000000);
SDR 192 TDI (0000000000000000057577547fc000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577547fc000000000000000000000);
! 1810 expect 48
SDR 192 TDI (00000000000000000df57754d54000000000000000000000);
SDR 192 TDI (000000000000000005757754d54000000000000000000000);
SDR 192 TDI (000000000000000005757754d54000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754d54000000000000000000000);
! 1811 expect 01
SDR 192 TDI (00000000000000000df57754d5c000000000000000000000);
SDR 192 TDI (000000000000000005757754d5c000000000000000000000);
SDR 192 TDI (000000000000000005757754d5c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754d5c000000000000000000000);
! 1812 expect 18
SDR 192 TDI (00000000000000000df57754d74000000000000000000000);
SDR 192 TDI (000000000000000005757754d74000000000000000000000);
SDR 192 TDI (000000000000000005757754d74000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754d74000000000000000000000);
! 1813 expect 07
SDR 192 TDI (00000000000000000df57754d7c000000000000000000000);
SDR 192 TDI (000000000000000005757754d7c000000000000000000000);
SDR 192 TDI (000000000000000005757754d7c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754d7c000000000000000000000);
! 1814 expect 36
SDR 192 TDI (00000000000000000df57754dd4000000000000000000000);
SDR 192 TDI (000000000000000005757754dd4000000000000000000000);
SDR 192 TDI (000000000000000005757754dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754dd4000000000000000000000);
! 1815 expect 8c
SDR 192 TDI (00000000000000000df57754ddc000000000000000000000);
SDR 192 TDI (000000000000000005757754ddc000000000000000000000);
SDR 192 TDI (000000000000000005757754ddc000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754ddc000000000000000000000);
! 1816 expect 2e
SDR 192 TDI (00000000000000000df57754df4000000000000000000000);
SDR 192 TDI (000000000000000005757754df4000000000000000000000);
SDR 192 TDI (000000000000000005757754df4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754df4000000000000000000000);
! 1817 expect 20
SDR 192 TDI (00000000000000000df57754dfc000000000000000000000);
SDR 192 TDI (000000000000000005757754dfc000000000000000000000);
SDR 192 TDI (000000000000000005757754dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754dfc000000000000000000000);
! 1818 expect 46
SDR 192 TDI (00000000000000000df57754f54000000000000000000000);
SDR 192 TDI (000000000000000005757754f54000000000000000000000);
SDR 192 TDI (000000000000000005757754f54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754f54000000000000000000000);
! 1819 expect b8
SDR 192 TDI (00000000000000000df57754f5c000000000000000000000);
SDR 192 TDI (000000000000000005757754f5c000000000000000000000);
SDR 192 TDI (000000000000000005757754f5c000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754f5c000000000000000000000);
! 181a expect 16
SDR 192 TDI (00000000000000000df57754f74000000000000000000000);
SDR 192 TDI (000000000000000005757754f74000000000000000000000);
SDR 192 TDI (000000000000000005757754f74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754f74000000000000000000000);
! 181b expect 46
SDR 192 TDI (00000000000000000df57754f7c000000000000000000000);
SDR 192 TDI (000000000000000005757754f7c000000000000000000000);
SDR 192 TDI (000000000000000005757754f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754f7c000000000000000000000);
! 181c expect 1f
SDR 192 TDI (00000000000000000df57754fd4000000000000000000000);
SDR 192 TDI (000000000000000005757754fd4000000000000000000000);
SDR 192 TDI (000000000000000005757754fd4000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754fd4000000000000000000000);
! 181d expect 15
SDR 192 TDI (00000000000000000df57754fdc000000000000000000000);
SDR 192 TDI (000000000000000005757754fdc000000000000000000000);
SDR 192 TDI (000000000000000005757754fdc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754fdc000000000000000000000);
! 181e expect 36
SDR 192 TDI (00000000000000000df57754ff4000000000000000000000);
SDR 192 TDI (000000000000000005757754ff4000000000000000000000);
SDR 192 TDI (000000000000000005757754ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754ff4000000000000000000000);
! 181f expect 6f
SDR 192 TDI (00000000000000000df57754ffc000000000000000000000);
SDR 192 TDI (000000000000000005757754ffc000000000000000000000);
SDR 192 TDI (000000000000000005757754ffc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57754ffc000000000000000000000);
! 1820 expect cf
SDR 192 TDI (00000000000000000df5775c554000000000000000000000);
SDR 192 TDI (00000000000000000575775c554000000000000000000000);
SDR 192 TDI (00000000000000000575775c554000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c554000000000000000000000);
! 1821 expect 08
SDR 192 TDI (00000000000000000df5775c55c000000000000000000000);
SDR 192 TDI (00000000000000000575775c55c000000000000000000000);
SDR 192 TDI (00000000000000000575775c55c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c55c000000000000000000000);
! 1822 expect f9
SDR 192 TDI (00000000000000000df5775c574000000000000000000000);
SDR 192 TDI (00000000000000000575775c574000000000000000000000);
SDR 192 TDI (00000000000000000575775c574000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c574000000000000000000000);
! 1823 expect 48
SDR 192 TDI (00000000000000000df5775c57c000000000000000000000);
SDR 192 TDI (00000000000000000575775c57c000000000000000000000);
SDR 192 TDI (00000000000000000575775c57c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c57c000000000000000000000);
! 1824 expect 14
SDR 192 TDI (00000000000000000df5775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000575775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000575775c5d4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c5d4000000000000000000000);
! 1825 expect 18
SDR 192 TDI (00000000000000000df5775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000575775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000575775c5dc000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c5dc000000000000000000000);
! 1826 expect 07
SDR 192 TDI (00000000000000000df5775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000575775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000575775c5f4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c5f4000000000000000000000);
! 1827 expect 46
SDR 192 TDI (00000000000000000df5775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000575775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000575775c5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c5fc000000000000000000000);
! 1828 expect c8
SDR 192 TDI (00000000000000000df5775c754000000000000000000000);
SDR 192 TDI (00000000000000000575775c754000000000000000000000);
SDR 192 TDI (00000000000000000575775c754000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c754000000000000000000000);
! 1829 expect 16
SDR 192 TDI (00000000000000000df5775c75c000000000000000000000);
SDR 192 TDI (00000000000000000575775c75c000000000000000000000);
SDR 192 TDI (00000000000000000575775c75c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c75c000000000000000000000);
! 182a expect 36
SDR 192 TDI (00000000000000000df5775c774000000000000000000000);
SDR 192 TDI (00000000000000000575775c774000000000000000000000);
SDR 192 TDI (00000000000000000575775c774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c774000000000000000000000);
! 182b expect 6b
SDR 192 TDI (00000000000000000df5775c77c000000000000000000000);
SDR 192 TDI (00000000000000000575775c77c000000000000000000000);
SDR 192 TDI (00000000000000000575775c77c000000000000000000000) TDO(000000000000000000000000000000000450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c77c000000000000000000000);
! 182c expect c2
SDR 192 TDI (00000000000000000df5775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000575775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000575775c7d4000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c7d4000000000000000000000);
! 182d expect 24
SDR 192 TDI (00000000000000000df5775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000575775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000575775c7dc000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c7dc000000000000000000000);
! 182e expect 0f
SDR 192 TDI (00000000000000000df5775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000575775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000575775c7f4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c7f4000000000000000000000);
! 182f expect f8
SDR 192 TDI (00000000000000000df5775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000575775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000575775c7fc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775c7fc000000000000000000000);
! 1830 expect 26
SDR 192 TDI (00000000000000000df5775cd54000000000000000000000);
SDR 192 TDI (00000000000000000575775cd54000000000000000000000);
SDR 192 TDI (00000000000000000575775cd54000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cd54000000000000000000000);
! 1831 expect 68
SDR 192 TDI (00000000000000000df5775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000575775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000575775cd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cd5c000000000000000000000);
! 1832 expect 36
SDR 192 TDI (00000000000000000df5775cd74000000000000000000000);
SDR 192 TDI (00000000000000000575775cd74000000000000000000000);
SDR 192 TDI (00000000000000000575775cd74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cd74000000000000000000000);
! 1833 expect 6c
SDR 192 TDI (00000000000000000df5775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000575775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000575775cd7c000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cd7c000000000000000000000);
! 1834 expect dd
SDR 192 TDI (00000000000000000df5775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000575775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000575775cdd4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cdd4000000000000000000000);
! 1835 expect 0e
SDR 192 TDI (00000000000000000df5775cddc000000000000000000000);
SDR 192 TDI (00000000000000000575775cddc000000000000000000000);
SDR 192 TDI (00000000000000000575775cddc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cddc000000000000000000000);
! 1836 expect 03
SDR 192 TDI (00000000000000000df5775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000575775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000575775cdf4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cdf4000000000000000000000);
! 1837 expect 46
SDR 192 TDI (00000000000000000df5775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000575775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000575775cdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cdfc000000000000000000000);
! 1838 expect 04
SDR 192 TDI (00000000000000000df5775cf54000000000000000000000);
SDR 192 TDI (00000000000000000575775cf54000000000000000000000);
SDR 192 TDI (00000000000000000575775cf54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cf54000000000000000000000);
! 1839 expect 15
SDR 192 TDI (00000000000000000df5775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000575775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000575775cf5c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cf5c000000000000000000000);
! 183a expect 36
SDR 192 TDI (00000000000000000df5775cf74000000000000000000000);
SDR 192 TDI (00000000000000000575775cf74000000000000000000000);
SDR 192 TDI (00000000000000000575775cf74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cf74000000000000000000000);
! 183b expect 6c
SDR 192 TDI (00000000000000000df5775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000575775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000575775cf7c000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cf7c000000000000000000000);
! 183c expect 0e
SDR 192 TDI (00000000000000000df5775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000575775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000575775cfd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cfd4000000000000000000000);
! 183d expect 03
SDR 192 TDI (00000000000000000df5775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000575775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000575775cfdc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cfdc000000000000000000000);
! 183e expect 46
SDR 192 TDI (00000000000000000df5775cff4000000000000000000000);
SDR 192 TDI (00000000000000000575775cff4000000000000000000000);
SDR 192 TDI (00000000000000000575775cff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cff4000000000000000000000);
! 183f expect 78
SDR 192 TDI (00000000000000000df5775cffc000000000000000000000);
SDR 192 TDI (00000000000000000575775cffc000000000000000000000);
SDR 192 TDI (00000000000000000575775cffc000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5775cffc000000000000000000000);
! 1840 expect 16
SDR 192 TDI (00000000000000000df57774554000000000000000000000);
SDR 192 TDI (000000000000000005757774554000000000000000000000);
SDR 192 TDI (000000000000000005757774554000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774554000000000000000000000);
! 1841 expect 36
SDR 192 TDI (00000000000000000df5777455c000000000000000000000);
SDR 192 TDI (00000000000000000575777455c000000000000000000000);
SDR 192 TDI (00000000000000000575777455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777455c000000000000000000000);
! 1842 expect 6c
SDR 192 TDI (00000000000000000df57774574000000000000000000000);
SDR 192 TDI (000000000000000005757774574000000000000000000000);
SDR 192 TDI (000000000000000005757774574000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774574000000000000000000000);
! 1843 expect 0e
SDR 192 TDI (00000000000000000df5777457c000000000000000000000);
SDR 192 TDI (00000000000000000575777457c000000000000000000000);
SDR 192 TDI (00000000000000000575777457c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777457c000000000000000000000);
! 1844 expect 03
SDR 192 TDI (00000000000000000df577745d4000000000000000000000);
SDR 192 TDI (0000000000000000057577745d4000000000000000000000);
SDR 192 TDI (0000000000000000057577745d4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577745d4000000000000000000000);
! 1845 expect 46
SDR 192 TDI (00000000000000000df577745dc000000000000000000000);
SDR 192 TDI (0000000000000000057577745dc000000000000000000000);
SDR 192 TDI (0000000000000000057577745dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577745dc000000000000000000000);
! 1846 expect 78
SDR 192 TDI (00000000000000000df577745f4000000000000000000000);
SDR 192 TDI (0000000000000000057577745f4000000000000000000000);
SDR 192 TDI (0000000000000000057577745f4000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577745f4000000000000000000000);
! 1847 expect 16
SDR 192 TDI (00000000000000000df577745fc000000000000000000000);
SDR 192 TDI (0000000000000000057577745fc000000000000000000000);
SDR 192 TDI (0000000000000000057577745fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577745fc000000000000000000000);
! 1848 expect 26
SDR 192 TDI (00000000000000000df57774754000000000000000000000);
SDR 192 TDI (000000000000000005757774754000000000000000000000);
SDR 192 TDI (000000000000000005757774754000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774754000000000000000000000);
! 1849 expect 6c
SDR 192 TDI (00000000000000000df5777475c000000000000000000000);
SDR 192 TDI (00000000000000000575777475c000000000000000000000);
SDR 192 TDI (00000000000000000575777475c000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777475c000000000000000000000);
! 184a expect 36
SDR 192 TDI (00000000000000000df57774774000000000000000000000);
SDR 192 TDI (000000000000000005757774774000000000000000000000);
SDR 192 TDI (000000000000000005757774774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774774000000000000000000000);
! 184b expect 68
SDR 192 TDI (00000000000000000df5777477c000000000000000000000);
SDR 192 TDI (00000000000000000575777477c000000000000000000000);
SDR 192 TDI (00000000000000000575777477c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777477c000000000000000000000);
! 184c expect 0e
SDR 192 TDI (00000000000000000df577747d4000000000000000000000);
SDR 192 TDI (0000000000000000057577747d4000000000000000000000);
SDR 192 TDI (0000000000000000057577747d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577747d4000000000000000000000);
! 184d expect 03
SDR 192 TDI (00000000000000000df577747dc000000000000000000000);
SDR 192 TDI (0000000000000000057577747dc000000000000000000000);
SDR 192 TDI (0000000000000000057577747dc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577747dc000000000000000000000);
! 184e expect 46
SDR 192 TDI (00000000000000000df577747f4000000000000000000000);
SDR 192 TDI (0000000000000000057577747f4000000000000000000000);
SDR 192 TDI (0000000000000000057577747f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577747f4000000000000000000000);
! 184f expect 50
SDR 192 TDI (00000000000000000df577747fc000000000000000000000);
SDR 192 TDI (0000000000000000057577747fc000000000000000000000);
SDR 192 TDI (0000000000000000057577747fc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577747fc000000000000000000000);
! 1850 expect 16
SDR 192 TDI (00000000000000000df57774d54000000000000000000000);
SDR 192 TDI (000000000000000005757774d54000000000000000000000);
SDR 192 TDI (000000000000000005757774d54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774d54000000000000000000000);
! 1851 expect 36
SDR 192 TDI (00000000000000000df57774d5c000000000000000000000);
SDR 192 TDI (000000000000000005757774d5c000000000000000000000);
SDR 192 TDI (000000000000000005757774d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774d5c000000000000000000000);
! 1852 expect 6c
SDR 192 TDI (00000000000000000df57774d74000000000000000000000);
SDR 192 TDI (000000000000000005757774d74000000000000000000000);
SDR 192 TDI (000000000000000005757774d74000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774d74000000000000000000000);
! 1853 expect 0e
SDR 192 TDI (00000000000000000df57774d7c000000000000000000000);
SDR 192 TDI (000000000000000005757774d7c000000000000000000000);
SDR 192 TDI (000000000000000005757774d7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774d7c000000000000000000000);
! 1854 expect 03
SDR 192 TDI (00000000000000000df57774dd4000000000000000000000);
SDR 192 TDI (000000000000000005757774dd4000000000000000000000);
SDR 192 TDI (000000000000000005757774dd4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774dd4000000000000000000000);
! 1855 expect 46
SDR 192 TDI (00000000000000000df57774ddc000000000000000000000);
SDR 192 TDI (000000000000000005757774ddc000000000000000000000);
SDR 192 TDI (000000000000000005757774ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774ddc000000000000000000000);
! 1856 expect 78
SDR 192 TDI (00000000000000000df57774df4000000000000000000000);
SDR 192 TDI (000000000000000005757774df4000000000000000000000);
SDR 192 TDI (000000000000000005757774df4000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774df4000000000000000000000);
! 1857 expect 16
SDR 192 TDI (00000000000000000df57774dfc000000000000000000000);
SDR 192 TDI (000000000000000005757774dfc000000000000000000000);
SDR 192 TDI (000000000000000005757774dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774dfc000000000000000000000);
! 1858 expect 36
SDR 192 TDI (00000000000000000df57774f54000000000000000000000);
SDR 192 TDI (000000000000000005757774f54000000000000000000000);
SDR 192 TDI (000000000000000005757774f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774f54000000000000000000000);
! 1859 expect 6a
SDR 192 TDI (00000000000000000df57774f5c000000000000000000000);
SDR 192 TDI (000000000000000005757774f5c000000000000000000000);
SDR 192 TDI (000000000000000005757774f5c000000000000000000000) TDO(000000000000000000000000000000000440000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774f5c000000000000000000000);
! 185a expect a8
SDR 192 TDI (00000000000000000df57774f74000000000000000000000);
SDR 192 TDI (000000000000000005757774f74000000000000000000000);
SDR 192 TDI (000000000000000005757774f74000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774f74000000000000000000000);
! 185b expect f8
SDR 192 TDI (00000000000000000df57774f7c000000000000000000000);
SDR 192 TDI (000000000000000005757774f7c000000000000000000000);
SDR 192 TDI (000000000000000005757774f7c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774f7c000000000000000000000);
! 185c expect 31
SDR 192 TDI (00000000000000000df57774fd4000000000000000000000);
SDR 192 TDI (000000000000000005757774fd4000000000000000000000);
SDR 192 TDI (000000000000000005757774fd4000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774fd4000000000000000000000);
! 185d expect f8
SDR 192 TDI (00000000000000000df57774fdc000000000000000000000);
SDR 192 TDI (000000000000000005757774fdc000000000000000000000);
SDR 192 TDI (000000000000000005757774fdc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774fdc000000000000000000000);
! 185e expect 36
SDR 192 TDI (00000000000000000df57774ff4000000000000000000000);
SDR 192 TDI (000000000000000005757774ff4000000000000000000000);
SDR 192 TDI (000000000000000005757774ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774ff4000000000000000000000);
! 185f expect 6b
SDR 192 TDI (00000000000000000df57774ffc000000000000000000000);
SDR 192 TDI (000000000000000005757774ffc000000000000000000000);
SDR 192 TDI (000000000000000005757774ffc000000000000000000000) TDO(000000000000000000000000000000000450000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df57774ffc000000000000000000000);
! 1860 expect c7
SDR 192 TDI (00000000000000000df5777c554000000000000000000000);
SDR 192 TDI (00000000000000000575777c554000000000000000000000);
SDR 192 TDI (00000000000000000575777c554000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c554000000000000000000000);
! 1861 expect 36
SDR 192 TDI (00000000000000000df5777c55c000000000000000000000);
SDR 192 TDI (00000000000000000575777c55c000000000000000000000);
SDR 192 TDI (00000000000000000575777c55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c55c000000000000000000000);
! 1862 expect 68
SDR 192 TDI (00000000000000000df5777c574000000000000000000000);
SDR 192 TDI (00000000000000000575777c574000000000000000000000);
SDR 192 TDI (00000000000000000575777c574000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c574000000000000000000000);
! 1863 expect f8
SDR 192 TDI (00000000000000000df5777c57c000000000000000000000);
SDR 192 TDI (00000000000000000575777c57c000000000000000000000);
SDR 192 TDI (00000000000000000575777c57c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c57c000000000000000000000);
! 1864 expect 26
SDR 192 TDI (00000000000000000df5777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000575777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000575777c5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c5d4000000000000000000000);
! 1865 expect 6c
SDR 192 TDI (00000000000000000df5777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000575777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000575777c5dc000000000000000000000) TDO(000000000000000000000000000000000500000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c5dc000000000000000000000);
! 1866 expect 0e
SDR 192 TDI (00000000000000000df5777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000575777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000575777c5f4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c5f4000000000000000000000);
! 1867 expect 03
SDR 192 TDI (00000000000000000df5777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000575777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000575777c5fc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c5fc000000000000000000000);
! 1868 expect 46
SDR 192 TDI (00000000000000000df5777c754000000000000000000000);
SDR 192 TDI (00000000000000000575777c754000000000000000000000);
SDR 192 TDI (00000000000000000575777c754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c754000000000000000000000);
! 1869 expect 50
SDR 192 TDI (00000000000000000df5777c75c000000000000000000000);
SDR 192 TDI (00000000000000000575777c75c000000000000000000000);
SDR 192 TDI (00000000000000000575777c75c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c75c000000000000000000000);
! 186a expect 16
SDR 192 TDI (00000000000000000df5777c774000000000000000000000);
SDR 192 TDI (00000000000000000575777c774000000000000000000000);
SDR 192 TDI (00000000000000000575777c774000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c774000000000000000000000);
! 186b expect 44
SDR 192 TDI (00000000000000000df5777c77c000000000000000000000);
SDR 192 TDI (00000000000000000575777c77c000000000000000000000);
SDR 192 TDI (00000000000000000575777c77c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c77c000000000000000000000);
! 186c expect d8
SDR 192 TDI (00000000000000000df5777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000575777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000575777c7d4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c7d4000000000000000000000);
! 186d expect 16
SDR 192 TDI (00000000000000000df5777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000575777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000575777c7dc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c7dc000000000000000000000);
! 186e expect 2e
SDR 192 TDI (00000000000000000df5777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000575777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000575777c7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c7f4000000000000000000000);
! 186f expect 20
SDR 192 TDI (00000000000000000df5777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000575777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000575777c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777c7fc000000000000000000000);
! 1870 expect 36
SDR 192 TDI (00000000000000000df5777cd54000000000000000000000);
SDR 192 TDI (00000000000000000575777cd54000000000000000000000);
SDR 192 TDI (00000000000000000575777cd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cd54000000000000000000000);
! 1871 expect 6f
SDR 192 TDI (00000000000000000df5777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000575777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000575777cd5c000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cd5c000000000000000000000);
! 1872 expect 3e
SDR 192 TDI (00000000000000000df5777cd74000000000000000000000);
SDR 192 TDI (00000000000000000575777cd74000000000000000000000);
SDR 192 TDI (00000000000000000575777cd74000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cd74000000000000000000000);
! 1873 expect 00
SDR 192 TDI (00000000000000000df5777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000575777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000575777cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cd7c000000000000000000000);
! 1874 expect 36
SDR 192 TDI (00000000000000000df5777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000575777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000575777cdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cdd4000000000000000000000);
! 1875 expect 56
SDR 192 TDI (00000000000000000df5777cddc000000000000000000000);
SDR 192 TDI (00000000000000000575777cddc000000000000000000000);
SDR 192 TDI (00000000000000000575777cddc000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cddc000000000000000000000);
! 1876 expect c7
SDR 192 TDI (00000000000000000df5777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000575777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000575777cdf4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cdf4000000000000000000000);
! 1877 expect a0
SDR 192 TDI (00000000000000000df5777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000575777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000575777cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cdfc000000000000000000000);
! 1878 expect 70
SDR 192 TDI (00000000000000000df5777cf54000000000000000000000);
SDR 192 TDI (00000000000000000575777cf54000000000000000000000);
SDR 192 TDI (00000000000000000575777cf54000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cf54000000000000000000000);
! 1879 expect 80
SDR 192 TDI (00000000000000000df5777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000575777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000575777cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cf5c000000000000000000000);
! 187a expect 18
SDR 192 TDI (00000000000000000df5777cf74000000000000000000000);
SDR 192 TDI (00000000000000000575777cf74000000000000000000000);
SDR 192 TDI (00000000000000000575777cf74000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cf74000000000000000000000);
! 187b expect 06
SDR 192 TDI (00000000000000000df5777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000575777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000575777cf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cf7c000000000000000000000);
! 187c expect a0
SDR 192 TDI (00000000000000000df5777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000575777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000575777cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cfd4000000000000000000000);
! 187d expect 44
SDR 192 TDI (00000000000000000df5777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000575777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000575777cfdc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cfdc000000000000000000000);
! 187e expect 89
SDR 192 TDI (00000000000000000df5777cff4000000000000000000000);
SDR 192 TDI (00000000000000000575777cff4000000000000000000000);
SDR 192 TDI (00000000000000000575777cff4000000000000000000000) TDO(000000000000000000000000000000000410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cff4000000000000000000000);
! 187f expect 18
SDR 192 TDI (00000000000000000df5777cffc000000000000000000000);
SDR 192 TDI (00000000000000000575777cffc000000000000000000000);
SDR 192 TDI (00000000000000000575777cffc000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df5777cffc000000000000000000000);
! 1880 expect 36
SDR 192 TDI (00000000000000000df577d4554000000000000000000000);
SDR 192 TDI (0000000000000000057577d4554000000000000000000000);
SDR 192 TDI (0000000000000000057577d4554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4554000000000000000000000);
! 1881 expect 54
SDR 192 TDI (00000000000000000df577d455c000000000000000000000);
SDR 192 TDI (0000000000000000057577d455c000000000000000000000);
SDR 192 TDI (0000000000000000057577d455c000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d455c000000000000000000000);
! 1882 expect 0e
SDR 192 TDI (00000000000000000df577d4574000000000000000000000);
SDR 192 TDI (0000000000000000057577d4574000000000000000000000);
SDR 192 TDI (0000000000000000057577d4574000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4574000000000000000000000);
! 1883 expect 03
SDR 192 TDI (00000000000000000df577d457c000000000000000000000);
SDR 192 TDI (0000000000000000057577d457c000000000000000000000);
SDR 192 TDI (0000000000000000057577d457c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d457c000000000000000000000);
! 1884 expect 46
SDR 192 TDI (00000000000000000df577d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057577d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057577d45d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d45d4000000000000000000000);
! 1885 expect 61
SDR 192 TDI (00000000000000000df577d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057577d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057577d45dc000000000000000000000) TDO(000000000000000000000000000000000010000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d45dc000000000000000000000);
! 1886 expect 16
SDR 192 TDI (00000000000000000df577d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057577d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057577d45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d45f4000000000000000000000);
! 1887 expect 06
SDR 192 TDI (00000000000000000df577d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057577d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057577d45fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d45fc000000000000000000000);
! 1888 expect ad
SDR 192 TDI (00000000000000000df577d4754000000000000000000000);
SDR 192 TDI (0000000000000000057577d4754000000000000000000000);
SDR 192 TDI (0000000000000000057577d4754000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4754000000000000000000000);
! 1889 expect 46
SDR 192 TDI (00000000000000000df577d475c000000000000000000000);
SDR 192 TDI (0000000000000000057577d475c000000000000000000000);
SDR 192 TDI (0000000000000000057577d475c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d475c000000000000000000000);
! 188a expect 85
SDR 192 TDI (00000000000000000df577d4774000000000000000000000);
SDR 192 TDI (0000000000000000057577d4774000000000000000000000);
SDR 192 TDI (0000000000000000057577d4774000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4774000000000000000000000);
! 188b expect 07
SDR 192 TDI (00000000000000000df577d477c000000000000000000000);
SDR 192 TDI (0000000000000000057577d477c000000000000000000000);
SDR 192 TDI (0000000000000000057577d477c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d477c000000000000000000000);
! 188c expect 36
SDR 192 TDI (00000000000000000df577d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057577d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057577d47d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d47d4000000000000000000000);
! 188d expect 48
SDR 192 TDI (00000000000000000df577d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057577d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057577d47dc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d47dc000000000000000000000);
! 188e expect c7
SDR 192 TDI (00000000000000000df577d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057577d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057577d47f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d47f4000000000000000000000);
! 188f expect a0
SDR 192 TDI (00000000000000000df577d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057577d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057577d47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d47fc000000000000000000000);
! 1890 expect 68
SDR 192 TDI (00000000000000000df577d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057577d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057577d4d54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4d54000000000000000000000);
! 1891 expect a4
SDR 192 TDI (00000000000000000df577d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057577d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057577d4d5c000000000000000000000) TDO(000000000000000000000000000000000100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4d5c000000000000000000000);
! 1892 expect 18
SDR 192 TDI (00000000000000000df577d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057577d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057577d4d74000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4d74000000000000000000000);
! 1893 expect 36
SDR 192 TDI (00000000000000000df577d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057577d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057577d4d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4d7c000000000000000000000);
! 1894 expect 57
SDR 192 TDI (00000000000000000df577d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057577d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057577d4dd4000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4dd4000000000000000000000);
! 1895 expect 06
SDR 192 TDI (00000000000000000df577d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057577d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057577d4ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4ddc000000000000000000000);
! 1896 expect 17
SDR 192 TDI (00000000000000000df577d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057577d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057577d4df4000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4df4000000000000000000000);
! 1897 expect cf
SDR 192 TDI (00000000000000000df577d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057577d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057577d4dfc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4dfc000000000000000000000);
! 1898 expect 08
SDR 192 TDI (00000000000000000df577d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057577d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057577d4f54000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4f54000000000000000000000);
! 1899 expect 09
SDR 192 TDI (00000000000000000df577d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057577d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057577d4f5c000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4f5c000000000000000000000);
! 189a expect 70
SDR 192 TDI (00000000000000000df577d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057577d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057577d4f74000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4f74000000000000000000000);
! 189b expect a4
SDR 192 TDI (00000000000000000df577d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057577d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057577d4f7c000000000000000000000) TDO(000000000000000000000000000000000100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4f7c000000000000000000000);
! 189c expect 18
SDR 192 TDI (00000000000000000df577d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057577d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057577d4fd4000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4fd4000000000000000000000);
! 189d expect 91
SDR 192 TDI (00000000000000000df577d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057577d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057577d4fdc000000000000000000000) TDO(000000000000000000000000000000001010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4fdc000000000000000000000);
! 189e expect 70
SDR 192 TDI (00000000000000000df577d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057577d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057577d4ff4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4ff4000000000000000000000);
! 189f expect a4
SDR 192 TDI (00000000000000000df577d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057577d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057577d4ffc000000000000000000000) TDO(000000000000000000000000000000000100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577d4ffc000000000000000000000);
! 18a0 expect 18
SDR 192 TDI (00000000000000000df577dc554000000000000000000000);
SDR 192 TDI (0000000000000000057577dc554000000000000000000000);
SDR 192 TDI (0000000000000000057577dc554000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc554000000000000000000000);
! 18a1 expect 44
SDR 192 TDI (00000000000000000df577dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057577dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057577dc55c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc55c000000000000000000000);
! 18a2 expect b2
SDR 192 TDI (00000000000000000df577dc574000000000000000000000);
SDR 192 TDI (0000000000000000057577dc574000000000000000000000);
SDR 192 TDI (0000000000000000057577dc574000000000000000000000) TDO(000000000000000000000000000000001040000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc574000000000000000000000);
! 18a3 expect 18
SDR 192 TDI (00000000000000000df577dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057577dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057577dc57c000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc57c000000000000000000000);
! 18a4 expect 36
SDR 192 TDI (00000000000000000df577dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057577dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057577dc5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc5d4000000000000000000000);
! 18a5 expect 48
SDR 192 TDI (00000000000000000df577dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057577dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057577dc5dc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc5dc000000000000000000000);
! 18a6 expect 3e
SDR 192 TDI (00000000000000000df577dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057577dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057577dc5f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc5f4000000000000000000000);
! 18a7 expect 00
SDR 192 TDI (00000000000000000df577dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057577dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057577dc5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc5fc000000000000000000000);
! 18a8 expect 06
SDR 192 TDI (00000000000000000df577dc754000000000000000000000);
SDR 192 TDI (0000000000000000057577dc754000000000000000000000);
SDR 192 TDI (0000000000000000057577dc754000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc754000000000000000000000);
! 18a9 expect b0
SDR 192 TDI (00000000000000000df577dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057577dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057577dc75c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc75c000000000000000000000);
! 18aa expect 46
SDR 192 TDI (00000000000000000df577dc774000000000000000000000);
SDR 192 TDI (0000000000000000057577dc774000000000000000000000);
SDR 192 TDI (0000000000000000057577dc774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc774000000000000000000000);
! 18ab expect 85
SDR 192 TDI (00000000000000000df577dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057577dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057577dc77c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc77c000000000000000000000);
! 18ac expect 07
SDR 192 TDI (00000000000000000df577dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057577dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057577dc7d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc7d4000000000000000000000);
! 18ad expect 06
SDR 192 TDI (00000000000000000df577dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057577dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057577dc7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc7dc000000000000000000000);
! 18ae expect ae
SDR 192 TDI (00000000000000000df577dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057577dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057577dc7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc7f4000000000000000000000);
! 18af expect 46
SDR 192 TDI (00000000000000000df577dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057577dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057577dc7fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dc7fc000000000000000000000);
! 18b0 expect 85
SDR 192 TDI (00000000000000000df577dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057577dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057577dcd54000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcd54000000000000000000000);
! 18b1 expect 07
SDR 192 TDI (00000000000000000df577dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057577dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057577dcd5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcd5c000000000000000000000);
! 18b2 expect 36
SDR 192 TDI (00000000000000000df577dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057577dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057577dcd74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcd74000000000000000000000);
! 18b3 expect 57
SDR 192 TDI (00000000000000000df577dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057577dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057577dcd7c000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcd7c000000000000000000000);
! 18b4 expect 06
SDR 192 TDI (00000000000000000df577dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057577dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057577dcdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcdd4000000000000000000000);
! 18b5 expect ff
SDR 192 TDI (00000000000000000df577dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057577dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057577dcddc000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcddc000000000000000000000);
! 18b6 expect 87
SDR 192 TDI (00000000000000000df577dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057577dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057577dcdf4000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcdf4000000000000000000000);
! 18b7 expect f8
SDR 192 TDI (00000000000000000df577dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057577dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057577dcdfc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcdfc000000000000000000000);
! 18b8 expect 50
SDR 192 TDI (00000000000000000df577dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057577dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057577dcf54000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcf54000000000000000000000);
! 18b9 expect d7
SDR 192 TDI (00000000000000000df577dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057577dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057577dcf5c000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcf5c000000000000000000000);
! 18ba expect 18
SDR 192 TDI (00000000000000000df577dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057577dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057577dcf74000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcf74000000000000000000000);
! 18bb expect 06
SDR 192 TDI (00000000000000000df577dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057577dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057577dcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcf7c000000000000000000000);
! 18bc expect 04
SDR 192 TDI (00000000000000000df577dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057577dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057577dcfd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcfd4000000000000000000000);
! 18bd expect 87
SDR 192 TDI (00000000000000000df577dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057577dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057577dcfdc000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcfdc000000000000000000000);
! 18be expect 50
SDR 192 TDI (00000000000000000df577dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057577dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057577dcff4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcff4000000000000000000000);
! 18bf expect e9
SDR 192 TDI (00000000000000000df577dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057577dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057577dcffc000000000000000000000) TDO(0000000000000000000000000000000004100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577dcffc000000000000000000000);
! 18c0 expect 18
SDR 192 TDI (00000000000000000df577f4554000000000000000000000);
SDR 192 TDI (0000000000000000057577f4554000000000000000000000);
SDR 192 TDI (0000000000000000057577f4554000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4554000000000000000000000);
! 18c1 expect 36
SDR 192 TDI (00000000000000000df577f455c000000000000000000000);
SDR 192 TDI (0000000000000000057577f455c000000000000000000000);
SDR 192 TDI (0000000000000000057577f455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f455c000000000000000000000);
! 18c2 expect 88
SDR 192 TDI (00000000000000000df577f4574000000000000000000000);
SDR 192 TDI (0000000000000000057577f4574000000000000000000000);
SDR 192 TDI (0000000000000000057577f4574000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4574000000000000000000000);
! 18c3 expect 2e
SDR 192 TDI (00000000000000000df577f457c000000000000000000000);
SDR 192 TDI (0000000000000000057577f457c000000000000000000000);
SDR 192 TDI (0000000000000000057577f457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f457c000000000000000000000);
! 18c4 expect 20
SDR 192 TDI (00000000000000000df577f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057577f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057577f45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f45d4000000000000000000000);
! 18c5 expect 46
SDR 192 TDI (00000000000000000df577f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057577f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057577f45dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f45dc000000000000000000000);
! 18c6 expect b8
SDR 192 TDI (00000000000000000df577f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057577f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057577f45f4000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f45f4000000000000000000000);
! 18c7 expect 16
SDR 192 TDI (00000000000000000df577f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057577f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057577f45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f45fc000000000000000000000);
! 18c8 expect 46
SDR 192 TDI (00000000000000000df577f4754000000000000000000000);
SDR 192 TDI (0000000000000000057577f4754000000000000000000000);
SDR 192 TDI (0000000000000000057577f4754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4754000000000000000000000);
! 18c9 expect 1f
SDR 192 TDI (00000000000000000df577f475c000000000000000000000);
SDR 192 TDI (0000000000000000057577f475c000000000000000000000);
SDR 192 TDI (0000000000000000057577f475c000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f475c000000000000000000000);
! 18ca expect 15
SDR 192 TDI (00000000000000000df577f4774000000000000000000000);
SDR 192 TDI (0000000000000000057577f4774000000000000000000000);
SDR 192 TDI (0000000000000000057577f4774000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4774000000000000000000000);
! 18cb expect 36
SDR 192 TDI (00000000000000000df577f477c000000000000000000000);
SDR 192 TDI (0000000000000000057577f477c000000000000000000000);
SDR 192 TDI (0000000000000000057577f477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f477c000000000000000000000);
! 18cc expect 6f
SDR 192 TDI (00000000000000000df577f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057577f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057577f47d4000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f47d4000000000000000000000);
! 18cd expect d7
SDR 192 TDI (00000000000000000df577f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057577f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057577f47dc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f47dc000000000000000000000);
! 18ce expect 11
SDR 192 TDI (00000000000000000df577f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057577f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057577f47f4000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f47f4000000000000000000000);
! 18cf expect fa
SDR 192 TDI (00000000000000000df577f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057577f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057577f47fc000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f47fc000000000000000000000);
! 18d0 expect 36
SDR 192 TDI (00000000000000000df577f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057577f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057577f4d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4d54000000000000000000000);
! 18d1 expect 57
SDR 192 TDI (00000000000000000df577f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057577f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057577f4d5c000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4d5c000000000000000000000);
! 18d2 expect c7
SDR 192 TDI (00000000000000000df577f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057577f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057577f4d74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4d74000000000000000000000);
! 18d3 expect a0
SDR 192 TDI (00000000000000000df577f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057577f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057577f4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4d7c000000000000000000000);
! 18d4 expect 44
SDR 192 TDI (00000000000000000df577f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057577f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057577f4dd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4dd4000000000000000000000);
! 18d5 expect b8
SDR 192 TDI (00000000000000000df577f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057577f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057577f4ddc000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4ddc000000000000000000000);
! 18d6 expect 18
SDR 192 TDI (00000000000000000df577f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057577f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057577f4df4000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4df4000000000000000000000);
! 18d7 expect 36
SDR 192 TDI (00000000000000000df577f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057577f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057577f4dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4dfc000000000000000000000);
! 18d8 expect 8c
SDR 192 TDI (00000000000000000df577f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057577f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057577f4f54000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4f54000000000000000000000);
! 18d9 expect 2e
SDR 192 TDI (00000000000000000df577f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057577f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057577f4f5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4f5c000000000000000000000);
! 18da expect 20
SDR 192 TDI (00000000000000000df577f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057577f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057577f4f74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4f74000000000000000000000);
! 18db expect 46
SDR 192 TDI (00000000000000000df577f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057577f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057577f4f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4f7c000000000000000000000);
! 18dc expect b8
SDR 192 TDI (00000000000000000df577f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057577f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057577f4fd4000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4fd4000000000000000000000);
! 18dd expect 16
SDR 192 TDI (00000000000000000df577f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057577f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057577f4fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4fdc000000000000000000000);
! 18de expect 46
SDR 192 TDI (00000000000000000df577f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057577f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057577f4ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4ff4000000000000000000000);
! 18df expect 1f
SDR 192 TDI (00000000000000000df577f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057577f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057577f4ffc000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577f4ffc000000000000000000000);
! 18e0 expect 15
SDR 192 TDI (00000000000000000df577fc554000000000000000000000);
SDR 192 TDI (0000000000000000057577fc554000000000000000000000);
SDR 192 TDI (0000000000000000057577fc554000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc554000000000000000000000);
! 18e1 expect 36
SDR 192 TDI (00000000000000000df577fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057577fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057577fc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc55c000000000000000000000);
! 18e2 expect 6f
SDR 192 TDI (00000000000000000df577fc574000000000000000000000);
SDR 192 TDI (0000000000000000057577fc574000000000000000000000);
SDR 192 TDI (0000000000000000057577fc574000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc574000000000000000000000);
! 18e3 expect cf
SDR 192 TDI (00000000000000000df577fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057577fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057577fc57c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc57c000000000000000000000);
! 18e4 expect 08
SDR 192 TDI (00000000000000000df577fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057577fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057577fc5d4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc5d4000000000000000000000);
! 18e5 expect f9
SDR 192 TDI (00000000000000000df577fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057577fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057577fc5dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc5dc000000000000000000000);
! 18e6 expect 44
SDR 192 TDI (00000000000000000df577fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057577fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057577fc5f4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc5f4000000000000000000000);
! 18e7 expect d0
SDR 192 TDI (00000000000000000df577fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057577fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057577fc5fc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc5fc000000000000000000000);
! 18e8 expect 18
SDR 192 TDI (00000000000000000df577fc754000000000000000000000);
SDR 192 TDI (0000000000000000057577fc754000000000000000000000);
SDR 192 TDI (0000000000000000057577fc754000000000000000000000) TDO(000000000000000000000000000000001400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc754000000000000000000000);
! 18e9 expect 26
SDR 192 TDI (00000000000000000df577fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057577fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057577fc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc75c000000000000000000000);
! 18ea expect 74
SDR 192 TDI (00000000000000000df577fc774000000000000000000000);
SDR 192 TDI (0000000000000000057577fc774000000000000000000000);
SDR 192 TDI (0000000000000000057577fc774000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc774000000000000000000000);
! 18eb expect dd
SDR 192 TDI (00000000000000000df577fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057577fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057577fc77c000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc77c000000000000000000000);
! 18ec expect 36
SDR 192 TDI (00000000000000000df577fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057577fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057577fc7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc7d4000000000000000000000);
! 18ed expect 54
SDR 192 TDI (00000000000000000df577fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057577fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057577fc7dc000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc7dc000000000000000000000);
! 18ee expect 0e
SDR 192 TDI (00000000000000000df577fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057577fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057577fc7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc7f4000000000000000000000);
! 18ef expect 03
SDR 192 TDI (00000000000000000df577fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057577fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057577fc7fc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fc7fc000000000000000000000);
! 18f0 expect 46
SDR 192 TDI (00000000000000000df577fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057577fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057577fcd54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcd54000000000000000000000);
! 18f1 expect 04
SDR 192 TDI (00000000000000000df577fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057577fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057577fcd5c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcd5c000000000000000000000);
! 18f2 expect 15
SDR 192 TDI (00000000000000000df577fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057577fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057577fcd74000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcd74000000000000000000000);
! 18f3 expect 36
SDR 192 TDI (00000000000000000df577fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057577fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057577fcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcd7c000000000000000000000);
! 18f4 expect 77
SDR 192 TDI (00000000000000000df577fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057577fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057577fcdd4000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcdd4000000000000000000000);
! 18f5 expect 3e
SDR 192 TDI (00000000000000000df577fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057577fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057577fcddc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcddc000000000000000000000);
! 18f6 expect 00
SDR 192 TDI (00000000000000000df577fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057577fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057577fcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcdf4000000000000000000000);
! 18f7 expect 36
SDR 192 TDI (00000000000000000df577fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057577fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057577fcdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcdfc000000000000000000000);
! 18f8 expect 74
SDR 192 TDI (00000000000000000df577fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057577fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057577fcf54000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcf54000000000000000000000);
! 18f9 expect 0e
SDR 192 TDI (00000000000000000df577fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057577fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057577fcf5c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcf5c000000000000000000000);
! 18fa expect 03
SDR 192 TDI (00000000000000000df577fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057577fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057577fcf74000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcf74000000000000000000000);
! 18fb expect 46
SDR 192 TDI (00000000000000000df577fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057577fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057577fcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcf7c000000000000000000000);
! 18fc expect 78
SDR 192 TDI (00000000000000000df577fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057577fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057577fcfd4000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcfd4000000000000000000000);
! 18fd expect 16
SDR 192 TDI (00000000000000000df577fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057577fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057577fcfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcfdc000000000000000000000);
! 18fe expect 46
SDR 192 TDI (00000000000000000df577fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057577fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057577fcff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcff4000000000000000000000);
! 18ff expect 8c
SDR 192 TDI (00000000000000000df577fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057577fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057577fcffc000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df577fcffc000000000000000000000);
! 1900 expect 19
SDR 192 TDI (00000000000000000df77754554000000000000000000000);
SDR 192 TDI (000000000000000005777754554000000000000000000000);
SDR 192 TDI (000000000000000005777754554000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754554000000000000000000000);
! 1901 expect 36
SDR 192 TDI (00000000000000000df7775455c000000000000000000000);
SDR 192 TDI (00000000000000000577775455c000000000000000000000);
SDR 192 TDI (00000000000000000577775455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775455c000000000000000000000);
! 1902 expect 57
SDR 192 TDI (00000000000000000df77754574000000000000000000000);
SDR 192 TDI (000000000000000005777754574000000000000000000000);
SDR 192 TDI (000000000000000005777754574000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754574000000000000000000000);
! 1903 expect cf
SDR 192 TDI (00000000000000000df7775457c000000000000000000000);
SDR 192 TDI (00000000000000000577775457c000000000000000000000);
SDR 192 TDI (00000000000000000577775457c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775457c000000000000000000000);
! 1904 expect 08
SDR 192 TDI (00000000000000000df777545d4000000000000000000000);
SDR 192 TDI (0000000000000000057777545d4000000000000000000000);
SDR 192 TDI (0000000000000000057777545d4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777545d4000000000000000000000);
! 1905 expect f9
SDR 192 TDI (00000000000000000df777545dc000000000000000000000);
SDR 192 TDI (0000000000000000057777545dc000000000000000000000);
SDR 192 TDI (0000000000000000057777545dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777545dc000000000000000000000);
! 1906 expect 68
SDR 192 TDI (00000000000000000df777545f4000000000000000000000);
SDR 192 TDI (0000000000000000057777545f4000000000000000000000);
SDR 192 TDI (0000000000000000057777545f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777545f4000000000000000000000);
! 1907 expect 13
SDR 192 TDI (00000000000000000df777545fc000000000000000000000);
SDR 192 TDI (0000000000000000057777545fc000000000000000000000);
SDR 192 TDI (0000000000000000057777545fc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777545fc000000000000000000000);
! 1908 expect 19
SDR 192 TDI (00000000000000000df77754754000000000000000000000);
SDR 192 TDI (000000000000000005777754754000000000000000000000);
SDR 192 TDI (000000000000000005777754754000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754754000000000000000000000);
! 1909 expect 36
SDR 192 TDI (00000000000000000df7775475c000000000000000000000);
SDR 192 TDI (00000000000000000577775475c000000000000000000000);
SDR 192 TDI (00000000000000000577775475c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775475c000000000000000000000);
! 190a expect 77
SDR 192 TDI (00000000000000000df77754774000000000000000000000);
SDR 192 TDI (000000000000000005777754774000000000000000000000);
SDR 192 TDI (000000000000000005777754774000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754774000000000000000000000);
! 190b expect 0e
SDR 192 TDI (00000000000000000df7775477c000000000000000000000);
SDR 192 TDI (00000000000000000577775477c000000000000000000000);
SDR 192 TDI (00000000000000000577775477c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775477c000000000000000000000);
! 190c expect 04
SDR 192 TDI (00000000000000000df777547d4000000000000000000000);
SDR 192 TDI (0000000000000000057777547d4000000000000000000000);
SDR 192 TDI (0000000000000000057777547d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777547d4000000000000000000000);
! 190d expect 46
SDR 192 TDI (00000000000000000df777547dc000000000000000000000);
SDR 192 TDI (0000000000000000057777547dc000000000000000000000);
SDR 192 TDI (0000000000000000057777547dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777547dc000000000000000000000);
! 190e expect 82
SDR 192 TDI (00000000000000000df777547f4000000000000000000000);
SDR 192 TDI (0000000000000000057777547f4000000000000000000000);
SDR 192 TDI (0000000000000000057777547f4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777547f4000000000000000000000);
! 190f expect 16
SDR 192 TDI (00000000000000000df777547fc000000000000000000000);
SDR 192 TDI (0000000000000000057777547fc000000000000000000000);
SDR 192 TDI (0000000000000000057777547fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777547fc000000000000000000000);
! 1910 expect 44
SDR 192 TDI (00000000000000000df77754d54000000000000000000000);
SDR 192 TDI (000000000000000005777754d54000000000000000000000);
SDR 192 TDI (000000000000000005777754d54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754d54000000000000000000000);
! 1911 expect 01
SDR 192 TDI (00000000000000000df77754d5c000000000000000000000);
SDR 192 TDI (000000000000000005777754d5c000000000000000000000);
SDR 192 TDI (000000000000000005777754d5c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754d5c000000000000000000000);
! 1912 expect 19
SDR 192 TDI (00000000000000000df77754d74000000000000000000000);
SDR 192 TDI (000000000000000005777754d74000000000000000000000);
SDR 192 TDI (000000000000000005777754d74000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754d74000000000000000000000);
! 1913 expect 36
SDR 192 TDI (00000000000000000df77754d7c000000000000000000000);
SDR 192 TDI (000000000000000005777754d7c000000000000000000000);
SDR 192 TDI (000000000000000005777754d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754d7c000000000000000000000);
! 1914 expect 47
SDR 192 TDI (00000000000000000df77754dd4000000000000000000000);
SDR 192 TDI (000000000000000005777754dd4000000000000000000000);
SDR 192 TDI (000000000000000005777754dd4000000000000000000000) TDO(000000000000000000000000000000000150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754dd4000000000000000000000);
! 1915 expect 3e
SDR 192 TDI (00000000000000000df77754ddc000000000000000000000);
SDR 192 TDI (000000000000000005777754ddc000000000000000000000);
SDR 192 TDI (000000000000000005777754ddc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754ddc000000000000000000000);
! 1916 expect 07
SDR 192 TDI (00000000000000000df77754df4000000000000000000000);
SDR 192 TDI (000000000000000005777754df4000000000000000000000);
SDR 192 TDI (000000000000000005777754df4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754df4000000000000000000000);
! 1917 expect 36
SDR 192 TDI (00000000000000000df77754dfc000000000000000000000);
SDR 192 TDI (000000000000000005777754dfc000000000000000000000);
SDR 192 TDI (000000000000000005777754dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754dfc000000000000000000000);
! 1918 expect 77
SDR 192 TDI (00000000000000000df77754f54000000000000000000000);
SDR 192 TDI (000000000000000005777754f54000000000000000000000);
SDR 192 TDI (000000000000000005777754f54000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754f54000000000000000000000);
! 1919 expect c7
SDR 192 TDI (00000000000000000df77754f5c000000000000000000000);
SDR 192 TDI (000000000000000005777754f5c000000000000000000000);
SDR 192 TDI (000000000000000005777754f5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754f5c000000000000000000000);
! 191a expect a0
SDR 192 TDI (00000000000000000df77754f74000000000000000000000);
SDR 192 TDI (000000000000000005777754f74000000000000000000000);
SDR 192 TDI (000000000000000005777754f74000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754f74000000000000000000000);
! 191b expect 68
SDR 192 TDI (00000000000000000df77754f7c000000000000000000000);
SDR 192 TDI (000000000000000005777754f7c000000000000000000000);
SDR 192 TDI (000000000000000005777754f7c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754f7c000000000000000000000);
! 191c expect 6e
SDR 192 TDI (00000000000000000df77754fd4000000000000000000000);
SDR 192 TDI (000000000000000005777754fd4000000000000000000000);
SDR 192 TDI (000000000000000005777754fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754fd4000000000000000000000);
! 191d expect 19
SDR 192 TDI (00000000000000000df77754fdc000000000000000000000);
SDR 192 TDI (000000000000000005777754fdc000000000000000000000);
SDR 192 TDI (000000000000000005777754fdc000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754fdc000000000000000000000);
! 191e expect 36
SDR 192 TDI (00000000000000000df77754ff4000000000000000000000);
SDR 192 TDI (000000000000000005777754ff4000000000000000000000);
SDR 192 TDI (000000000000000005777754ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754ff4000000000000000000000);
! 191f expect 77
SDR 192 TDI (00000000000000000df77754ffc000000000000000000000);
SDR 192 TDI (000000000000000005777754ffc000000000000000000000);
SDR 192 TDI (000000000000000005777754ffc000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77754ffc000000000000000000000);
! 1920 expect c7
SDR 192 TDI (00000000000000000df7775c554000000000000000000000);
SDR 192 TDI (00000000000000000577775c554000000000000000000000);
SDR 192 TDI (00000000000000000577775c554000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c554000000000000000000000);
! 1921 expect a0
SDR 192 TDI (00000000000000000df7775c55c000000000000000000000);
SDR 192 TDI (00000000000000000577775c55c000000000000000000000);
SDR 192 TDI (00000000000000000577775c55c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c55c000000000000000000000);
! 1922 expect 48
SDR 192 TDI (00000000000000000df7775c574000000000000000000000);
SDR 192 TDI (00000000000000000577775c574000000000000000000000);
SDR 192 TDI (00000000000000000577775c574000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c574000000000000000000000);
! 1923 expect 3e
SDR 192 TDI (00000000000000000df7775c57c000000000000000000000);
SDR 192 TDI (00000000000000000577775c57c000000000000000000000);
SDR 192 TDI (00000000000000000577775c57c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c57c000000000000000000000);
! 1924 expect 19
SDR 192 TDI (00000000000000000df7775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000577775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000577775c5d4000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c5d4000000000000000000000);
! 1925 expect 36
SDR 192 TDI (00000000000000000df7775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000577775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000577775c5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c5dc000000000000000000000);
! 1926 expect 48
SDR 192 TDI (00000000000000000df7775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000577775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000577775c5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c5f4000000000000000000000);
! 1927 expect c7
SDR 192 TDI (00000000000000000df7775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000577775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000577775c5fc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c5fc000000000000000000000);
! 1928 expect a0
SDR 192 TDI (00000000000000000df7775c754000000000000000000000);
SDR 192 TDI (00000000000000000577775c754000000000000000000000);
SDR 192 TDI (00000000000000000577775c754000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c754000000000000000000000);
! 1929 expect 68
SDR 192 TDI (00000000000000000df7775c75c000000000000000000000);
SDR 192 TDI (00000000000000000577775c75c000000000000000000000);
SDR 192 TDI (00000000000000000577775c75c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c75c000000000000000000000);
! 192a expect 3d
SDR 192 TDI (00000000000000000df7775c774000000000000000000000);
SDR 192 TDI (00000000000000000577775c774000000000000000000000);
SDR 192 TDI (00000000000000000577775c774000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c774000000000000000000000);
! 192b expect 19
SDR 192 TDI (00000000000000000df7775c77c000000000000000000000);
SDR 192 TDI (00000000000000000577775c77c000000000000000000000);
SDR 192 TDI (00000000000000000577775c77c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c77c000000000000000000000);
! 192c expect 36
SDR 192 TDI (00000000000000000df7775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000577775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000577775c7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c7d4000000000000000000000);
! 192d expect 6f
SDR 192 TDI (00000000000000000df7775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000577775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000577775c7dc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c7dc000000000000000000000);
! 192e expect d7
SDR 192 TDI (00000000000000000df7775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000577775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000577775c7f4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c7f4000000000000000000000);
! 192f expect 11
SDR 192 TDI (00000000000000000df7775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000577775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000577775c7fc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775c7fc000000000000000000000);
! 1930 expect 10
SDR 192 TDI (00000000000000000df7775cd54000000000000000000000);
SDR 192 TDI (00000000000000000577775cd54000000000000000000000);
SDR 192 TDI (00000000000000000577775cd54000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cd54000000000000000000000);
! 1931 expect 50
SDR 192 TDI (00000000000000000df7775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000577775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000577775cd5c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cd5c000000000000000000000);
! 1932 expect 3d
SDR 192 TDI (00000000000000000df7775cd74000000000000000000000);
SDR 192 TDI (00000000000000000577775cd74000000000000000000000);
SDR 192 TDI (00000000000000000577775cd74000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cd74000000000000000000000);
! 1933 expect 19
SDR 192 TDI (00000000000000000df7775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000577775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000577775cd7c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cd7c000000000000000000000);
! 1934 expect 36
SDR 192 TDI (00000000000000000df7775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000577775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000577775cdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cdd4000000000000000000000);
! 1935 expect 76
SDR 192 TDI (00000000000000000df7775cddc000000000000000000000);
SDR 192 TDI (00000000000000000577775cddc000000000000000000000);
SDR 192 TDI (00000000000000000577775cddc000000000000000000000) TDO(000000000000000000000000000000001140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cddc000000000000000000000);
! 1936 expect c7
SDR 192 TDI (00000000000000000df7775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000577775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000577775cdf4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cdf4000000000000000000000);
! 1937 expect 24
SDR 192 TDI (00000000000000000df7775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000577775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000577775cdfc000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cdfc000000000000000000000);
! 1938 expect e0
SDR 192 TDI (00000000000000000df7775cf54000000000000000000000);
SDR 192 TDI (00000000000000000577775cf54000000000000000000000);
SDR 192 TDI (00000000000000000577775cf54000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cf54000000000000000000000);
! 1939 expect 48
SDR 192 TDI (00000000000000000df7775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000577775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000577775cf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cf5c000000000000000000000);
! 193a expect 3d
SDR 192 TDI (00000000000000000df7775cf74000000000000000000000);
SDR 192 TDI (00000000000000000577775cf74000000000000000000000);
SDR 192 TDI (00000000000000000577775cf74000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cf74000000000000000000000);
! 193b expect 19
SDR 192 TDI (00000000000000000df7775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000577775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000577775cf7c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cf7c000000000000000000000);
! 193c expect 07
SDR 192 TDI (00000000000000000df7775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000577775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000577775cfd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cfd4000000000000000000000);
! 193d expect a8
SDR 192 TDI (00000000000000000df7775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000577775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000577775cfdc000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cfdc000000000000000000000);
! 193e expect 04
SDR 192 TDI (00000000000000000df7775cff4000000000000000000000);
SDR 192 TDI (00000000000000000577775cff4000000000000000000000);
SDR 192 TDI (00000000000000000577775cff4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cff4000000000000000000000);
! 193f expect b0
SDR 192 TDI (00000000000000000df7775cffc000000000000000000000);
SDR 192 TDI (00000000000000000577775cffc000000000000000000000);
SDR 192 TDI (00000000000000000577775cffc000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7775cffc000000000000000000000);
! 1940 expect 46
SDR 192 TDI (00000000000000000df77774554000000000000000000000);
SDR 192 TDI (000000000000000005777774554000000000000000000000);
SDR 192 TDI (000000000000000005777774554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774554000000000000000000000);
! 1941 expect 85
SDR 192 TDI (00000000000000000df7777455c000000000000000000000);
SDR 192 TDI (00000000000000000577777455c000000000000000000000);
SDR 192 TDI (00000000000000000577777455c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777455c000000000000000000000);
! 1942 expect 07
SDR 192 TDI (00000000000000000df77774574000000000000000000000);
SDR 192 TDI (000000000000000005777774574000000000000000000000);
SDR 192 TDI (000000000000000005777774574000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774574000000000000000000000);
! 1943 expect 36
SDR 192 TDI (00000000000000000df7777457c000000000000000000000);
SDR 192 TDI (00000000000000000577777457c000000000000000000000);
SDR 192 TDI (00000000000000000577777457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777457c000000000000000000000);
! 1944 expect 48
SDR 192 TDI (00000000000000000df777745d4000000000000000000000);
SDR 192 TDI (0000000000000000057777745d4000000000000000000000);
SDR 192 TDI (0000000000000000057777745d4000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777745d4000000000000000000000);
! 1945 expect c7
SDR 192 TDI (00000000000000000df777745dc000000000000000000000);
SDR 192 TDI (0000000000000000057777745dc000000000000000000000);
SDR 192 TDI (0000000000000000057777745dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777745dc000000000000000000000);
! 1946 expect a0
SDR 192 TDI (00000000000000000df777745f4000000000000000000000);
SDR 192 TDI (0000000000000000057777745f4000000000000000000000);
SDR 192 TDI (0000000000000000057777745f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777745f4000000000000000000000);
! 1947 expect 48
SDR 192 TDI (00000000000000000df777745fc000000000000000000000);
SDR 192 TDI (0000000000000000057777745fc000000000000000000000);
SDR 192 TDI (0000000000000000057777745fc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777745fc000000000000000000000);
! 1948 expect 58
SDR 192 TDI (00000000000000000df77774754000000000000000000000);
SDR 192 TDI (000000000000000005777774754000000000000000000000);
SDR 192 TDI (000000000000000005777774754000000000000000000000) TDO(000000000000000000000000000000001400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774754000000000000000000000);
! 1949 expect 19
SDR 192 TDI (00000000000000000df7777475c000000000000000000000);
SDR 192 TDI (00000000000000000577777475c000000000000000000000);
SDR 192 TDI (00000000000000000577777475c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777475c000000000000000000000);
! 194a expect 36
SDR 192 TDI (00000000000000000df77774774000000000000000000000);
SDR 192 TDI (000000000000000005777774774000000000000000000000);
SDR 192 TDI (000000000000000005777774774000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774774000000000000000000000);
! 194b expect 47
SDR 192 TDI (00000000000000000df7777477c000000000000000000000);
SDR 192 TDI (00000000000000000577777477c000000000000000000000);
SDR 192 TDI (00000000000000000577777477c000000000000000000000) TDO(000000000000000000000000000000000150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777477c000000000000000000000);
! 194c expect d7
SDR 192 TDI (00000000000000000df777747d4000000000000000000000);
SDR 192 TDI (0000000000000000057777747d4000000000000000000000);
SDR 192 TDI (0000000000000000057777747d4000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777747d4000000000000000000000);
! 194d expect 11
SDR 192 TDI (00000000000000000df777747dc000000000000000000000);
SDR 192 TDI (0000000000000000057777747dc000000000000000000000);
SDR 192 TDI (0000000000000000057777747dc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777747dc000000000000000000000);
! 194e expect fa
SDR 192 TDI (00000000000000000df777747f4000000000000000000000);
SDR 192 TDI (0000000000000000057777747f4000000000000000000000);
SDR 192 TDI (0000000000000000057777747f4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777747f4000000000000000000000);
! 194f expect 68
SDR 192 TDI (00000000000000000df777747fc000000000000000000000);
SDR 192 TDI (0000000000000000057777747fc000000000000000000000);
SDR 192 TDI (0000000000000000057777747fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777747fc000000000000000000000);
! 1950 expect b9
SDR 192 TDI (00000000000000000df77774d54000000000000000000000);
SDR 192 TDI (000000000000000005777774d54000000000000000000000);
SDR 192 TDI (000000000000000005777774d54000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774d54000000000000000000000);
! 1951 expect 19
SDR 192 TDI (00000000000000000df77774d5c000000000000000000000);
SDR 192 TDI (000000000000000005777774d5c000000000000000000000);
SDR 192 TDI (000000000000000005777774d5c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774d5c000000000000000000000);
! 1952 expect 46
SDR 192 TDI (00000000000000000df77774d74000000000000000000000);
SDR 192 TDI (000000000000000005777774d74000000000000000000000);
SDR 192 TDI (000000000000000005777774d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774d74000000000000000000000);
! 1953 expect 8c
SDR 192 TDI (00000000000000000df77774d7c000000000000000000000);
SDR 192 TDI (000000000000000005777774d7c000000000000000000000);
SDR 192 TDI (000000000000000005777774d7c000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774d7c000000000000000000000);
! 1954 expect 19
SDR 192 TDI (00000000000000000df77774dd4000000000000000000000);
SDR 192 TDI (000000000000000005777774dd4000000000000000000000);
SDR 192 TDI (000000000000000005777774dd4000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774dd4000000000000000000000);
! 1955 expect 44
SDR 192 TDI (00000000000000000df77774ddc000000000000000000000);
SDR 192 TDI (000000000000000005777774ddc000000000000000000000);
SDR 192 TDI (000000000000000005777774ddc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774ddc000000000000000000000);
! 1956 expect 1e
SDR 192 TDI (00000000000000000df77774df4000000000000000000000);
SDR 192 TDI (000000000000000005777774df4000000000000000000000);
SDR 192 TDI (000000000000000005777774df4000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774df4000000000000000000000);
! 1957 expect 19
SDR 192 TDI (00000000000000000df77774dfc000000000000000000000);
SDR 192 TDI (000000000000000005777774dfc000000000000000000000);
SDR 192 TDI (000000000000000005777774dfc000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774dfc000000000000000000000);
! 1958 expect 36
SDR 192 TDI (00000000000000000df77774f54000000000000000000000);
SDR 192 TDI (000000000000000005777774f54000000000000000000000);
SDR 192 TDI (000000000000000005777774f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774f54000000000000000000000);
! 1959 expect 6f
SDR 192 TDI (00000000000000000df77774f5c000000000000000000000);
SDR 192 TDI (000000000000000005777774f5c000000000000000000000);
SDR 192 TDI (000000000000000005777774f5c000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774f5c000000000000000000000);
! 195a expect d7
SDR 192 TDI (00000000000000000df77774f74000000000000000000000);
SDR 192 TDI (000000000000000005777774f74000000000000000000000);
SDR 192 TDI (000000000000000005777774f74000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774f74000000000000000000000);
! 195b expect 11
SDR 192 TDI (00000000000000000df77774f7c000000000000000000000);
SDR 192 TDI (000000000000000005777774f7c000000000000000000000);
SDR 192 TDI (000000000000000005777774f7c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774f7c000000000000000000000);
! 195c expect fa
SDR 192 TDI (00000000000000000df77774fd4000000000000000000000);
SDR 192 TDI (000000000000000005777774fd4000000000000000000000);
SDR 192 TDI (000000000000000005777774fd4000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774fd4000000000000000000000);
! 195d expect 48
SDR 192 TDI (00000000000000000df77774fdc000000000000000000000);
SDR 192 TDI (000000000000000005777774fdc000000000000000000000);
SDR 192 TDI (000000000000000005777774fdc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774fdc000000000000000000000);
! 195e expect 65
SDR 192 TDI (00000000000000000df77774ff4000000000000000000000);
SDR 192 TDI (000000000000000005777774ff4000000000000000000000);
SDR 192 TDI (000000000000000005777774ff4000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774ff4000000000000000000000);
! 195f expect 19
SDR 192 TDI (00000000000000000df77774ffc000000000000000000000);
SDR 192 TDI (000000000000000005777774ffc000000000000000000000);
SDR 192 TDI (000000000000000005777774ffc000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df77774ffc000000000000000000000);
! 1960 expect 06
SDR 192 TDI (00000000000000000df7777c554000000000000000000000);
SDR 192 TDI (00000000000000000577777c554000000000000000000000);
SDR 192 TDI (00000000000000000577777c554000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c554000000000000000000000);
! 1961 expect ae
SDR 192 TDI (00000000000000000df7777c55c000000000000000000000);
SDR 192 TDI (00000000000000000577777c55c000000000000000000000);
SDR 192 TDI (00000000000000000577777c55c000000000000000000000) TDO(000000000000000000000000000000000540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c55c000000000000000000000);
! 1962 expect 46
SDR 192 TDI (00000000000000000df7777c574000000000000000000000);
SDR 192 TDI (00000000000000000577777c574000000000000000000000);
SDR 192 TDI (00000000000000000577777c574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c574000000000000000000000);
! 1963 expect 85
SDR 192 TDI (00000000000000000df7777c57c000000000000000000000);
SDR 192 TDI (00000000000000000577777c57c000000000000000000000);
SDR 192 TDI (00000000000000000577777c57c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c57c000000000000000000000);
! 1964 expect 07
SDR 192 TDI (00000000000000000df7777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000577777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000577777c5d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c5d4000000000000000000000);
! 1965 expect 36
SDR 192 TDI (00000000000000000df7777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000577777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000577777c5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c5dc000000000000000000000);
! 1966 expect 47
SDR 192 TDI (00000000000000000df7777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000577777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000577777c5f4000000000000000000000) TDO(000000000000000000000000000000000150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c5f4000000000000000000000);
! 1967 expect d7
SDR 192 TDI (00000000000000000df7777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000577777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000577777c5fc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c5fc000000000000000000000);
! 1968 expect 11
SDR 192 TDI (00000000000000000df7777c754000000000000000000000);
SDR 192 TDI (00000000000000000577777c754000000000000000000000);
SDR 192 TDI (00000000000000000577777c754000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c754000000000000000000000);
! 1969 expect fa
SDR 192 TDI (00000000000000000df7777c75c000000000000000000000);
SDR 192 TDI (00000000000000000577777c75c000000000000000000000);
SDR 192 TDI (00000000000000000577777c75c000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c75c000000000000000000000);
! 196a expect 2b
SDR 192 TDI (00000000000000000df7777c774000000000000000000000);
SDR 192 TDI (00000000000000000577777c774000000000000000000000);
SDR 192 TDI (00000000000000000577777c774000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c774000000000000000000000);
! 196b expect 44
SDR 192 TDI (00000000000000000df7777c77c000000000000000000000);
SDR 192 TDI (00000000000000000577777c77c000000000000000000000);
SDR 192 TDI (00000000000000000577777c77c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c77c000000000000000000000);
! 196c expect 52
SDR 192 TDI (00000000000000000df7777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000577777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000577777c7d4000000000000000000000) TDO(000000000000000000000000000000001040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c7d4000000000000000000000);
! 196d expect 19
SDR 192 TDI (00000000000000000df7777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000577777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000577777c7dc000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c7dc000000000000000000000);
! 196e expect 36
SDR 192 TDI (00000000000000000df7777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000577777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000577777c7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c7f4000000000000000000000);
! 196f expect 6f
SDR 192 TDI (00000000000000000df7777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000577777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000577777c7fc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777c7fc000000000000000000000);
! 1970 expect d7
SDR 192 TDI (00000000000000000df7777cd54000000000000000000000);
SDR 192 TDI (00000000000000000577777cd54000000000000000000000);
SDR 192 TDI (00000000000000000577777cd54000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cd54000000000000000000000);
! 1971 expect 11
SDR 192 TDI (00000000000000000df7777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000577777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000577777cd5c000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cd5c000000000000000000000);
! 1972 expect fa
SDR 192 TDI (00000000000000000df7777cd74000000000000000000000);
SDR 192 TDI (00000000000000000577777cd74000000000000000000000);
SDR 192 TDI (00000000000000000577777cd74000000000000000000000) TDO(0000000000000000000000000000000014400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cd74000000000000000000000);
! 1973 expect 36
SDR 192 TDI (00000000000000000df7777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000577777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000577777cd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cd7c000000000000000000000);
! 1974 expect 76
SDR 192 TDI (00000000000000000df7777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000577777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000577777cdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cdd4000000000000000000000);
! 1975 expect c7
SDR 192 TDI (00000000000000000df7777cddc000000000000000000000);
SDR 192 TDI (00000000000000000577777cddc000000000000000000000);
SDR 192 TDI (00000000000000000577777cddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cddc000000000000000000000);
! 1976 expect a0
SDR 192 TDI (00000000000000000df7777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000577777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000577777cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cdf4000000000000000000000);
! 1977 expect 48
SDR 192 TDI (00000000000000000df7777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000577777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000577777cdfc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cdfc000000000000000000000);
! 1978 expect 43
SDR 192 TDI (00000000000000000df7777cf54000000000000000000000);
SDR 192 TDI (00000000000000000577777cf54000000000000000000000);
SDR 192 TDI (00000000000000000577777cf54000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cf54000000000000000000000);
! 1979 expect 19
SDR 192 TDI (00000000000000000df7777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000577777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000577777cf5c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cf5c000000000000000000000);
! 197a expect 31
SDR 192 TDI (00000000000000000df7777cf74000000000000000000000);
SDR 192 TDI (00000000000000000577777cf74000000000000000000000);
SDR 192 TDI (00000000000000000577777cf74000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cf74000000000000000000000);
! 197b expect c7
SDR 192 TDI (00000000000000000df7777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000577777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000577777cf7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cf7c000000000000000000000);
! 197c expect a0
SDR 192 TDI (00000000000000000df7777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000577777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000577777cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cfd4000000000000000000000);
! 197d expect 48
SDR 192 TDI (00000000000000000df7777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000577777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000577777cfdc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cfdc000000000000000000000);
! 197e expect 43
SDR 192 TDI (00000000000000000df7777cff4000000000000000000000);
SDR 192 TDI (00000000000000000577777cff4000000000000000000000);
SDR 192 TDI (00000000000000000577777cff4000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cff4000000000000000000000);
! 197f expect 19
SDR 192 TDI (00000000000000000df7777cffc000000000000000000000);
SDR 192 TDI (00000000000000000577777cffc000000000000000000000);
SDR 192 TDI (00000000000000000577777cffc000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df7777cffc000000000000000000000);
! 1980 expect 31
SDR 192 TDI (00000000000000000df777d4554000000000000000000000);
SDR 192 TDI (0000000000000000057777d4554000000000000000000000);
SDR 192 TDI (0000000000000000057777d4554000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4554000000000000000000000);
! 1981 expect c7
SDR 192 TDI (00000000000000000df777d455c000000000000000000000);
SDR 192 TDI (0000000000000000057777d455c000000000000000000000);
SDR 192 TDI (0000000000000000057777d455c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d455c000000000000000000000);
! 1982 expect a0
SDR 192 TDI (00000000000000000df777d4574000000000000000000000);
SDR 192 TDI (0000000000000000057777d4574000000000000000000000);
SDR 192 TDI (0000000000000000057777d4574000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4574000000000000000000000);
! 1983 expect 48
SDR 192 TDI (00000000000000000df777d457c000000000000000000000);
SDR 192 TDI (0000000000000000057777d457c000000000000000000000);
SDR 192 TDI (0000000000000000057777d457c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d457c000000000000000000000);
! 1984 expect 43
SDR 192 TDI (00000000000000000df777d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057777d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057777d45d4000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d45d4000000000000000000000);
! 1985 expect 19
SDR 192 TDI (00000000000000000df777d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057777d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057777d45dc000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d45dc000000000000000000000);
! 1986 expect 36
SDR 192 TDI (00000000000000000df777d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057777d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057777d45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d45f4000000000000000000000);
! 1987 expect 6f
SDR 192 TDI (00000000000000000df777d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057777d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057777d45fc000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d45fc000000000000000000000);
! 1988 expect f8
SDR 192 TDI (00000000000000000df777d4754000000000000000000000);
SDR 192 TDI (0000000000000000057777d4754000000000000000000000);
SDR 192 TDI (0000000000000000057777d4754000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4754000000000000000000000);
! 1989 expect 44
SDR 192 TDI (00000000000000000df777d475c000000000000000000000);
SDR 192 TDI (0000000000000000057777d475c000000000000000000000);
SDR 192 TDI (0000000000000000057777d475c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d475c000000000000000000000);
! 198a expect 43
SDR 192 TDI (00000000000000000df777d4774000000000000000000000);
SDR 192 TDI (0000000000000000057777d4774000000000000000000000);
SDR 192 TDI (0000000000000000057777d4774000000000000000000000) TDO(000000000000000000000000000000000050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4774000000000000000000000);
! 198b expect 19
SDR 192 TDI (00000000000000000df777d477c000000000000000000000);
SDR 192 TDI (0000000000000000057777d477c000000000000000000000);
SDR 192 TDI (0000000000000000057777d477c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d477c000000000000000000000);
! 198c expect 36
SDR 192 TDI (00000000000000000df777d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057777d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057777d47d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d47d4000000000000000000000);
! 198d expect 77
SDR 192 TDI (00000000000000000df777d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057777d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057777d47dc000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d47dc000000000000000000000);
! 198e expect 3e
SDR 192 TDI (00000000000000000df777d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057777d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057777d47f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d47f4000000000000000000000);
! 198f expect 00
SDR 192 TDI (00000000000000000df777d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057777d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057777d47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d47fc000000000000000000000);
! 1990 expect 36
SDR 192 TDI (00000000000000000df777d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057777d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057777d4d54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4d54000000000000000000000);
! 1991 expect 74
SDR 192 TDI (00000000000000000df777d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057777d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057777d4d5c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4d5c000000000000000000000);
! 1992 expect dd
SDR 192 TDI (00000000000000000df777d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057777d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057777d4d74000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4d74000000000000000000000);
! 1993 expect 26
SDR 192 TDI (00000000000000000df777d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057777d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057777d4d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4d7c000000000000000000000);
! 1994 expect 70
SDR 192 TDI (00000000000000000df777d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057777d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057777d4dd4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4dd4000000000000000000000);
! 1995 expect 0e
SDR 192 TDI (00000000000000000df777d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057777d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057777d4ddc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4ddc000000000000000000000);
! 1996 expect 04
SDR 192 TDI (00000000000000000df777d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057777d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057777d4df4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4df4000000000000000000000);
! 1997 expect 46
SDR 192 TDI (00000000000000000df777d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057777d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057777d4dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4dfc000000000000000000000);
! 1998 expect 04
SDR 192 TDI (00000000000000000df777d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057777d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057777d4f54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4f54000000000000000000000);
! 1999 expect 15
SDR 192 TDI (00000000000000000df777d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057777d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057777d4f5c000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4f5c000000000000000000000);
! 199a expect 36
SDR 192 TDI (00000000000000000df777d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057777d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057777d4f74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4f74000000000000000000000);
! 199b expect 74
SDR 192 TDI (00000000000000000df777d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057777d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057777d4f7c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4f7c000000000000000000000);
! 199c expect 0e
SDR 192 TDI (00000000000000000df777d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057777d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057777d4fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4fd4000000000000000000000);
! 199d expect 04
SDR 192 TDI (00000000000000000df777d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057777d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057777d4fdc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4fdc000000000000000000000);
! 199e expect 46
SDR 192 TDI (00000000000000000df777d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057777d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057777d4ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4ff4000000000000000000000);
! 199f expect 78
SDR 192 TDI (00000000000000000df777d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057777d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057777d4ffc000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777d4ffc000000000000000000000);
! 19a0 expect 16
SDR 192 TDI (00000000000000000df777dc554000000000000000000000);
SDR 192 TDI (0000000000000000057777dc554000000000000000000000);
SDR 192 TDI (0000000000000000057777dc554000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc554000000000000000000000);
! 19a1 expect 36
SDR 192 TDI (00000000000000000df777dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057777dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057777dc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc55c000000000000000000000);
! 19a2 expect 74
SDR 192 TDI (00000000000000000df777dc574000000000000000000000);
SDR 192 TDI (0000000000000000057777dc574000000000000000000000);
SDR 192 TDI (0000000000000000057777dc574000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc574000000000000000000000);
! 19a3 expect 0e
SDR 192 TDI (00000000000000000df777dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057777dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057777dc57c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc57c000000000000000000000);
! 19a4 expect 04
SDR 192 TDI (00000000000000000df777dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057777dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057777dc5d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc5d4000000000000000000000);
! 19a5 expect 46
SDR 192 TDI (00000000000000000df777dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057777dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057777dc5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc5dc000000000000000000000);
! 19a6 expect 78
SDR 192 TDI (00000000000000000df777dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057777dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057777dc5f4000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc5f4000000000000000000000);
! 19a7 expect 16
SDR 192 TDI (00000000000000000df777dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057777dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057777dc5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc5fc000000000000000000000);
! 19a8 expect 36
SDR 192 TDI (00000000000000000df777dc754000000000000000000000);
SDR 192 TDI (0000000000000000057777dc754000000000000000000000);
SDR 192 TDI (0000000000000000057777dc754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc754000000000000000000000);
! 19a9 expect 70
SDR 192 TDI (00000000000000000df777dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057777dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057777dc75c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc75c000000000000000000000);
! 19aa expect 26
SDR 192 TDI (00000000000000000df777dc774000000000000000000000);
SDR 192 TDI (0000000000000000057777dc774000000000000000000000);
SDR 192 TDI (0000000000000000057777dc774000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc774000000000000000000000);
! 19ab expect 74
SDR 192 TDI (00000000000000000df777dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057777dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057777dc77c000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc77c000000000000000000000);
! 19ac expect 0e
SDR 192 TDI (00000000000000000df777dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057777dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057777dc7d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc7d4000000000000000000000);
! 19ad expect 04
SDR 192 TDI (00000000000000000df777dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057777dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057777dc7dc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc7dc000000000000000000000);
! 19ae expect 46
SDR 192 TDI (00000000000000000df777dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057777dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057777dc7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc7f4000000000000000000000);
! 19af expect 50
SDR 192 TDI (00000000000000000df777dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057777dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057777dc7fc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dc7fc000000000000000000000);
! 19b0 expect 16
SDR 192 TDI (00000000000000000df777dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057777dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057777dcd54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcd54000000000000000000000);
! 19b1 expect 36
SDR 192 TDI (00000000000000000df777dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057777dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057777dcd5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcd5c000000000000000000000);
! 19b2 expect 74
SDR 192 TDI (00000000000000000df777dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057777dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057777dcd74000000000000000000000) TDO(000000000000000000000000000000001100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcd74000000000000000000000);
! 19b3 expect 0e
SDR 192 TDI (00000000000000000df777dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057777dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057777dcd7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcd7c000000000000000000000);
! 19b4 expect 04
SDR 192 TDI (00000000000000000df777dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057777dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057777dcdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcdd4000000000000000000000);
! 19b5 expect 46
SDR 192 TDI (00000000000000000df777dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057777dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057777dcddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcddc000000000000000000000);
! 19b6 expect 78
SDR 192 TDI (00000000000000000df777dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057777dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057777dcdf4000000000000000000000) TDO(000000000000000000000000000000001400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcdf4000000000000000000000);
! 19b7 expect 16
SDR 192 TDI (00000000000000000df777dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057777dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057777dcdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcdfc000000000000000000000);
! 19b8 expect 07
SDR 192 TDI (00000000000000000df777dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057777dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057777dcf54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcf54000000000000000000000);
! 19b9 expect 36
SDR 192 TDI (00000000000000000df777dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057777dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057777dcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcf5c000000000000000000000);
! 19ba expect 6f
SDR 192 TDI (00000000000000000df777dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057777dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057777dcf74000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcf74000000000000000000000);
! 19bb expect c7
SDR 192 TDI (00000000000000000df777dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057777dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057777dcf7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcf7c000000000000000000000);
! 19bc expect a0
SDR 192 TDI (00000000000000000df777dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057777dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057777dcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcfd4000000000000000000000);
! 19bd expect 2b
SDR 192 TDI (00000000000000000df777dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057777dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057777dcfdc000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcfdc000000000000000000000);
! 19be expect 06
SDR 192 TDI (00000000000000000df777dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057777dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057777dcff4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcff4000000000000000000000);
! 19bf expect c5
SDR 192 TDI (00000000000000000df777dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057777dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057777dcffc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777dcffc000000000000000000000);
! 19c0 expect 46
SDR 192 TDI (00000000000000000df777f4554000000000000000000000);
SDR 192 TDI (0000000000000000057777f4554000000000000000000000);
SDR 192 TDI (0000000000000000057777f4554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4554000000000000000000000);
! 19c1 expect 85
SDR 192 TDI (00000000000000000df777f455c000000000000000000000);
SDR 192 TDI (0000000000000000057777f455c000000000000000000000);
SDR 192 TDI (0000000000000000057777f455c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f455c000000000000000000000);
! 19c2 expect 07
SDR 192 TDI (00000000000000000df777f4574000000000000000000000);
SDR 192 TDI (0000000000000000057777f4574000000000000000000000);
SDR 192 TDI (0000000000000000057777f4574000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4574000000000000000000000);
! 19c3 expect c7
SDR 192 TDI (00000000000000000df777f457c000000000000000000000);
SDR 192 TDI (0000000000000000057777f457c000000000000000000000);
SDR 192 TDI (0000000000000000057777f457c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f457c000000000000000000000);
! 19c4 expect a0
SDR 192 TDI (00000000000000000df777f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057777f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057777f45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f45d4000000000000000000000);
! 19c5 expect 70
SDR 192 TDI (00000000000000000df777f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057777f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057777f45dc000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f45dc000000000000000000000);
! 19c6 expect cd
SDR 192 TDI (00000000000000000df777f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057777f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057777f45f4000000000000000000000) TDO(0000000000000000000000000000000005100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f45f4000000000000000000000);
! 19c7 expect 19
SDR 192 TDI (00000000000000000df777f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057777f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057777f45fc000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f45fc000000000000000000000);
! 19c8 expect 06
SDR 192 TDI (00000000000000000df777f4754000000000000000000000);
SDR 192 TDI (0000000000000000057777f4754000000000000000000000);
SDR 192 TDI (0000000000000000057777f4754000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4754000000000000000000000);
! 19c9 expect ab
SDR 192 TDI (00000000000000000df777f475c000000000000000000000);
SDR 192 TDI (0000000000000000057777f475c000000000000000000000);
SDR 192 TDI (0000000000000000057777f475c000000000000000000000) TDO(000000000000000000000000000000000450000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f475c000000000000000000000);
! 19ca expect 44
SDR 192 TDI (00000000000000000df777f4774000000000000000000000);
SDR 192 TDI (0000000000000000057777f4774000000000000000000000);
SDR 192 TDI (0000000000000000057777f4774000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4774000000000000000000000);
! 19cb expect d4
SDR 192 TDI (00000000000000000df777f477c000000000000000000000);
SDR 192 TDI (0000000000000000057777f477c000000000000000000000);
SDR 192 TDI (0000000000000000057777f477c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f477c000000000000000000000);
! 19cc expect 19
SDR 192 TDI (00000000000000000df777f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057777f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057777f47d4000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f47d4000000000000000000000);
! 19cd expect 2c
SDR 192 TDI (00000000000000000df777f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057777f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057777f47dc000000000000000000000) TDO(000000000000000000000000000000000500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f47dc000000000000000000000);
! 19ce expect ff
SDR 192 TDI (00000000000000000df777f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057777f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057777f47f4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f47f4000000000000000000000);
! 19cf expect 04
SDR 192 TDI (00000000000000000df777f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057777f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057777f47fc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f47fc000000000000000000000);
! 19d0 expect 01
SDR 192 TDI (00000000000000000df777f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057777f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057777f4d54000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4d54000000000000000000000);
! 19d1 expect f8
SDR 192 TDI (00000000000000000df777f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057777f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057777f4d5c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4d5c000000000000000000000);
! 19d2 expect 06
SDR 192 TDI (00000000000000000df777f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057777f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057777f4d74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4d74000000000000000000000);
! 19d3 expect ad
SDR 192 TDI (00000000000000000df777f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057777f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057777f4d7c000000000000000000000) TDO(000000000000000000000000000000000510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4d7c000000000000000000000);
! 19d4 expect 46
SDR 192 TDI (00000000000000000df777f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057777f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057777f4dd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4dd4000000000000000000000);
! 19d5 expect 85
SDR 192 TDI (00000000000000000df777f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057777f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057777f4ddc000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4ddc000000000000000000000);
! 19d6 expect 07
SDR 192 TDI (00000000000000000df777f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057777f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057777f4df4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4df4000000000000000000000);
! 19d7 expect 0e
SDR 192 TDI (00000000000000000df777f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057777f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057777f4dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4dfc000000000000000000000);
! 19d8 expect 00
SDR 192 TDI (00000000000000000df777f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057777f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057777f4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4f54000000000000000000000);
! 19d9 expect c7
SDR 192 TDI (00000000000000000df777f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057777f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057777f4f5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4f5c000000000000000000000);
! 19da expect 14
SDR 192 TDI (00000000000000000df777f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057777f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057777f4f74000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4f74000000000000000000000);
! 19db expect 0a
SDR 192 TDI (00000000000000000df777f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057777f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057777f4f7c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4f7c000000000000000000000);
! 19dc expect 70
SDR 192 TDI (00000000000000000df777f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057777f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057777f4fd4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4fd4000000000000000000000);
! 19dd expect e4
SDR 192 TDI (00000000000000000df777f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057777f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057777f4fdc000000000000000000000) TDO(0000000000000000000000000000000001000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4fdc000000000000000000000);
! 19de expect 19
SDR 192 TDI (00000000000000000df777f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057777f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057777f4ff4000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4ff4000000000000000000000);
! 19df expect f8
SDR 192 TDI (00000000000000000df777f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057777f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057777f4ffc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777f4ffc000000000000000000000);
! 19e0 expect 08
SDR 192 TDI (00000000000000000df777fc554000000000000000000000);
SDR 192 TDI (0000000000000000057777fc554000000000000000000000);
SDR 192 TDI (0000000000000000057777fc554000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc554000000000000000000000);
! 19e1 expect 44
SDR 192 TDI (00000000000000000df777fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057777fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057777fc55c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc55c000000000000000000000);
! 19e2 expect da
SDR 192 TDI (00000000000000000df777fc574000000000000000000000);
SDR 192 TDI (0000000000000000057777fc574000000000000000000000);
SDR 192 TDI (0000000000000000057777fc574000000000000000000000) TDO(0000000000000000000000000000000014400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc574000000000000000000000);
! 19e3 expect 19
SDR 192 TDI (00000000000000000df777fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057777fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057777fc57c000000000000000000000) TDO(000000000000000000000000000000001410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc57c000000000000000000000);
! 19e4 expect 06
SDR 192 TDI (00000000000000000df777fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057777fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057777fc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc5d4000000000000000000000);
! 19e5 expect b0
SDR 192 TDI (00000000000000000df777fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057777fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057777fc5dc000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc5dc000000000000000000000);
! 19e6 expect 81
SDR 192 TDI (00000000000000000df777fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057777fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057777fc5f4000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc5f4000000000000000000000);
! 19e7 expect 46
SDR 192 TDI (00000000000000000df777fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057777fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057777fc5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc5fc000000000000000000000);
! 19e8 expect 85
SDR 192 TDI (00000000000000000df777fc754000000000000000000000);
SDR 192 TDI (0000000000000000057777fc754000000000000000000000);
SDR 192 TDI (0000000000000000057777fc754000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc754000000000000000000000);
! 19e9 expect 07
SDR 192 TDI (00000000000000000df777fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057777fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057777fc75c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc75c000000000000000000000);
! 19ea expect c7
SDR 192 TDI (00000000000000000df777fc774000000000000000000000);
SDR 192 TDI (0000000000000000057777fc774000000000000000000000);
SDR 192 TDI (0000000000000000057777fc774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc774000000000000000000000);
! 19eb expect 04
SDR 192 TDI (00000000000000000df777fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057777fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057777fc77c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc77c000000000000000000000);
! 19ec expect b0
SDR 192 TDI (00000000000000000df777fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057777fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057777fc7d4000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc7d4000000000000000000000);
! 19ed expect 46
SDR 192 TDI (00000000000000000df777fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057777fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057777fc7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc7dc000000000000000000000);
! 19ee expect 85
SDR 192 TDI (00000000000000000df777fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057777fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057777fc7f4000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc7f4000000000000000000000);
! 19ef expect 07
SDR 192 TDI (00000000000000000df777fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057777fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057777fc7fc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fc7fc000000000000000000000);
! 19f0 expect 07
SDR 192 TDI (00000000000000000df777fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057777fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057777fcd54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcd54000000000000000000000);
! 19f1 expect 36
SDR 192 TDI (00000000000000000df777fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057777fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057777fcd5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcd5c000000000000000000000);
! 19f2 expect 53
SDR 192 TDI (00000000000000000df777fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057777fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057777fcd74000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcd74000000000000000000000);
! 19f3 expect 3e
SDR 192 TDI (00000000000000000df777fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057777fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057777fcd7c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcd7c000000000000000000000);
! 19f4 expect 00
SDR 192 TDI (00000000000000000df777fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057777fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057777fcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcdd4000000000000000000000);
! 19f5 expect 36
SDR 192 TDI (00000000000000000df777fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057777fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057777fcddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcddc000000000000000000000);
! 19f6 expect 5b
SDR 192 TDI (00000000000000000df777fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057777fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057777fcdf4000000000000000000000) TDO(000000000000000000000000000000001450000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcdf4000000000000000000000);
! 19f7 expect 3e
SDR 192 TDI (00000000000000000df777fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057777fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057777fcdfc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcdfc000000000000000000000);
! 19f8 expect 00
SDR 192 TDI (00000000000000000df777fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057777fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057777fcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcf54000000000000000000000);
! 19f9 expect 07
SDR 192 TDI (00000000000000000df777fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057777fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057777fcf5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcf5c000000000000000000000);
! 19fa expect 36
SDR 192 TDI (00000000000000000df777fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057777fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057777fcf74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcf74000000000000000000000);
! 19fb expect 64
SDR 192 TDI (00000000000000000df777fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057777fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057777fcf7c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcf7c000000000000000000000);
! 19fc expect 2e
SDR 192 TDI (00000000000000000df777fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057777fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057777fcfd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcfd4000000000000000000000);
! 19fd expect 21
SDR 192 TDI (00000000000000000df777fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057777fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057777fcfdc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcfdc000000000000000000000);
! 19fe expect 3e
SDR 192 TDI (00000000000000000df777fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057777fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057777fcff4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcff4000000000000000000000);
! 19ff expect 00
SDR 192 TDI (00000000000000000df777fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057777fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057777fcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000df777fcffc000000000000000000000);
! 1a00 expect 36
SDR 192 TDI (00000000000000000dfd7754554000000000000000000000);
SDR 192 TDI (0000000000000000057d7754554000000000000000000000);
SDR 192 TDI (0000000000000000057d7754554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754554000000000000000000000);
! 1a01 expect 82
SDR 192 TDI (00000000000000000dfd775455c000000000000000000000);
SDR 192 TDI (0000000000000000057d775455c000000000000000000000);
SDR 192 TDI (0000000000000000057d775455c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775455c000000000000000000000);
! 1a02 expect cf
SDR 192 TDI (00000000000000000dfd7754574000000000000000000000);
SDR 192 TDI (0000000000000000057d7754574000000000000000000000);
SDR 192 TDI (0000000000000000057d7754574000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754574000000000000000000000);
! 1a03 expect 08
SDR 192 TDI (00000000000000000dfd775457c000000000000000000000);
SDR 192 TDI (0000000000000000057d775457c000000000000000000000);
SDR 192 TDI (0000000000000000057d775457c000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775457c000000000000000000000);
! 1a04 expect 36
SDR 192 TDI (00000000000000000dfd77545d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77545d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77545d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77545d4000000000000000000000);
! 1a05 expect 81
SDR 192 TDI (00000000000000000dfd77545dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77545dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77545dc000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77545dc000000000000000000000);
! 1a06 expect f9
SDR 192 TDI (00000000000000000dfd77545f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77545f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77545f4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77545f4000000000000000000000);
! 1a07 expect 36
SDR 192 TDI (00000000000000000dfd77545fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77545fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77545fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77545fc000000000000000000000);
! 1a08 expect 81
SDR 192 TDI (00000000000000000dfd7754754000000000000000000000);
SDR 192 TDI (0000000000000000057d7754754000000000000000000000);
SDR 192 TDI (0000000000000000057d7754754000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754754000000000000000000000);
! 1a09 expect 46
SDR 192 TDI (00000000000000000dfd775475c000000000000000000000);
SDR 192 TDI (0000000000000000057d775475c000000000000000000000);
SDR 192 TDI (0000000000000000057d775475c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775475c000000000000000000000);
! 1a0a expect a3
SDR 192 TDI (00000000000000000dfd7754774000000000000000000000);
SDR 192 TDI (0000000000000000057d7754774000000000000000000000);
SDR 192 TDI (0000000000000000057d7754774000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754774000000000000000000000);
! 1a0b expect 06
SDR 192 TDI (00000000000000000dfd775477c000000000000000000000);
SDR 192 TDI (0000000000000000057d775477c000000000000000000000);
SDR 192 TDI (0000000000000000057d775477c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775477c000000000000000000000);
! 1a0c expect 68
SDR 192 TDI (00000000000000000dfd77547d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77547d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77547d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77547d4000000000000000000000);
! 1a0d expect 14
SDR 192 TDI (00000000000000000dfd77547dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77547dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77547dc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77547dc000000000000000000000);
! 1a0e expect 1a
SDR 192 TDI (00000000000000000dfd77547f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77547f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77547f4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77547f4000000000000000000000);
! 1a0f expect 36
SDR 192 TDI (00000000000000000dfd77547fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77547fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77547fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77547fc000000000000000000000);
! 1a10 expect 64
SDR 192 TDI (00000000000000000dfd7754d54000000000000000000000);
SDR 192 TDI (0000000000000000057d7754d54000000000000000000000);
SDR 192 TDI (0000000000000000057d7754d54000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754d54000000000000000000000);
! 1a11 expect 46
SDR 192 TDI (00000000000000000dfd7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7754d5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754d5c000000000000000000000);
! 1a12 expect cf
SDR 192 TDI (00000000000000000dfd7754d74000000000000000000000);
SDR 192 TDI (0000000000000000057d7754d74000000000000000000000);
SDR 192 TDI (0000000000000000057d7754d74000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754d74000000000000000000000);
! 1a13 expect 06
SDR 192 TDI (00000000000000000dfd7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7754d7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754d7c000000000000000000000);
! 1a14 expect 36
SDR 192 TDI (00000000000000000dfd7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7754dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754dd4000000000000000000000);
! 1a15 expect 81
SDR 192 TDI (00000000000000000dfd7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d7754ddc000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754ddc000000000000000000000);
! 1a16 expect 46
SDR 192 TDI (00000000000000000dfd7754df4000000000000000000000);
SDR 192 TDI (0000000000000000057d7754df4000000000000000000000);
SDR 192 TDI (0000000000000000057d7754df4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754df4000000000000000000000);
! 1a17 expect 06
SDR 192 TDI (00000000000000000dfd7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d7754dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754dfc000000000000000000000);
! 1a18 expect 07
SDR 192 TDI (00000000000000000dfd7754f54000000000000000000000);
SDR 192 TDI (0000000000000000057d7754f54000000000000000000000);
SDR 192 TDI (0000000000000000057d7754f54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754f54000000000000000000000);
! 1a19 expect 48
SDR 192 TDI (00000000000000000dfd7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7754f5c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754f5c000000000000000000000);
! 1a1a expect 07
SDR 192 TDI (00000000000000000dfd7754f74000000000000000000000);
SDR 192 TDI (0000000000000000057d7754f74000000000000000000000);
SDR 192 TDI (0000000000000000057d7754f74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754f74000000000000000000000);
! 1a1b expect 1a
SDR 192 TDI (00000000000000000dfd7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7754f7c000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754f7c000000000000000000000);
! 1a1c expect 36
SDR 192 TDI (00000000000000000dfd7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7754fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754fd4000000000000000000000);
! 1a1d expect 64
SDR 192 TDI (00000000000000000dfd7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d7754fdc000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754fdc000000000000000000000);
! 1a1e expect c7
SDR 192 TDI (00000000000000000dfd7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d7754ff4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754ff4000000000000000000000);
! 1a1f expect 3c
SDR 192 TDI (00000000000000000dfd7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d7754ffc000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7754ffc000000000000000000000);
! 1a20 expect 01
SDR 192 TDI (00000000000000000dfd775c554000000000000000000000);
SDR 192 TDI (0000000000000000057d775c554000000000000000000000);
SDR 192 TDI (0000000000000000057d775c554000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c554000000000000000000000);
! 1a21 expect 48
SDR 192 TDI (00000000000000000dfd775c55c000000000000000000000);
SDR 192 TDI (0000000000000000057d775c55c000000000000000000000);
SDR 192 TDI (0000000000000000057d775c55c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c55c000000000000000000000);
! 1a22 expect 28
SDR 192 TDI (00000000000000000dfd775c574000000000000000000000);
SDR 192 TDI (0000000000000000057d775c574000000000000000000000);
SDR 192 TDI (0000000000000000057d775c574000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c574000000000000000000000);
! 1a23 expect 1a
SDR 192 TDI (00000000000000000dfd775c57c000000000000000000000);
SDR 192 TDI (0000000000000000057d775c57c000000000000000000000);
SDR 192 TDI (0000000000000000057d775c57c000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c57c000000000000000000000);
! 1a24 expect 36
SDR 192 TDI (00000000000000000dfd775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d775c5d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c5d4000000000000000000000);
! 1a25 expect 66
SDR 192 TDI (00000000000000000dfd775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d775c5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c5dc000000000000000000000);
! 1a26 expect 3e
SDR 192 TDI (00000000000000000dfd775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d775c5f4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c5f4000000000000000000000);
! 1a27 expect 00
SDR 192 TDI (00000000000000000dfd775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d775c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c5fc000000000000000000000);
! 1a28 expect 36
SDR 192 TDI (00000000000000000dfd775c754000000000000000000000);
SDR 192 TDI (0000000000000000057d775c754000000000000000000000);
SDR 192 TDI (0000000000000000057d775c754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c754000000000000000000000);
! 1a29 expect 85
SDR 192 TDI (00000000000000000dfd775c75c000000000000000000000);
SDR 192 TDI (0000000000000000057d775c75c000000000000000000000);
SDR 192 TDI (0000000000000000057d775c75c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c75c000000000000000000000);
! 1a2a expect 2e
SDR 192 TDI (00000000000000000dfd775c774000000000000000000000);
SDR 192 TDI (0000000000000000057d775c774000000000000000000000);
SDR 192 TDI (0000000000000000057d775c774000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c774000000000000000000000);
! 1a2b expect 22
SDR 192 TDI (00000000000000000dfd775c77c000000000000000000000);
SDR 192 TDI (0000000000000000057d775c77c000000000000000000000);
SDR 192 TDI (0000000000000000057d775c77c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c77c000000000000000000000);
! 1a2c expect c7
SDR 192 TDI (00000000000000000dfd775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d775c7d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c7d4000000000000000000000);
! 1a2d expect 02
SDR 192 TDI (00000000000000000dfd775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d775c7dc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c7dc000000000000000000000);
! 1a2e expect 02
SDR 192 TDI (00000000000000000dfd775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d775c7f4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c7f4000000000000000000000);
! 1a2f expect 04
SDR 192 TDI (00000000000000000dfd775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d775c7fc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775c7fc000000000000000000000);
! 1a30 expect 5e
SDR 192 TDI (00000000000000000dfd775cd54000000000000000000000);
SDR 192 TDI (0000000000000000057d775cd54000000000000000000000);
SDR 192 TDI (0000000000000000057d775cd54000000000000000000000) TDO(000000000000000000000000000000001540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cd54000000000000000000000);
! 1a31 expect 2e
SDR 192 TDI (00000000000000000dfd775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d775cd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cd5c000000000000000000000);
! 1a32 expect 22
SDR 192 TDI (00000000000000000dfd775cd74000000000000000000000);
SDR 192 TDI (0000000000000000057d775cd74000000000000000000000);
SDR 192 TDI (0000000000000000057d775cd74000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cd74000000000000000000000);
! 1a33 expect f0
SDR 192 TDI (00000000000000000dfd775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d775cd7c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cd7c000000000000000000000);
! 1a34 expect 1e
SDR 192 TDI (00000000000000000dfd775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d775cdd4000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cdd4000000000000000000000);
! 1a35 expect 21
SDR 192 TDI (00000000000000000dfd775cddc000000000000000000000);
SDR 192 TDI (0000000000000000057d775cddc000000000000000000000);
SDR 192 TDI (0000000000000000057d775cddc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cddc000000000000000000000);
! 1a36 expect 26
SDR 192 TDI (00000000000000000dfd775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d775cdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cdf4000000000000000000000);
! 1a37 expect 65
SDR 192 TDI (00000000000000000dfd775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d775cdfc000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cdfc000000000000000000000);
! 1a38 expect 0e
SDR 192 TDI (00000000000000000dfd775cf54000000000000000000000);
SDR 192 TDI (0000000000000000057d775cf54000000000000000000000);
SDR 192 TDI (0000000000000000057d775cf54000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cf54000000000000000000000);
! 1a39 expect 02
SDR 192 TDI (00000000000000000dfd775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d775cf5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cf5c000000000000000000000);
! 1a3a expect 46
SDR 192 TDI (00000000000000000dfd775cf74000000000000000000000);
SDR 192 TDI (0000000000000000057d775cf74000000000000000000000);
SDR 192 TDI (0000000000000000057d775cf74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cf74000000000000000000000);
! 1a3b expect fb
SDR 192 TDI (00000000000000000dfd775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d775cf7c000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cf7c000000000000000000000);
! 1a3c expect 06
SDR 192 TDI (00000000000000000dfd775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d775cfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cfd4000000000000000000000);
! 1a3d expect 68
SDR 192 TDI (00000000000000000dfd775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d775cfdc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cfdc000000000000000000000);
! 1a3e expect 47
SDR 192 TDI (00000000000000000dfd775cff4000000000000000000000);
SDR 192 TDI (0000000000000000057d775cff4000000000000000000000);
SDR 192 TDI (0000000000000000057d775cff4000000000000000000000) TDO(000000000000000000000000000000000150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cff4000000000000000000000);
! 1a3f expect 1a
SDR 192 TDI (00000000000000000dfd775cffc000000000000000000000);
SDR 192 TDI (0000000000000000057d775cffc000000000000000000000);
SDR 192 TDI (0000000000000000057d775cffc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd775cffc000000000000000000000);
! 1a40 expect 06
SDR 192 TDI (00000000000000000dfd7774554000000000000000000000);
SDR 192 TDI (0000000000000000057d7774554000000000000000000000);
SDR 192 TDI (0000000000000000057d7774554000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774554000000000000000000000);
! 1a41 expect c6
SDR 192 TDI (00000000000000000dfd777455c000000000000000000000);
SDR 192 TDI (0000000000000000057d777455c000000000000000000000);
SDR 192 TDI (0000000000000000057d777455c000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777455c000000000000000000000);
! 1a42 expect 16
SDR 192 TDI (00000000000000000dfd7774574000000000000000000000);
SDR 192 TDI (0000000000000000057d7774574000000000000000000000);
SDR 192 TDI (0000000000000000057d7774574000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774574000000000000000000000);
! 1a43 expect ce
SDR 192 TDI (00000000000000000dfd777457c000000000000000000000);
SDR 192 TDI (0000000000000000057d777457c000000000000000000000);
SDR 192 TDI (0000000000000000057d777457c000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777457c000000000000000000000);
! 1a44 expect 44
SDR 192 TDI (00000000000000000dfd77745d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77745d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77745d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77745d4000000000000000000000);
! 1a45 expect 99
SDR 192 TDI (00000000000000000dfd77745dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77745dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77745dc000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77745dc000000000000000000000);
! 1a46 expect 06
SDR 192 TDI (00000000000000000dfd77745f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77745f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77745f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77745f4000000000000000000000);
! 1a47 expect 36
SDR 192 TDI (00000000000000000dfd77745fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77745fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77745fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77745fc000000000000000000000);
! 1a48 expect f0
SDR 192 TDI (00000000000000000dfd7774754000000000000000000000);
SDR 192 TDI (0000000000000000057d7774754000000000000000000000);
SDR 192 TDI (0000000000000000057d7774754000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774754000000000000000000000);
! 1a49 expect 2e
SDR 192 TDI (00000000000000000dfd777475c000000000000000000000);
SDR 192 TDI (0000000000000000057d777475c000000000000000000000);
SDR 192 TDI (0000000000000000057d777475c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777475c000000000000000000000);
! 1a4a expect 21
SDR 192 TDI (00000000000000000dfd7774774000000000000000000000);
SDR 192 TDI (0000000000000000057d7774774000000000000000000000);
SDR 192 TDI (0000000000000000057d7774774000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774774000000000000000000000);
! 1a4b expect df
SDR 192 TDI (00000000000000000dfd777477c000000000000000000000);
SDR 192 TDI (0000000000000000057d777477c000000000000000000000);
SDR 192 TDI (0000000000000000057d777477c000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777477c000000000000000000000);
! 1a4c expect 30
SDR 192 TDI (00000000000000000dfd77747d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77747d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77747d4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77747d4000000000000000000000);
! 1a4d expect e7
SDR 192 TDI (00000000000000000dfd77747dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77747dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77747dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77747dc000000000000000000000);
! 1a4e expect 30
SDR 192 TDI (00000000000000000dfd77747f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77747f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77747f4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77747f4000000000000000000000);
! 1a4f expect fb
SDR 192 TDI (00000000000000000dfd77747fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77747fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77747fc000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77747fc000000000000000000000);
! 1a50 expect 30
SDR 192 TDI (00000000000000000dfd7774d54000000000000000000000);
SDR 192 TDI (0000000000000000057d7774d54000000000000000000000);
SDR 192 TDI (0000000000000000057d7774d54000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774d54000000000000000000000);
! 1a51 expect fc
SDR 192 TDI (00000000000000000dfd7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7774d5c000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774d5c000000000000000000000);
! 1a52 expect 36
SDR 192 TDI (00000000000000000dfd7774d74000000000000000000000);
SDR 192 TDI (0000000000000000057d7774d74000000000000000000000);
SDR 192 TDI (0000000000000000057d7774d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774d74000000000000000000000);
! 1a53 expect 85
SDR 192 TDI (00000000000000000dfd7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7774d7c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774d7c000000000000000000000);
! 1a54 expect 2e
SDR 192 TDI (00000000000000000dfd7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7774dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774dd4000000000000000000000);
! 1a55 expect 22
SDR 192 TDI (00000000000000000dfd7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d7774ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774ddc000000000000000000000);
! 1a56 expect c7
SDR 192 TDI (00000000000000000dfd7774df4000000000000000000000);
SDR 192 TDI (0000000000000000057d7774df4000000000000000000000);
SDR 192 TDI (0000000000000000057d7774df4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774df4000000000000000000000);
! 1a57 expect 02
SDR 192 TDI (00000000000000000dfd7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d7774dfc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774dfc000000000000000000000);
! 1a58 expect 02
SDR 192 TDI (00000000000000000dfd7774f54000000000000000000000);
SDR 192 TDI (0000000000000000057d7774f54000000000000000000000);
SDR 192 TDI (0000000000000000057d7774f54000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774f54000000000000000000000);
! 1a59 expect 04
SDR 192 TDI (00000000000000000dfd7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d7774f5c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774f5c000000000000000000000);
! 1a5a expect 5c
SDR 192 TDI (00000000000000000dfd7774f74000000000000000000000);
SDR 192 TDI (0000000000000000057d7774f74000000000000000000000);
SDR 192 TDI (0000000000000000057d7774f74000000000000000000000) TDO(000000000000000000000000000000001500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774f74000000000000000000000);
! 1a5b expect f0
SDR 192 TDI (00000000000000000dfd7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d7774f7c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774f7c000000000000000000000);
! 1a5c expect df
SDR 192 TDI (00000000000000000dfd7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d7774fd4000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774fd4000000000000000000000);
! 1a5d expect 30
SDR 192 TDI (00000000000000000dfd7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d7774fdc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774fdc000000000000000000000);
! 1a5e expect e7
SDR 192 TDI (00000000000000000dfd7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d7774ff4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774ff4000000000000000000000);
! 1a5f expect 36
SDR 192 TDI (00000000000000000dfd7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d7774ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd7774ffc000000000000000000000);
! 1a60 expect f0
SDR 192 TDI (00000000000000000dfd777c554000000000000000000000);
SDR 192 TDI (0000000000000000057d777c554000000000000000000000);
SDR 192 TDI (0000000000000000057d777c554000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c554000000000000000000000);
! 1a61 expect 2e
SDR 192 TDI (00000000000000000dfd777c55c000000000000000000000);
SDR 192 TDI (0000000000000000057d777c55c000000000000000000000);
SDR 192 TDI (0000000000000000057d777c55c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c55c000000000000000000000);
! 1a62 expect 21
SDR 192 TDI (00000000000000000dfd777c574000000000000000000000);
SDR 192 TDI (0000000000000000057d777c574000000000000000000000);
SDR 192 TDI (0000000000000000057d777c574000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c574000000000000000000000);
! 1a63 expect fb
SDR 192 TDI (00000000000000000dfd777c57c000000000000000000000);
SDR 192 TDI (0000000000000000057d777c57c000000000000000000000);
SDR 192 TDI (0000000000000000057d777c57c000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c57c000000000000000000000);
! 1a64 expect 30
SDR 192 TDI (00000000000000000dfd777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d777c5d4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c5d4000000000000000000000);
! 1a65 expect fc
SDR 192 TDI (00000000000000000dfd777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d777c5dc000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c5dc000000000000000000000);
! 1a66 expect eb
SDR 192 TDI (00000000000000000dfd777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d777c5f4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c5f4000000000000000000000);
! 1a67 expect f4
SDR 192 TDI (00000000000000000dfd777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d777c5fc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c5fc000000000000000000000);
! 1a68 expect 1e
SDR 192 TDI (00000000000000000dfd777c754000000000000000000000);
SDR 192 TDI (0000000000000000057d777c754000000000000000000000);
SDR 192 TDI (0000000000000000057d777c754000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c754000000000000000000000);
! 1a69 expect 21
SDR 192 TDI (00000000000000000dfd777c75c000000000000000000000);
SDR 192 TDI (0000000000000000057d777c75c000000000000000000000);
SDR 192 TDI (0000000000000000057d777c75c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c75c000000000000000000000);
! 1a6a expect 26
SDR 192 TDI (00000000000000000dfd777c774000000000000000000000);
SDR 192 TDI (0000000000000000057d777c774000000000000000000000);
SDR 192 TDI (0000000000000000057d777c774000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c774000000000000000000000);
! 1a6b expect 00
SDR 192 TDI (00000000000000000dfd777c77c000000000000000000000);
SDR 192 TDI (0000000000000000057d777c77c000000000000000000000);
SDR 192 TDI (0000000000000000057d777c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c77c000000000000000000000);
! 1a6c expect 46
SDR 192 TDI (00000000000000000dfd777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d777c7d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c7d4000000000000000000000);
! 1a6d expect 27
SDR 192 TDI (00000000000000000dfd777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d777c7dc000000000000000000000) TDO(000000000000000000000000000000000150000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c7dc000000000000000000000);
! 1a6e expect 0e
SDR 192 TDI (00000000000000000dfd777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d777c7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c7f4000000000000000000000);
! 1a6f expect 36
SDR 192 TDI (00000000000000000dfd777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d777c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777c7fc000000000000000000000);
! 1a70 expect d5
SDR 192 TDI (00000000000000000dfd777cd54000000000000000000000);
SDR 192 TDI (0000000000000000057d777cd54000000000000000000000);
SDR 192 TDI (0000000000000000057d777cd54000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cd54000000000000000000000);
! 1a71 expect 2e
SDR 192 TDI (00000000000000000dfd777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d777cd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cd5c000000000000000000000);
! 1a72 expect 20
SDR 192 TDI (00000000000000000dfd777cd74000000000000000000000);
SDR 192 TDI (0000000000000000057d777cd74000000000000000000000);
SDR 192 TDI (0000000000000000057d777cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cd74000000000000000000000);
! 1a73 expect 46
SDR 192 TDI (00000000000000000dfd777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d777cd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cd7c000000000000000000000);
! 1a74 expect 0b
SDR 192 TDI (00000000000000000dfd777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d777cdd4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cdd4000000000000000000000);
! 1a75 expect 0f
SDR 192 TDI (00000000000000000dfd777cddc000000000000000000000);
SDR 192 TDI (0000000000000000057d777cddc000000000000000000000);
SDR 192 TDI (0000000000000000057d777cddc000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cddc000000000000000000000);
! 1a76 expect c4
SDR 192 TDI (00000000000000000dfd777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d777cdf4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cdf4000000000000000000000);
! 1a77 expect a0
SDR 192 TDI (00000000000000000dfd777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d777cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cdfc000000000000000000000);
! 1a78 expect 68
SDR 192 TDI (00000000000000000dfd777cf54000000000000000000000);
SDR 192 TDI (0000000000000000057d777cf54000000000000000000000);
SDR 192 TDI (0000000000000000057d777cf54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cf54000000000000000000000);
! 1a79 expect 40
SDR 192 TDI (00000000000000000dfd777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d777cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cf5c000000000000000000000);
! 1a7a expect 1a
SDR 192 TDI (00000000000000000dfd777cf74000000000000000000000);
SDR 192 TDI (0000000000000000057d777cf74000000000000000000000);
SDR 192 TDI (0000000000000000057d777cf74000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cf74000000000000000000000);
! 1a7b expect 04
SDR 192 TDI (00000000000000000dfd777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d777cf7c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cf7c000000000000000000000);
! 1a7c expect 02
SDR 192 TDI (00000000000000000dfd777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d777cfd4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cfd4000000000000000000000);
! 1a7d expect 36
SDR 192 TDI (00000000000000000dfd777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d777cfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cfdc000000000000000000000);
! 1a7e expect be
SDR 192 TDI (00000000000000000dfd777cff4000000000000000000000);
SDR 192 TDI (0000000000000000057d777cff4000000000000000000000);
SDR 192 TDI (0000000000000000057d777cff4000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cff4000000000000000000000);
! 1a7f expect 2e
SDR 192 TDI (00000000000000000dfd777cffc000000000000000000000);
SDR 192 TDI (0000000000000000057d777cffc000000000000000000000);
SDR 192 TDI (0000000000000000057d777cffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd777cffc000000000000000000000);
! 1a80 expect 21
SDR 192 TDI (00000000000000000dfd77d4554000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4554000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4554000000000000000000000);
! 1a81 expect f8
SDR 192 TDI (00000000000000000dfd77d455c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d455c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d455c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d455c000000000000000000000);
! 1a82 expect 36
SDR 192 TDI (00000000000000000dfd77d4574000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4574000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4574000000000000000000000);
! 1a83 expect d8
SDR 192 TDI (00000000000000000dfd77d457c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d457c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d457c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d457c000000000000000000000);
! 1a84 expect 2e
SDR 192 TDI (00000000000000000dfd77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d45d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d45d4000000000000000000000);
! 1a85 expect 20
SDR 192 TDI (00000000000000000dfd77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d45dc000000000000000000000);
! 1a86 expect 46
SDR 192 TDI (00000000000000000dfd77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d45f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d45f4000000000000000000000);
! 1a87 expect 0b
SDR 192 TDI (00000000000000000dfd77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d45fc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d45fc000000000000000000000);
! 1a88 expect 0f
SDR 192 TDI (00000000000000000dfd77d4754000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4754000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4754000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4754000000000000000000000);
! 1a89 expect c4
SDR 192 TDI (00000000000000000dfd77d475c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d475c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d475c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d475c000000000000000000000);
! 1a8a expect a0
SDR 192 TDI (00000000000000000dfd77d4774000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4774000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4774000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4774000000000000000000000);
! 1a8b expect 48
SDR 192 TDI (00000000000000000dfd77d477c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d477c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d477c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d477c000000000000000000000);
! 1a8c expect af
SDR 192 TDI (00000000000000000dfd77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d47d4000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d47d4000000000000000000000);
! 1a8d expect 1a
SDR 192 TDI (00000000000000000dfd77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d47dc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d47dc000000000000000000000);
! 1a8e expect 36
SDR 192 TDI (00000000000000000dfd77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d47f4000000000000000000000);
! 1a8f expect 04
SDR 192 TDI (00000000000000000dfd77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d47fc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d47fc000000000000000000000);
! 1a90 expect 2e
SDR 192 TDI (00000000000000000dfd77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4d54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4d54000000000000000000000);
! 1a91 expect 20
SDR 192 TDI (00000000000000000dfd77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4d5c000000000000000000000);
! 1a92 expect 46
SDR 192 TDI (00000000000000000dfd77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4d74000000000000000000000);
! 1a93 expect 9d
SDR 192 TDI (00000000000000000dfd77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4d7c000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4d7c000000000000000000000);
! 1a94 expect 16
SDR 192 TDI (00000000000000000dfd77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4dd4000000000000000000000);
! 1a95 expect 36
SDR 192 TDI (00000000000000000dfd77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4ddc000000000000000000000);
! 1a96 expect c4
SDR 192 TDI (00000000000000000dfd77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4df4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4df4000000000000000000000);
! 1a97 expect 46
SDR 192 TDI (00000000000000000dfd77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4dfc000000000000000000000);
! 1a98 expect a6
SDR 192 TDI (00000000000000000dfd77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4f54000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4f54000000000000000000000);
! 1a99 expect 16
SDR 192 TDI (00000000000000000dfd77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4f5c000000000000000000000);
! 1a9a expect 36
SDR 192 TDI (00000000000000000dfd77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4f74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4f74000000000000000000000);
! 1a9b expect 00
SDR 192 TDI (00000000000000000dfd77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4f7c000000000000000000000);
! 1a9c expect 2e
SDR 192 TDI (00000000000000000dfd77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4fd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4fd4000000000000000000000);
! 1a9d expect 21
SDR 192 TDI (00000000000000000dfd77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4fdc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4fdc000000000000000000000);
! 1a9e expect cf
SDR 192 TDI (00000000000000000dfd77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4ff4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4ff4000000000000000000000);
! 1a9f expect 36
SDR 192 TDI (00000000000000000dfd77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d77d4ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77d4ffc000000000000000000000);
! 1aa0 expect bf
SDR 192 TDI (00000000000000000dfd77dc554000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc554000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc554000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc554000000000000000000000);
! 1aa1 expect f9
SDR 192 TDI (00000000000000000dfd77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc55c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc55c000000000000000000000);
! 1aa2 expect 46
SDR 192 TDI (00000000000000000dfd77dc574000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc574000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc574000000000000000000000);
! 1aa3 expect a1
SDR 192 TDI (00000000000000000dfd77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc57c000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc57c000000000000000000000);
! 1aa4 expect 07
SDR 192 TDI (00000000000000000dfd77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc5d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc5d4000000000000000000000);
! 1aa5 expect 36
SDR 192 TDI (00000000000000000dfd77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc5dc000000000000000000000);
! 1aa6 expect c8
SDR 192 TDI (00000000000000000dfd77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc5f4000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc5f4000000000000000000000);
! 1aa7 expect 2e
SDR 192 TDI (00000000000000000dfd77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc5fc000000000000000000000);
! 1aa8 expect 20
SDR 192 TDI (00000000000000000dfd77dc754000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc754000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc754000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc754000000000000000000000);
! 1aa9 expect 46
SDR 192 TDI (00000000000000000dfd77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc75c000000000000000000000);
! 1aaa expect a6
SDR 192 TDI (00000000000000000dfd77dc774000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc774000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc774000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc774000000000000000000000);
! 1aab expect 16
SDR 192 TDI (00000000000000000dfd77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc77c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc77c000000000000000000000);
! 1aac expect 44
SDR 192 TDI (00000000000000000dfd77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc7d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc7d4000000000000000000000);
! 1aad expect d8
SDR 192 TDI (00000000000000000dfd77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc7dc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc7dc000000000000000000000);
! 1aae expect 1a
SDR 192 TDI (00000000000000000dfd77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc7f4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc7f4000000000000000000000);
! 1aaf expect 21
SDR 192 TDI (00000000000000000dfd77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dc7fc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dc7fc000000000000000000000);
! 1ab0 expect 36
SDR 192 TDI (00000000000000000dfd77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcd54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcd54000000000000000000000);
! 1ab1 expect bf
SDR 192 TDI (00000000000000000dfd77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcd5c000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcd5c000000000000000000000);
! 1ab2 expect 2e
SDR 192 TDI (00000000000000000dfd77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcd74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcd74000000000000000000000);
! 1ab3 expect 21
SDR 192 TDI (00000000000000000dfd77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcd7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcd7c000000000000000000000);
! 1ab4 expect fc
SDR 192 TDI (00000000000000000dfd77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcdd4000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcdd4000000000000000000000);
! 1ab5 expect 46
SDR 192 TDI (00000000000000000dfd77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcddc000000000000000000000);
! 1ab6 expect a1
SDR 192 TDI (00000000000000000dfd77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcdf4000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcdf4000000000000000000000);
! 1ab7 expect 07
SDR 192 TDI (00000000000000000dfd77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcdfc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcdfc000000000000000000000);
! 1ab8 expect 36
SDR 192 TDI (00000000000000000dfd77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcf54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcf54000000000000000000000);
! 1ab9 expect c8
SDR 192 TDI (00000000000000000dfd77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcf5c000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcf5c000000000000000000000);
! 1aba expect 2e
SDR 192 TDI (00000000000000000dfd77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcf74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcf74000000000000000000000);
! 1abb expect 20
SDR 192 TDI (00000000000000000dfd77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcf7c000000000000000000000);
! 1abc expect 46
SDR 192 TDI (00000000000000000dfd77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcfd4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcfd4000000000000000000000);
! 1abd expect a6
SDR 192 TDI (00000000000000000dfd77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcfdc000000000000000000000);
! 1abe expect 16
SDR 192 TDI (00000000000000000dfd77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcff4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcff4000000000000000000000);
! 1abf expect 36
SDR 192 TDI (00000000000000000dfd77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057d77dcffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77dcffc000000000000000000000);
! 1ac0 expect bf
SDR 192 TDI (00000000000000000dfd77f4554000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4554000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4554000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4554000000000000000000000);
! 1ac1 expect 2e
SDR 192 TDI (00000000000000000dfd77f455c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f455c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f455c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f455c000000000000000000000);
! 1ac2 expect 21
SDR 192 TDI (00000000000000000dfd77f4574000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4574000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4574000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4574000000000000000000000);
! 1ac3 expect c7
SDR 192 TDI (00000000000000000dfd77f457c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f457c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f457c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f457c000000000000000000000);
! 1ac4 expect 04
SDR 192 TDI (00000000000000000dfd77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f45d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f45d4000000000000000000000);
! 1ac5 expect 05
SDR 192 TDI (00000000000000000dfd77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f45dc000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f45dc000000000000000000000);
! 1ac6 expect 31
SDR 192 TDI (00000000000000000dfd77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f45f4000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f45f4000000000000000000000);
! 1ac7 expect f8
SDR 192 TDI (00000000000000000dfd77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f45fc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f45fc000000000000000000000);
! 1ac8 expect 36
SDR 192 TDI (00000000000000000dfd77f4754000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4754000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4754000000000000000000000);
! 1ac9 expect 00
SDR 192 TDI (00000000000000000dfd77f475c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f475c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f475c000000000000000000000);
! 1aca expect cf
SDR 192 TDI (00000000000000000dfd77f4774000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4774000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4774000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4774000000000000000000000);
! 1acb expect 36
SDR 192 TDI (00000000000000000dfd77f477c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f477c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f477c000000000000000000000);
! 1acc expect bf
SDR 192 TDI (00000000000000000dfd77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f47d4000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f47d4000000000000000000000);
! 1acd expect f9
SDR 192 TDI (00000000000000000dfd77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f47dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f47dc000000000000000000000);
! 1ace expect 46
SDR 192 TDI (00000000000000000dfd77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f47f4000000000000000000000);
! 1acf expect a1
SDR 192 TDI (00000000000000000dfd77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f47fc000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f47fc000000000000000000000);
! 1ad0 expect 07
SDR 192 TDI (00000000000000000dfd77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4d54000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4d54000000000000000000000);
! 1ad1 expect 36
SDR 192 TDI (00000000000000000dfd77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4d5c000000000000000000000);
! 1ad2 expect c4
SDR 192 TDI (00000000000000000dfd77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4d74000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4d74000000000000000000000);
! 1ad3 expect 2e
SDR 192 TDI (00000000000000000dfd77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4d7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4d7c000000000000000000000);
! 1ad4 expect 20
SDR 192 TDI (00000000000000000dfd77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4dd4000000000000000000000);
! 1ad5 expect 46
SDR 192 TDI (00000000000000000dfd77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4ddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4ddc000000000000000000000);
! 1ad6 expect a6
SDR 192 TDI (00000000000000000dfd77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4df4000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4df4000000000000000000000);
! 1ad7 expect 16
SDR 192 TDI (00000000000000000dfd77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4dfc000000000000000000000);
! 1ad8 expect 36
SDR 192 TDI (00000000000000000dfd77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4f54000000000000000000000);
! 1ad9 expect 64
SDR 192 TDI (00000000000000000dfd77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4f5c000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4f5c000000000000000000000);
! 1ada expect 2e
SDR 192 TDI (00000000000000000dfd77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4f74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4f74000000000000000000000);
! 1adb expect 21
SDR 192 TDI (00000000000000000dfd77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4f7c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4f7c000000000000000000000);
! 1adc expect 3e
SDR 192 TDI (00000000000000000dfd77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4fd4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4fd4000000000000000000000);
! 1add expect 00
SDR 192 TDI (00000000000000000dfd77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4fdc000000000000000000000);
! 1ade expect 36
SDR 192 TDI (00000000000000000dfd77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4ff4000000000000000000000);
! 1adf expect 1c
SDR 192 TDI (00000000000000000dfd77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057d77f4ffc000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77f4ffc000000000000000000000);
! 1ae0 expect 2e
SDR 192 TDI (00000000000000000dfd77fc554000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc554000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc554000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc554000000000000000000000);
! 1ae1 expect 22
SDR 192 TDI (00000000000000000dfd77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc55c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc55c000000000000000000000);
! 1ae2 expect 46
SDR 192 TDI (00000000000000000dfd77fc574000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc574000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc574000000000000000000000);
! 1ae3 expect 0b
SDR 192 TDI (00000000000000000dfd77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc57c000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc57c000000000000000000000);
! 1ae4 expect 0f
SDR 192 TDI (00000000000000000dfd77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc5d4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc5d4000000000000000000000);
! 1ae5 expect c4
SDR 192 TDI (00000000000000000dfd77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc5dc000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc5dc000000000000000000000);
! 1ae6 expect a0
SDR 192 TDI (00000000000000000dfd77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc5f4000000000000000000000);
! 1ae7 expect 36
SDR 192 TDI (00000000000000000dfd77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc5fc000000000000000000000);
! 1ae8 expect 82
SDR 192 TDI (00000000000000000dfd77fc754000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc754000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc754000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc754000000000000000000000);
! 1ae9 expect 2e
SDR 192 TDI (00000000000000000dfd77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc75c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc75c000000000000000000000);
! 1aea expect 21
SDR 192 TDI (00000000000000000dfd77fc774000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc774000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc774000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc774000000000000000000000);
! 1aeb expect f8
SDR 192 TDI (00000000000000000dfd77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc77c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc77c000000000000000000000);
! 1aec expect 68
SDR 192 TDI (00000000000000000dfd77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc7d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc7d4000000000000000000000);
! 1aed expect 40
SDR 192 TDI (00000000000000000dfd77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc7dc000000000000000000000);
! 1aee expect 1a
SDR 192 TDI (00000000000000000dfd77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc7f4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc7f4000000000000000000000);
! 1aef expect 04
SDR 192 TDI (00000000000000000dfd77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fc7fc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fc7fc000000000000000000000);
! 1af0 expect 03
SDR 192 TDI (00000000000000000dfd77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcd54000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcd54000000000000000000000);
! 1af1 expect 36
SDR 192 TDI (00000000000000000dfd77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcd5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcd5c000000000000000000000);
! 1af2 expect 83
SDR 192 TDI (00000000000000000dfd77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcd74000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcd74000000000000000000000);
! 1af3 expect f8
SDR 192 TDI (00000000000000000dfd77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcd7c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcd7c000000000000000000000);
! 1af4 expect 36
SDR 192 TDI (00000000000000000dfd77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcdd4000000000000000000000);
! 1af5 expect 83
SDR 192 TDI (00000000000000000dfd77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcddc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcddc000000000000000000000);
! 1af6 expect 46
SDR 192 TDI (00000000000000000dfd77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcdf4000000000000000000000);
! 1af7 expect a3
SDR 192 TDI (00000000000000000dfd77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcdfc000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcdfc000000000000000000000);
! 1af8 expect 06
SDR 192 TDI (00000000000000000dfd77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcf54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcf54000000000000000000000);
! 1af9 expect 68
SDR 192 TDI (00000000000000000dfd77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcf5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcf5c000000000000000000000);
! 1afa expect 06
SDR 192 TDI (00000000000000000dfd77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcf74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcf74000000000000000000000);
! 1afb expect 1b
SDR 192 TDI (00000000000000000dfd77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcf7c000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcf7c000000000000000000000);
! 1afc expect 3c
SDR 192 TDI (00000000000000000dfd77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcfd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcfd4000000000000000000000);
! 1afd expect bd
SDR 192 TDI (00000000000000000dfd77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcfdc000000000000000000000) TDO(000000000000000000000000000000001510000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcfdc000000000000000000000);
! 1afe expect 68
SDR 192 TDI (00000000000000000dfd77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcff4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcff4000000000000000000000);
! 1aff expect 11
SDR 192 TDI (00000000000000000dfd77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057d77fcffc000000000000000000000) TDO(000000000000000000000000000000001010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dfd77fcffc000000000000000000000);
! 1b00 expect 1b
SDR 192 TDI (00000000000000000dff7754554000000000000000000000);
SDR 192 TDI (0000000000000000057f7754554000000000000000000000);
SDR 192 TDI (0000000000000000057f7754554000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754554000000000000000000000);
! 1b01 expect 36
SDR 192 TDI (00000000000000000dff775455c000000000000000000000);
SDR 192 TDI (0000000000000000057f775455c000000000000000000000);
SDR 192 TDI (0000000000000000057f775455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775455c000000000000000000000);
! 1b02 expect 64
SDR 192 TDI (00000000000000000dff7754574000000000000000000000);
SDR 192 TDI (0000000000000000057f7754574000000000000000000000);
SDR 192 TDI (0000000000000000057f7754574000000000000000000000) TDO(000000000000000000000000000000000100000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754574000000000000000000000);
! 1b03 expect 46
SDR 192 TDI (00000000000000000dff775457c000000000000000000000);
SDR 192 TDI (0000000000000000057f775457c000000000000000000000);
SDR 192 TDI (0000000000000000057f775457c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775457c000000000000000000000);
! 1b04 expect cf
SDR 192 TDI (00000000000000000dff77545d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77545d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77545d4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77545d4000000000000000000000);
! 1b05 expect 06
SDR 192 TDI (00000000000000000dff77545dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77545dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77545dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77545dc000000000000000000000);
! 1b06 expect 36
SDR 192 TDI (00000000000000000dff77545f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77545f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77545f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77545f4000000000000000000000);
! 1b07 expect 83
SDR 192 TDI (00000000000000000dff77545fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77545fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77545fc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77545fc000000000000000000000);
! 1b08 expect 46
SDR 192 TDI (00000000000000000dff7754754000000000000000000000);
SDR 192 TDI (0000000000000000057f7754754000000000000000000000);
SDR 192 TDI (0000000000000000057f7754754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754754000000000000000000000);
! 1b09 expect 06
SDR 192 TDI (00000000000000000dff775475c000000000000000000000);
SDR 192 TDI (0000000000000000057f775475c000000000000000000000);
SDR 192 TDI (0000000000000000057f775475c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775475c000000000000000000000);
! 1b0a expect 07
SDR 192 TDI (00000000000000000dff7754774000000000000000000000);
SDR 192 TDI (0000000000000000057f7754774000000000000000000000);
SDR 192 TDI (0000000000000000057f7754774000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754774000000000000000000000);
! 1b0b expect 48
SDR 192 TDI (00000000000000000dff775477c000000000000000000000);
SDR 192 TDI (0000000000000000057f775477c000000000000000000000);
SDR 192 TDI (0000000000000000057f775477c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775477c000000000000000000000);
! 1b0c expect f4
SDR 192 TDI (00000000000000000dff77547d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77547d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77547d4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77547d4000000000000000000000);
! 1b0d expect 1a
SDR 192 TDI (00000000000000000dff77547dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77547dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77547dc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77547dc000000000000000000000);
! 1b0e expect 44
SDR 192 TDI (00000000000000000dff77547f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77547f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77547f4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77547f4000000000000000000000);
! 1b0f expect 40
SDR 192 TDI (00000000000000000dff77547fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77547fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77547fc000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77547fc000000000000000000000);
! 1b10 expect 1a
SDR 192 TDI (00000000000000000dff7754d54000000000000000000000);
SDR 192 TDI (0000000000000000057f7754d54000000000000000000000);
SDR 192 TDI (0000000000000000057f7754d54000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754d54000000000000000000000);
! 1b11 expect 36
SDR 192 TDI (00000000000000000dff7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7754d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754d5c000000000000000000000);
! 1b12 expect 82
SDR 192 TDI (00000000000000000dff7754d74000000000000000000000);
SDR 192 TDI (0000000000000000057f7754d74000000000000000000000);
SDR 192 TDI (0000000000000000057f7754d74000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754d74000000000000000000000);
! 1b13 expect 2e
SDR 192 TDI (00000000000000000dff7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7754d7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754d7c000000000000000000000);
! 1b14 expect 21
SDR 192 TDI (00000000000000000dff7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7754dd4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754dd4000000000000000000000);
! 1b15 expect c7
SDR 192 TDI (00000000000000000dff7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f7754ddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754ddc000000000000000000000);
! 1b16 expect 04
SDR 192 TDI (00000000000000000dff7754df4000000000000000000000);
SDR 192 TDI (0000000000000000057f7754df4000000000000000000000);
SDR 192 TDI (0000000000000000057f7754df4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754df4000000000000000000000);
! 1b17 expect 03
SDR 192 TDI (00000000000000000dff7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f7754dfc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754dfc000000000000000000000);
! 1b18 expect 36
SDR 192 TDI (00000000000000000dff7754f54000000000000000000000);
SDR 192 TDI (0000000000000000057f7754f54000000000000000000000);
SDR 192 TDI (0000000000000000057f7754f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754f54000000000000000000000);
! 1b19 expect be
SDR 192 TDI (00000000000000000dff7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7754f5c000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754f5c000000000000000000000);
! 1b1a expect f8
SDR 192 TDI (00000000000000000dff7754f74000000000000000000000);
SDR 192 TDI (0000000000000000057f7754f74000000000000000000000);
SDR 192 TDI (0000000000000000057f7754f74000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754f74000000000000000000000);
! 1b1b expect 36
SDR 192 TDI (00000000000000000dff7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7754f7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754f7c000000000000000000000);
! 1b1c expect 83
SDR 192 TDI (00000000000000000dff7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7754fd4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754fd4000000000000000000000);
! 1b1d expect cf
SDR 192 TDI (00000000000000000dff7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f7754fdc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754fdc000000000000000000000);
! 1b1e expect 09
SDR 192 TDI (00000000000000000dff7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f7754ff4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754ff4000000000000000000000);
! 1b1f expect 36
SDR 192 TDI (00000000000000000dff7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f7754ffc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7754ffc000000000000000000000);
! 1b20 expect bf
SDR 192 TDI (00000000000000000dff775c554000000000000000000000);
SDR 192 TDI (0000000000000000057f775c554000000000000000000000);
SDR 192 TDI (0000000000000000057f775c554000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c554000000000000000000000);
! 1b21 expect f9
SDR 192 TDI (00000000000000000dff775c55c000000000000000000000);
SDR 192 TDI (0000000000000000057f775c55c000000000000000000000);
SDR 192 TDI (0000000000000000057f775c55c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c55c000000000000000000000);
! 1b22 expect 46
SDR 192 TDI (00000000000000000dff775c574000000000000000000000);
SDR 192 TDI (0000000000000000057f775c574000000000000000000000);
SDR 192 TDI (0000000000000000057f775c574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c574000000000000000000000);
! 1b23 expect a1
SDR 192 TDI (00000000000000000dff775c57c000000000000000000000);
SDR 192 TDI (0000000000000000057f775c57c000000000000000000000);
SDR 192 TDI (0000000000000000057f775c57c000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c57c000000000000000000000);
! 1b24 expect 07
SDR 192 TDI (00000000000000000dff775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f775c5d4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c5d4000000000000000000000);
! 1b25 expect 36
SDR 192 TDI (00000000000000000dff775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f775c5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c5dc000000000000000000000);
! 1b26 expect c4
SDR 192 TDI (00000000000000000dff775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f775c5f4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c5f4000000000000000000000);
! 1b27 expect 2e
SDR 192 TDI (00000000000000000dff775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f775c5fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c5fc000000000000000000000);
! 1b28 expect 20
SDR 192 TDI (00000000000000000dff775c754000000000000000000000);
SDR 192 TDI (0000000000000000057f775c754000000000000000000000);
SDR 192 TDI (0000000000000000057f775c754000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c754000000000000000000000);
! 1b29 expect 46
SDR 192 TDI (00000000000000000dff775c75c000000000000000000000);
SDR 192 TDI (0000000000000000057f775c75c000000000000000000000);
SDR 192 TDI (0000000000000000057f775c75c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c75c000000000000000000000);
! 1b2a expect b8
SDR 192 TDI (00000000000000000dff775c774000000000000000000000);
SDR 192 TDI (0000000000000000057f775c774000000000000000000000);
SDR 192 TDI (0000000000000000057f775c774000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c774000000000000000000000);
! 1b2b expect 16
SDR 192 TDI (00000000000000000dff775c77c000000000000000000000);
SDR 192 TDI (0000000000000000057f775c77c000000000000000000000);
SDR 192 TDI (0000000000000000057f775c77c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c77c000000000000000000000);
! 1b2c expect 46
SDR 192 TDI (00000000000000000dff775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f775c7d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c7d4000000000000000000000);
! 1b2d expect 82
SDR 192 TDI (00000000000000000dff775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f775c7dc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c7dc000000000000000000000);
! 1b2e expect 14
SDR 192 TDI (00000000000000000dff775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f775c7f4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c7f4000000000000000000000);
! 1b2f expect 36
SDR 192 TDI (00000000000000000dff775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f775c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775c7fc000000000000000000000);
! 1b30 expect cc
SDR 192 TDI (00000000000000000dff775cd54000000000000000000000);
SDR 192 TDI (0000000000000000057f775cd54000000000000000000000);
SDR 192 TDI (0000000000000000057f775cd54000000000000000000000) TDO(0000000000000000000000000000000005000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cd54000000000000000000000);
! 1b31 expect 2e
SDR 192 TDI (00000000000000000dff775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f775cd5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cd5c000000000000000000000);
! 1b32 expect 20
SDR 192 TDI (00000000000000000dff775cd74000000000000000000000);
SDR 192 TDI (0000000000000000057f775cd74000000000000000000000);
SDR 192 TDI (0000000000000000057f775cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cd74000000000000000000000);
! 1b33 expect 46
SDR 192 TDI (00000000000000000dff775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f775cd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cd7c000000000000000000000);
! 1b34 expect a6
SDR 192 TDI (00000000000000000dff775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f775cdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cdd4000000000000000000000);
! 1b35 expect 16
SDR 192 TDI (00000000000000000dff775cddc000000000000000000000);
SDR 192 TDI (0000000000000000057f775cddc000000000000000000000);
SDR 192 TDI (0000000000000000057f775cddc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cddc000000000000000000000);
! 1b36 expect 36
SDR 192 TDI (00000000000000000dff775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f775cdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cdf4000000000000000000000);
! 1b37 expect c8
SDR 192 TDI (00000000000000000dff775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f775cdfc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cdfc000000000000000000000);
! 1b38 expect 46
SDR 192 TDI (00000000000000000dff775cf54000000000000000000000);
SDR 192 TDI (0000000000000000057f775cf54000000000000000000000);
SDR 192 TDI (0000000000000000057f775cf54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cf54000000000000000000000);
! 1b39 expect b8
SDR 192 TDI (00000000000000000dff775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f775cf5c000000000000000000000) TDO(000000000000000000000000000000001400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cf5c000000000000000000000);
! 1b3a expect 16
SDR 192 TDI (00000000000000000dff775cf74000000000000000000000);
SDR 192 TDI (0000000000000000057f775cf74000000000000000000000);
SDR 192 TDI (0000000000000000057f775cf74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cf74000000000000000000000);
! 1b3b expect 46
SDR 192 TDI (00000000000000000dff775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f775cf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cf7c000000000000000000000);
! 1b3c expect 13
SDR 192 TDI (00000000000000000dff775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f775cfd4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cfd4000000000000000000000);
! 1b3d expect 15
SDR 192 TDI (00000000000000000dff775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f775cfdc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cfdc000000000000000000000);
! 1b3e expect 36
SDR 192 TDI (00000000000000000dff775cff4000000000000000000000);
SDR 192 TDI (0000000000000000057f775cff4000000000000000000000);
SDR 192 TDI (0000000000000000057f775cff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cff4000000000000000000000);
! 1b3f expect c6
SDR 192 TDI (00000000000000000dff775cffc000000000000000000000);
SDR 192 TDI (0000000000000000057f775cffc000000000000000000000);
SDR 192 TDI (0000000000000000057f775cffc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff775cffc000000000000000000000);
! 1b40 expect c7
SDR 192 TDI (00000000000000000dff7774554000000000000000000000);
SDR 192 TDI (0000000000000000057f7774554000000000000000000000);
SDR 192 TDI (0000000000000000057f7774554000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774554000000000000000000000);
! 1b41 expect a0
SDR 192 TDI (00000000000000000dff777455c000000000000000000000);
SDR 192 TDI (0000000000000000057f777455c000000000000000000000);
SDR 192 TDI (0000000000000000057f777455c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777455c000000000000000000000);
! 1b42 expect 36
SDR 192 TDI (00000000000000000dff7774574000000000000000000000);
SDR 192 TDI (0000000000000000057f7774574000000000000000000000);
SDR 192 TDI (0000000000000000057f7774574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774574000000000000000000000);
! 1b43 expect 56
SDR 192 TDI (00000000000000000dff777457c000000000000000000000);
SDR 192 TDI (0000000000000000057f777457c000000000000000000000);
SDR 192 TDI (0000000000000000057f777457c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777457c000000000000000000000);
! 1b44 expect c7
SDR 192 TDI (00000000000000000dff77745d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77745d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77745d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77745d4000000000000000000000);
! 1b45 expect 68
SDR 192 TDI (00000000000000000dff77745dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77745dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77745dc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77745dc000000000000000000000);
! 1b46 expect 40
SDR 192 TDI (00000000000000000dff77745f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77745f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77745f4000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77745f4000000000000000000000);
! 1b47 expect 1a
SDR 192 TDI (00000000000000000dff77745fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77745fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77745fc000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77745fc000000000000000000000);
! 1b48 expect 70
SDR 192 TDI (00000000000000000dff7774754000000000000000000000);
SDR 192 TDI (0000000000000000057f7774754000000000000000000000);
SDR 192 TDI (0000000000000000057f7774754000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774754000000000000000000000);
! 1b49 expect 67
SDR 192 TDI (00000000000000000dff777475c000000000000000000000);
SDR 192 TDI (0000000000000000057f777475c000000000000000000000);
SDR 192 TDI (0000000000000000057f777475c000000000000000000000) TDO(000000000000000000000000000000000150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777475c000000000000000000000);
! 1b4a expect 1b
SDR 192 TDI (00000000000000000dff7774774000000000000000000000);
SDR 192 TDI (0000000000000000057f7774774000000000000000000000);
SDR 192 TDI (0000000000000000057f7774774000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774774000000000000000000000);
! 1b4b expect a0
SDR 192 TDI (00000000000000000dff777477c000000000000000000000);
SDR 192 TDI (0000000000000000057f777477c000000000000000000000);
SDR 192 TDI (0000000000000000057f777477c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777477c000000000000000000000);
! 1b4c expect 70
SDR 192 TDI (00000000000000000dff77747d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77747d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77747d4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77747d4000000000000000000000);
! 1b4d expect 6e
SDR 192 TDI (00000000000000000dff77747dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77747dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77747dc000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77747dc000000000000000000000);
! 1b4e expect 1b
SDR 192 TDI (00000000000000000dff77747f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77747f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77747f4000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77747f4000000000000000000000);
! 1b4f expect 68
SDR 192 TDI (00000000000000000dff77747fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77747fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77747fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77747fc000000000000000000000);
! 1b50 expect 6e
SDR 192 TDI (00000000000000000dff7774d54000000000000000000000);
SDR 192 TDI (0000000000000000057f7774d54000000000000000000000);
SDR 192 TDI (0000000000000000057f7774d54000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774d54000000000000000000000);
! 1b51 expect 1b
SDR 192 TDI (00000000000000000dff7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7774d5c000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774d5c000000000000000000000);
! 1b52 expect 36
SDR 192 TDI (00000000000000000dff7774d74000000000000000000000);
SDR 192 TDI (0000000000000000057f7774d74000000000000000000000);
SDR 192 TDI (0000000000000000057f7774d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774d74000000000000000000000);
! 1b53 expect f3
SDR 192 TDI (00000000000000000dff7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7774d7c000000000000000000000) TDO(0000000000000000000000000000000010500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774d7c000000000000000000000);
! 1b54 expect 2e
SDR 192 TDI (00000000000000000dff7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7774dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774dd4000000000000000000000);
! 1b55 expect 21
SDR 192 TDI (00000000000000000dff7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f7774ddc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774ddc000000000000000000000);
! 1b56 expect e7
SDR 192 TDI (00000000000000000dff7774df4000000000000000000000);
SDR 192 TDI (0000000000000000057f7774df4000000000000000000000);
SDR 192 TDI (0000000000000000057f7774df4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774df4000000000000000000000);
! 1b57 expect 31
SDR 192 TDI (00000000000000000dff7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f7774dfc000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774dfc000000000000000000000);
! 1b58 expect df
SDR 192 TDI (00000000000000000dff7774f54000000000000000000000);
SDR 192 TDI (0000000000000000057f7774f54000000000000000000000);
SDR 192 TDI (0000000000000000057f7774f54000000000000000000000) TDO(0000000000000000000000000000000015500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774f54000000000000000000000);
! 1b59 expect 31
SDR 192 TDI (00000000000000000dff7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f7774f5c000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774f5c000000000000000000000);
! 1b5a expect fc
SDR 192 TDI (00000000000000000dff7774f74000000000000000000000);
SDR 192 TDI (0000000000000000057f7774f74000000000000000000000);
SDR 192 TDI (0000000000000000057f7774f74000000000000000000000) TDO(0000000000000000000000000000000015000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774f74000000000000000000000);
! 1b5b expect 31
SDR 192 TDI (00000000000000000dff7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f7774f7c000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774f7c000000000000000000000);
! 1b5c expect fb
SDR 192 TDI (00000000000000000dff7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f7774fd4000000000000000000000) TDO(0000000000000000000000000000000014500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774fd4000000000000000000000);
! 1b5d expect 36
SDR 192 TDI (00000000000000000dff7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f7774fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774fdc000000000000000000000);
! 1b5e expect 85
SDR 192 TDI (00000000000000000dff7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f7774ff4000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774ff4000000000000000000000);
! 1b5f expect 2e
SDR 192 TDI (00000000000000000dff7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f7774ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff7774ffc000000000000000000000);
! 1b60 expect 22
SDR 192 TDI (00000000000000000dff777c554000000000000000000000);
SDR 192 TDI (0000000000000000057f777c554000000000000000000000);
SDR 192 TDI (0000000000000000057f777c554000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c554000000000000000000000);
! 1b61 expect cf
SDR 192 TDI (00000000000000000dff777c55c000000000000000000000);
SDR 192 TDI (0000000000000000057f777c55c000000000000000000000);
SDR 192 TDI (0000000000000000057f777c55c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c55c000000000000000000000);
! 1b62 expect 09
SDR 192 TDI (00000000000000000dff777c574000000000000000000000);
SDR 192 TDI (0000000000000000057f777c574000000000000000000000);
SDR 192 TDI (0000000000000000057f777c574000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c574000000000000000000000);
! 1b63 expect f9
SDR 192 TDI (00000000000000000dff777c57c000000000000000000000);
SDR 192 TDI (0000000000000000057f777c57c000000000000000000000);
SDR 192 TDI (0000000000000000057f777c57c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c57c000000000000000000000);
! 1b64 expect 44
SDR 192 TDI (00000000000000000dff777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f777c5d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c5d4000000000000000000000);
! 1b65 expect 4f
SDR 192 TDI (00000000000000000dff777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f777c5dc000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c5dc000000000000000000000);
! 1b66 expect 0f
SDR 192 TDI (00000000000000000dff777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f777c5f4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c5f4000000000000000000000);
! 1b67 expect a0
SDR 192 TDI (00000000000000000dff777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f777c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c5fc000000000000000000000);
! 1b68 expect 50
SDR 192 TDI (00000000000000000dff777c754000000000000000000000);
SDR 192 TDI (0000000000000000057f777c754000000000000000000000);
SDR 192 TDI (0000000000000000057f777c754000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c754000000000000000000000);
! 1b69 expect 6e
SDR 192 TDI (00000000000000000dff777c75c000000000000000000000);
SDR 192 TDI (0000000000000000057f777c75c000000000000000000000);
SDR 192 TDI (0000000000000000057f777c75c000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c75c000000000000000000000);
! 1b6a expect 1b
SDR 192 TDI (00000000000000000dff777c774000000000000000000000);
SDR 192 TDI (0000000000000000057f777c774000000000000000000000);
SDR 192 TDI (0000000000000000057f777c774000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c774000000000000000000000);
! 1b6b expect 44
SDR 192 TDI (00000000000000000dff777c77c000000000000000000000);
SDR 192 TDI (0000000000000000057f777c77c000000000000000000000);
SDR 192 TDI (0000000000000000057f777c77c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c77c000000000000000000000);
! 1b6c expect 52
SDR 192 TDI (00000000000000000dff777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f777c7d4000000000000000000000) TDO(000000000000000000000000000000001040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c7d4000000000000000000000);
! 1b6d expect 1b
SDR 192 TDI (00000000000000000dff777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f777c7dc000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c7dc000000000000000000000);
! 1b6e expect 36
SDR 192 TDI (00000000000000000dff777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f777c7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c7f4000000000000000000000);
! 1b6f expect cc
SDR 192 TDI (00000000000000000dff777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f777c7fc000000000000000000000) TDO(0000000000000000000000000000000005000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777c7fc000000000000000000000);
! 1b70 expect 2e
SDR 192 TDI (00000000000000000dff777cd54000000000000000000000);
SDR 192 TDI (0000000000000000057f777cd54000000000000000000000);
SDR 192 TDI (0000000000000000057f777cd54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cd54000000000000000000000);
! 1b71 expect 20
SDR 192 TDI (00000000000000000dff777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f777cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cd5c000000000000000000000);
! 1b72 expect 46
SDR 192 TDI (00000000000000000dff777cd74000000000000000000000);
SDR 192 TDI (0000000000000000057f777cd74000000000000000000000);
SDR 192 TDI (0000000000000000057f777cd74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cd74000000000000000000000);
! 1b73 expect 9d
SDR 192 TDI (00000000000000000dff777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f777cd7c000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cd7c000000000000000000000);
! 1b74 expect 16
SDR 192 TDI (00000000000000000dff777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f777cdd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cdd4000000000000000000000);
! 1b75 expect 46
SDR 192 TDI (00000000000000000dff777cddc000000000000000000000);
SDR 192 TDI (0000000000000000057f777cddc000000000000000000000);
SDR 192 TDI (0000000000000000057f777cddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cddc000000000000000000000);
! 1b76 expect b7
SDR 192 TDI (00000000000000000dff777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f777cdf4000000000000000000000) TDO(000000000000000000000000000000001150000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cdf4000000000000000000000);
! 1b77 expect 0c
SDR 192 TDI (00000000000000000dff777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f777cdfc000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cdfc000000000000000000000);
! 1b78 expect 46
SDR 192 TDI (00000000000000000dff777cf54000000000000000000000);
SDR 192 TDI (0000000000000000057f777cf54000000000000000000000);
SDR 192 TDI (0000000000000000057f777cf54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cf54000000000000000000000);
! 1b79 expect 3a
SDR 192 TDI (00000000000000000dff777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f777cf5c000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cf5c000000000000000000000);
! 1b7a expect 0c
SDR 192 TDI (00000000000000000dff777cf74000000000000000000000);
SDR 192 TDI (0000000000000000057f777cf74000000000000000000000);
SDR 192 TDI (0000000000000000057f777cf74000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cf74000000000000000000000);
! 1b7b expect 44
SDR 192 TDI (00000000000000000dff777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f777cf7c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cf7c000000000000000000000);
! 1b7c expect 4f
SDR 192 TDI (00000000000000000dff777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f777cfd4000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cfd4000000000000000000000);
! 1b7d expect 0f
SDR 192 TDI (00000000000000000dff777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f777cfdc000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cfdc000000000000000000000);
! 1b7e expect 06
SDR 192 TDI (00000000000000000dff777cff4000000000000000000000);
SDR 192 TDI (0000000000000000057f777cff4000000000000000000000);
SDR 192 TDI (0000000000000000057f777cff4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cff4000000000000000000000);
! 1b7f expect 8d
SDR 192 TDI (00000000000000000dff777cffc000000000000000000000);
SDR 192 TDI (0000000000000000057f777cffc000000000000000000000);
SDR 192 TDI (0000000000000000057f777cffc000000000000000000000) TDO(000000000000000000000000000000000510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff777cffc000000000000000000000);
! 1b80 expect 46
SDR 192 TDI (00000000000000000dff77d4554000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4554000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4554000000000000000000000);
! 1b81 expect 85
SDR 192 TDI (00000000000000000dff77d455c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d455c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d455c000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d455c000000000000000000000);
! 1b82 expect 07
SDR 192 TDI (00000000000000000dff77d4574000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4574000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4574000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4574000000000000000000000);
! 1b83 expect 46
SDR 192 TDI (00000000000000000dff77d457c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d457c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d457c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d457c000000000000000000000);
! 1b84 expect 85
SDR 192 TDI (00000000000000000dff77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d45d4000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d45d4000000000000000000000);
! 1b85 expect 07
SDR 192 TDI (00000000000000000dff77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d45dc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d45dc000000000000000000000);
! 1b86 expect 36
SDR 192 TDI (00000000000000000dff77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d45f4000000000000000000000);
! 1b87 expect 23
SDR 192 TDI (00000000000000000dff77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d45fc000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d45fc000000000000000000000);
! 1b88 expect 2e
SDR 192 TDI (00000000000000000dff77d4754000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4754000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4754000000000000000000000);
! 1b89 expect 20
SDR 192 TDI (00000000000000000dff77d475c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d475c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d475c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d475c000000000000000000000);
! 1b8a expect 3e
SDR 192 TDI (00000000000000000dff77d4774000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4774000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4774000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4774000000000000000000000);
! 1b8b expect 01
SDR 192 TDI (00000000000000000dff77d477c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d477c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d477c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d477c000000000000000000000);
! 1b8c expect 36
SDR 192 TDI (00000000000000000dff77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d47d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d47d4000000000000000000000);
! 1b8d expect 54
SDR 192 TDI (00000000000000000dff77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d47dc000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d47dc000000000000000000000);
! 1b8e expect c7
SDR 192 TDI (00000000000000000dff77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d47f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d47f4000000000000000000000);
! 1b8f expect a0
SDR 192 TDI (00000000000000000dff77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d47fc000000000000000000000);
! 1b90 expect 33
SDR 192 TDI (00000000000000000dff77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4d54000000000000000000000) TDO(000000000000000000000000000000001050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4d54000000000000000000000);
! 1b91 expect 2b
SDR 192 TDI (00000000000000000dff77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4d5c000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4d5c000000000000000000000);
! 1b92 expect 44
SDR 192 TDI (00000000000000000dff77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4d74000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4d74000000000000000000000);
! 1b93 expect 1f
SDR 192 TDI (00000000000000000dff77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4d7c000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4d7c000000000000000000000);
! 1b94 expect 0c
SDR 192 TDI (00000000000000000dff77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4dd4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4dd4000000000000000000000);
! 1b95 expect 36
SDR 192 TDI (00000000000000000dff77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4ddc000000000000000000000);
! 1b96 expect 85
SDR 192 TDI (00000000000000000dff77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4df4000000000000000000000) TDO(000000000000000000000000000000000110000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4df4000000000000000000000);
! 1b97 expect 2e
SDR 192 TDI (00000000000000000dff77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4dfc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4dfc000000000000000000000);
! 1b98 expect 22
SDR 192 TDI (00000000000000000dff77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4f54000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4f54000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4f54000000000000000000000);
! 1b99 expect c7
SDR 192 TDI (00000000000000000dff77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4f5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4f5c000000000000000000000);
! 1b9a expect 02
SDR 192 TDI (00000000000000000dff77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4f74000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4f74000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4f74000000000000000000000);
! 1b9b expect 02
SDR 192 TDI (00000000000000000dff77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4f7c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4f7c000000000000000000000);
! 1b9c expect 04
SDR 192 TDI (00000000000000000dff77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4fd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4fd4000000000000000000000);
! 1b9d expect 5e
SDR 192 TDI (00000000000000000dff77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4fdc000000000000000000000) TDO(000000000000000000000000000000001540000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4fdc000000000000000000000);
! 1b9e expect e0
SDR 192 TDI (00000000000000000dff77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4ff4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4ff4000000000000000000000);
! 1b9f expect dd
SDR 192 TDI (00000000000000000dff77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f77d4ffc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77d4ffc000000000000000000000);
! 1ba0 expect 36
SDR 192 TDI (00000000000000000dff77dc554000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc554000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc554000000000000000000000);
! 1ba1 expect 65
SDR 192 TDI (00000000000000000dff77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc55c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc55c000000000000000000000) TDO(000000000000000000000000000000000110000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc55c000000000000000000000);
! 1ba2 expect 2e
SDR 192 TDI (00000000000000000dff77dc574000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc574000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc574000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc574000000000000000000000);
! 1ba3 expect 21
SDR 192 TDI (00000000000000000dff77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc57c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc57c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc57c000000000000000000000);
! 1ba4 expect 0e
SDR 192 TDI (00000000000000000dff77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc5d4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc5d4000000000000000000000);
! 1ba5 expect 02
SDR 192 TDI (00000000000000000dff77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc5dc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc5dc000000000000000000000);
! 1ba6 expect 46
SDR 192 TDI (00000000000000000dff77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc5f4000000000000000000000);
! 1ba7 expect 04
SDR 192 TDI (00000000000000000dff77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc5fc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc5fc000000000000000000000);
! 1ba8 expect 15
SDR 192 TDI (00000000000000000dff77dc754000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc754000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc754000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc754000000000000000000000);
! 1ba9 expect 46
SDR 192 TDI (00000000000000000dff77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc75c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc75c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc75c000000000000000000000);
! 1baa expect 3a
SDR 192 TDI (00000000000000000dff77dc774000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc774000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc774000000000000000000000) TDO(000000000000000000000000000000001440000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc774000000000000000000000);
! 1bab expect 0c
SDR 192 TDI (00000000000000000dff77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc77c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc77c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc77c000000000000000000000);
! 1bac expect 44
SDR 192 TDI (00000000000000000dff77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc7d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc7d4000000000000000000000);
! 1bad expect 4f
SDR 192 TDI (00000000000000000dff77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc7dc000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc7dc000000000000000000000);
! 1bae expect 0f
SDR 192 TDI (00000000000000000dff77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc7f4000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc7f4000000000000000000000);
! 1baf expect 36
SDR 192 TDI (00000000000000000dff77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dc7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dc7fc000000000000000000000);
! 1bb0 expect 7e
SDR 192 TDI (00000000000000000dff77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcd54000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcd54000000000000000000000) TDO(000000000000000000000000000000001540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcd54000000000000000000000);
! 1bb1 expect 3e
SDR 192 TDI (00000000000000000dff77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcd5c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcd5c000000000000000000000);
! 1bb2 expect 00
SDR 192 TDI (00000000000000000dff77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcd74000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcd74000000000000000000000);
! 1bb3 expect 46
SDR 192 TDI (00000000000000000dff77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcd7c000000000000000000000);
! 1bb4 expect e1
SDR 192 TDI (00000000000000000dff77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcdd4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcdd4000000000000000000000);
! 1bb5 expect 08
SDR 192 TDI (00000000000000000dff77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcddc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcddc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcddc000000000000000000000);
! 1bb6 expect 36
SDR 192 TDI (00000000000000000dff77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcdf4000000000000000000000);
! 1bb7 expect 97
SDR 192 TDI (00000000000000000dff77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcdfc000000000000000000000) TDO(000000000000000000000000000000001150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcdfc000000000000000000000);
! 1bb8 expect 2e
SDR 192 TDI (00000000000000000dff77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcf54000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcf54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcf54000000000000000000000);
! 1bb9 expect 20
SDR 192 TDI (00000000000000000dff77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcf5c000000000000000000000);
! 1bba expect c7
SDR 192 TDI (00000000000000000dff77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcf74000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcf74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcf74000000000000000000000);
! 1bbb expect 3c
SDR 192 TDI (00000000000000000dff77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcf7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcf7c000000000000000000000);
! 1bbc expect 98
SDR 192 TDI (00000000000000000dff77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcfd4000000000000000000000) TDO(000000000000000000000000000000001400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcfd4000000000000000000000);
! 1bbd expect 2b
SDR 192 TDI (00000000000000000dff77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcfdc000000000000000000000) TDO(000000000000000000000000000000000450000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcfdc000000000000000000000);
! 1bbe expect 44
SDR 192 TDI (00000000000000000dff77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcff4000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcff4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcff4000000000000000000000);
! 1bbf expect 79
SDR 192 TDI (00000000000000000dff77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcffc000000000000000000000);
SDR 192 TDI (0000000000000000057f77dcffc000000000000000000000) TDO(000000000000000000000000000000001410000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77dcffc000000000000000000000);
! 1bc0 expect 0d
SDR 192 TDI (00000000000000000dff77f4554000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4554000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4554000000000000000000000) TDO(000000000000000000000000000000000510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4554000000000000000000000);
! 1bc1 expect 36
SDR 192 TDI (00000000000000000dff77f455c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f455c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f455c000000000000000000000);
! 1bc2 expect 0c
SDR 192 TDI (00000000000000000dff77f4574000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4574000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4574000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4574000000000000000000000);
! 1bc3 expect 2e
SDR 192 TDI (00000000000000000dff77f457c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f457c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f457c000000000000000000000);
! 1bc4 expect 20
SDR 192 TDI (00000000000000000dff77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f45d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f45d4000000000000000000000);
! 1bc5 expect 46
SDR 192 TDI (00000000000000000dff77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f45dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f45dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f45dc000000000000000000000);
! 1bc6 expect a6
SDR 192 TDI (00000000000000000dff77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f45f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f45f4000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f45f4000000000000000000000);
! 1bc7 expect 16
SDR 192 TDI (00000000000000000dff77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f45fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f45fc000000000000000000000);
! 1bc8 expect 36
SDR 192 TDI (00000000000000000dff77f4754000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4754000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4754000000000000000000000);
! 1bc9 expect 56
SDR 192 TDI (00000000000000000dff77f475c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f475c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f475c000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f475c000000000000000000000);
! 1bca expect c7
SDR 192 TDI (00000000000000000dff77f4774000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4774000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4774000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4774000000000000000000000);
! 1bcb expect a0
SDR 192 TDI (00000000000000000dff77f477c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f477c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f477c000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f477c000000000000000000000);
! 1bcc expect 70
SDR 192 TDI (00000000000000000dff77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f47d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f47d4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f47d4000000000000000000000);
! 1bcd expect 50
SDR 192 TDI (00000000000000000dff77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f47dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f47dc000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f47dc000000000000000000000);
! 1bce expect 1c
SDR 192 TDI (00000000000000000dff77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f47f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f47f4000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f47f4000000000000000000000);
! 1bcf expect 68
SDR 192 TDI (00000000000000000dff77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f47fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f47fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f47fc000000000000000000000);
! 1bd0 expect b4
SDR 192 TDI (00000000000000000dff77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4d54000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4d54000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4d54000000000000000000000);
! 1bd1 expect 0a
SDR 192 TDI (00000000000000000dff77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4d5c000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4d5c000000000000000000000);
! 1bd2 expect 36
SDR 192 TDI (00000000000000000dff77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4d74000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4d74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4d74000000000000000000000);
! 1bd3 expect 0f
SDR 192 TDI (00000000000000000dff77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4d7c000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4d7c000000000000000000000);
! 1bd4 expect c7
SDR 192 TDI (00000000000000000dff77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4dd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4dd4000000000000000000000);
! 1bd5 expect a0
SDR 192 TDI (00000000000000000dff77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4ddc000000000000000000000);
! 1bd6 expect 70
SDR 192 TDI (00000000000000000dff77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4df4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4df4000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4df4000000000000000000000);
! 1bd7 expect e2
SDR 192 TDI (00000000000000000dff77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4dfc000000000000000000000) TDO(0000000000000000000000000000000000400000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4dfc000000000000000000000);
! 1bd8 expect 1b
SDR 192 TDI (00000000000000000dff77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4f54000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4f54000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4f54000000000000000000000);
! 1bd9 expect 1a
SDR 192 TDI (00000000000000000dff77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4f5c000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4f5c000000000000000000000);
! 1bda expect c8
SDR 192 TDI (00000000000000000dff77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4f74000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4f74000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4f74000000000000000000000);
! 1bdb expect 06
SDR 192 TDI (00000000000000000dff77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4f7c000000000000000000000);
! 1bdc expect 00
SDR 192 TDI (00000000000000000dff77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4fd4000000000000000000000);
! 1bdd expect 12
SDR 192 TDI (00000000000000000dff77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4fdc000000000000000000000) TDO(000000000000000000000000000000001040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4fdc000000000000000000000);
! 1bde expect f8
SDR 192 TDI (00000000000000000dff77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4ff4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4ff4000000000000000000000);
! 1bdf expect 44
SDR 192 TDI (00000000000000000dff77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000057f77f4ffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77f4ffc000000000000000000000);
! 1be0 expect f3
SDR 192 TDI (00000000000000000dff77fc554000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc554000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc554000000000000000000000) TDO(0000000000000000000000000000000010500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc554000000000000000000000);
! 1be1 expect 1b
SDR 192 TDI (00000000000000000dff77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc55c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc55c000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc55c000000000000000000000);
! 1be2 expect c8
SDR 192 TDI (00000000000000000dff77fc574000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc574000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc574000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc574000000000000000000000);
! 1be3 expect a8
SDR 192 TDI (00000000000000000dff77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc57c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc57c000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc57c000000000000000000000);
! 1be4 expect 91
SDR 192 TDI (00000000000000000dff77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc5d4000000000000000000000) TDO(000000000000000000000000000000001010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc5d4000000000000000000000);
! 1be5 expect a0
SDR 192 TDI (00000000000000000dff77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc5dc000000000000000000000);
! 1be6 expect 1a
SDR 192 TDI (00000000000000000dff77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc5f4000000000000000000000) TDO(000000000000000000000000000000001440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc5f4000000000000000000000);
! 1be7 expect c8
SDR 192 TDI (00000000000000000dff77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc5fc000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc5fc000000000000000000000);
! 1be8 expect 06
SDR 192 TDI (00000000000000000dff77fc754000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc754000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc754000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc754000000000000000000000);
! 1be9 expect 00
SDR 192 TDI (00000000000000000dff77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc75c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc75c000000000000000000000);
! 1bea expect 88
SDR 192 TDI (00000000000000000dff77fc774000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc774000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc774000000000000000000000) TDO(000000000000000000000000000000000400000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc774000000000000000000000);
! 1beb expect f8
SDR 192 TDI (00000000000000000dff77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc77c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc77c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc77c000000000000000000000);
! 1bec expect 68
SDR 192 TDI (00000000000000000dff77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc7d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc7d4000000000000000000000);
! 1bed expect f0
SDR 192 TDI (00000000000000000dff77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc7dc000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc7dc000000000000000000000);
! 1bee expect 1b
SDR 192 TDI (00000000000000000dff77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc7f4000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc7f4000000000000000000000);
! 1bef expect 08
SDR 192 TDI (00000000000000000dff77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fc7fc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fc7fc000000000000000000000);
! 1bf0 expect a8
SDR 192 TDI (00000000000000000dff77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcd54000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcd54000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcd54000000000000000000000);
! 1bf1 expect 91
SDR 192 TDI (00000000000000000dff77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcd5c000000000000000000000) TDO(000000000000000000000000000000001010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcd5c000000000000000000000);
! 1bf2 expect c8
SDR 192 TDI (00000000000000000dff77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcd74000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcd74000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcd74000000000000000000000);
! 1bf3 expect 36
SDR 192 TDI (00000000000000000dff77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcd7c000000000000000000000);
! 1bf4 expect 0b
SDR 192 TDI (00000000000000000dff77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcdd4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcdd4000000000000000000000);
! 1bf5 expect f9
SDR 192 TDI (00000000000000000dff77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcddc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcddc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcddc000000000000000000000);
! 1bf6 expect 36
SDR 192 TDI (00000000000000000dff77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcdf4000000000000000000000);
! 1bf7 expect 04
SDR 192 TDI (00000000000000000dff77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcdfc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcdfc000000000000000000000);
! 1bf8 expect 26
SDR 192 TDI (00000000000000000dff77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcf54000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcf54000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcf54000000000000000000000);
! 1bf9 expect 1c
SDR 192 TDI (00000000000000000dff77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcf5c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcf5c000000000000000000000);
! 1bfa expect dd
SDR 192 TDI (00000000000000000dff77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcf74000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcf74000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcf74000000000000000000000);
! 1bfb expect 0e
SDR 192 TDI (00000000000000000dff77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcf7c000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcf7c000000000000000000000);
! 1bfc expect 04
SDR 192 TDI (00000000000000000dff77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcfd4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcfd4000000000000000000000);
! 1bfd expect 46
SDR 192 TDI (00000000000000000dff77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcfdc000000000000000000000);
! 1bfe expect 04
SDR 192 TDI (00000000000000000dff77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcff4000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcff4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcff4000000000000000000000);
! 1bff expect 15
SDR 192 TDI (00000000000000000dff77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcffc000000000000000000000);
SDR 192 TDI (0000000000000000057f77fcffc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dff77fcffc000000000000000000000);
! 1c00 expect 46
SDR 192 TDI (00000000000000000ff57754554000000000000000000000);
SDR 192 TDI (000000000000000007757754554000000000000000000000);
SDR 192 TDI (000000000000000007757754554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754554000000000000000000000);
! 1c01 expect b4
SDR 192 TDI (00000000000000000ff5775455c000000000000000000000);
SDR 192 TDI (00000000000000000775775455c000000000000000000000);
SDR 192 TDI (00000000000000000775775455c000000000000000000000) TDO(000000000000000000000000000000001100000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775455c000000000000000000000);
! 1c02 expect 0a
SDR 192 TDI (00000000000000000ff57754574000000000000000000000);
SDR 192 TDI (000000000000000007757754574000000000000000000000);
SDR 192 TDI (000000000000000007757754574000000000000000000000) TDO(000000000000000000000000000000000440000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754574000000000000000000000);
! 1c03 expect 36
SDR 192 TDI (00000000000000000ff5775457c000000000000000000000);
SDR 192 TDI (00000000000000000775775457c000000000000000000000);
SDR 192 TDI (00000000000000000775775457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775457c000000000000000000000);
! 1c04 expect 24
SDR 192 TDI (00000000000000000ff577545d4000000000000000000000);
SDR 192 TDI (0000000000000000077577545d4000000000000000000000);
SDR 192 TDI (0000000000000000077577545d4000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577545d4000000000000000000000);
! 1c05 expect 46
SDR 192 TDI (00000000000000000ff577545dc000000000000000000000);
SDR 192 TDI (0000000000000000077577545dc000000000000000000000);
SDR 192 TDI (0000000000000000077577545dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577545dc000000000000000000000);
! 1c06 expect a6
SDR 192 TDI (00000000000000000ff577545f4000000000000000000000);
SDR 192 TDI (0000000000000000077577545f4000000000000000000000);
SDR 192 TDI (0000000000000000077577545f4000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577545f4000000000000000000000);
! 1c07 expect 16
SDR 192 TDI (00000000000000000ff577545fc000000000000000000000);
SDR 192 TDI (0000000000000000077577545fc000000000000000000000);
SDR 192 TDI (0000000000000000077577545fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577545fc000000000000000000000);
! 1c08 expect 36
SDR 192 TDI (00000000000000000ff57754754000000000000000000000);
SDR 192 TDI (000000000000000007757754754000000000000000000000);
SDR 192 TDI (000000000000000007757754754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754754000000000000000000000);
! 1c09 expect 1c
SDR 192 TDI (00000000000000000ff5775475c000000000000000000000);
SDR 192 TDI (00000000000000000775775475c000000000000000000000);
SDR 192 TDI (00000000000000000775775475c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775475c000000000000000000000);
! 1c0a expect 46
SDR 192 TDI (00000000000000000ff57754774000000000000000000000);
SDR 192 TDI (000000000000000007757754774000000000000000000000);
SDR 192 TDI (000000000000000007757754774000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754774000000000000000000000);
! 1c0b expect 9d
SDR 192 TDI (00000000000000000ff5775477c000000000000000000000);
SDR 192 TDI (00000000000000000775775477c000000000000000000000);
SDR 192 TDI (00000000000000000775775477c000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775477c000000000000000000000);
! 1c0c expect 16
SDR 192 TDI (00000000000000000ff577547d4000000000000000000000);
SDR 192 TDI (0000000000000000077577547d4000000000000000000000);
SDR 192 TDI (0000000000000000077577547d4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577547d4000000000000000000000);
! 1c0d expect 36
SDR 192 TDI (00000000000000000ff577547dc000000000000000000000);
SDR 192 TDI (0000000000000000077577547dc000000000000000000000);
SDR 192 TDI (0000000000000000077577547dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577547dc000000000000000000000);
! 1c0e expect 0c
SDR 192 TDI (00000000000000000ff577547f4000000000000000000000);
SDR 192 TDI (0000000000000000077577547f4000000000000000000000);
SDR 192 TDI (0000000000000000077577547f4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577547f4000000000000000000000);
! 1c0f expect 46
SDR 192 TDI (00000000000000000ff577547fc000000000000000000000);
SDR 192 TDI (0000000000000000077577547fc000000000000000000000);
SDR 192 TDI (0000000000000000077577547fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577547fc000000000000000000000);
! 1c10 expect af
SDR 192 TDI (00000000000000000ff57754d54000000000000000000000);
SDR 192 TDI (000000000000000007757754d54000000000000000000000);
SDR 192 TDI (000000000000000007757754d54000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754d54000000000000000000000);
! 1c11 expect 16
SDR 192 TDI (00000000000000000ff57754d5c000000000000000000000);
SDR 192 TDI (000000000000000007757754d5c000000000000000000000);
SDR 192 TDI (000000000000000007757754d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754d5c000000000000000000000);
! 1c12 expect 46
SDR 192 TDI (00000000000000000ff57754d74000000000000000000000);
SDR 192 TDI (000000000000000007757754d74000000000000000000000);
SDR 192 TDI (000000000000000007757754d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754d74000000000000000000000);
! 1c13 expect cb
SDR 192 TDI (00000000000000000ff57754d7c000000000000000000000);
SDR 192 TDI (000000000000000007757754d7c000000000000000000000);
SDR 192 TDI (000000000000000007757754d7c000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754d7c000000000000000000000);
! 1c14 expect 15
SDR 192 TDI (00000000000000000ff57754dd4000000000000000000000);
SDR 192 TDI (000000000000000007757754dd4000000000000000000000);
SDR 192 TDI (000000000000000007757754dd4000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754dd4000000000000000000000);
! 1c15 expect 36
SDR 192 TDI (00000000000000000ff57754ddc000000000000000000000);
SDR 192 TDI (000000000000000007757754ddc000000000000000000000);
SDR 192 TDI (000000000000000007757754ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754ddc000000000000000000000);
! 1c16 expect 1c
SDR 192 TDI (00000000000000000ff57754df4000000000000000000000);
SDR 192 TDI (000000000000000007757754df4000000000000000000000);
SDR 192 TDI (000000000000000007757754df4000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754df4000000000000000000000);
! 1c17 expect 46
SDR 192 TDI (00000000000000000ff57754dfc000000000000000000000);
SDR 192 TDI (000000000000000007757754dfc000000000000000000000);
SDR 192 TDI (000000000000000007757754dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754dfc000000000000000000000);
! 1c18 expect af
SDR 192 TDI (00000000000000000ff57754f54000000000000000000000);
SDR 192 TDI (000000000000000007757754f54000000000000000000000);
SDR 192 TDI (000000000000000007757754f54000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754f54000000000000000000000);
! 1c19 expect 16
SDR 192 TDI (00000000000000000ff57754f5c000000000000000000000);
SDR 192 TDI (000000000000000007757754f5c000000000000000000000);
SDR 192 TDI (000000000000000007757754f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754f5c000000000000000000000);
! 1c1a expect 46
SDR 192 TDI (00000000000000000ff57754f74000000000000000000000);
SDR 192 TDI (000000000000000007757754f74000000000000000000000);
SDR 192 TDI (000000000000000007757754f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754f74000000000000000000000);
! 1c1b expect 82
SDR 192 TDI (00000000000000000ff57754f7c000000000000000000000);
SDR 192 TDI (000000000000000007757754f7c000000000000000000000);
SDR 192 TDI (000000000000000007757754f7c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754f7c000000000000000000000);
! 1c1c expect 14
SDR 192 TDI (00000000000000000ff57754fd4000000000000000000000);
SDR 192 TDI (000000000000000007757754fd4000000000000000000000);
SDR 192 TDI (000000000000000007757754fd4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754fd4000000000000000000000);
! 1c1d expect 36
SDR 192 TDI (00000000000000000ff57754fdc000000000000000000000);
SDR 192 TDI (000000000000000007757754fdc000000000000000000000);
SDR 192 TDI (000000000000000007757754fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754fdc000000000000000000000);
! 1c1e expect 57
SDR 192 TDI (00000000000000000ff57754ff4000000000000000000000);
SDR 192 TDI (000000000000000007757754ff4000000000000000000000);
SDR 192 TDI (000000000000000007757754ff4000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754ff4000000000000000000000);
! 1c1f expect cf
SDR 192 TDI (00000000000000000ff57754ffc000000000000000000000);
SDR 192 TDI (000000000000000007757754ffc000000000000000000000);
SDR 192 TDI (000000000000000007757754ffc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57754ffc000000000000000000000);
! 1c20 expect 09
SDR 192 TDI (00000000000000000ff5775c554000000000000000000000);
SDR 192 TDI (00000000000000000775775c554000000000000000000000);
SDR 192 TDI (00000000000000000775775c554000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c554000000000000000000000);
! 1c21 expect f9
SDR 192 TDI (00000000000000000ff5775c55c000000000000000000000);
SDR 192 TDI (00000000000000000775775c55c000000000000000000000);
SDR 192 TDI (00000000000000000775775c55c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c55c000000000000000000000);
! 1c22 expect 36
SDR 192 TDI (00000000000000000ff5775c574000000000000000000000);
SDR 192 TDI (00000000000000000775775c574000000000000000000000);
SDR 192 TDI (00000000000000000775775c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c574000000000000000000000);
! 1c23 expect 1c
SDR 192 TDI (00000000000000000ff5775c57c000000000000000000000);
SDR 192 TDI (00000000000000000775775c57c000000000000000000000);
SDR 192 TDI (00000000000000000775775c57c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c57c000000000000000000000);
! 1c24 expect 46
SDR 192 TDI (00000000000000000ff5775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000775775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000775775c5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c5d4000000000000000000000);
! 1c25 expect a6
SDR 192 TDI (00000000000000000ff5775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000775775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000775775c5dc000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c5dc000000000000000000000);
! 1c26 expect 16
SDR 192 TDI (00000000000000000ff5775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000775775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000775775c5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c5f4000000000000000000000);
! 1c27 expect 36
SDR 192 TDI (00000000000000000ff5775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000775775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000775775c5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c5fc000000000000000000000);
! 1c28 expect 24
SDR 192 TDI (00000000000000000ff5775c754000000000000000000000);
SDR 192 TDI (00000000000000000775775c754000000000000000000000);
SDR 192 TDI (00000000000000000775775c754000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c754000000000000000000000);
! 1c29 expect 46
SDR 192 TDI (00000000000000000ff5775c75c000000000000000000000);
SDR 192 TDI (00000000000000000775775c75c000000000000000000000);
SDR 192 TDI (00000000000000000775775c75c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c75c000000000000000000000);
! 1c2a expect af
SDR 192 TDI (00000000000000000ff5775c774000000000000000000000);
SDR 192 TDI (00000000000000000775775c774000000000000000000000);
SDR 192 TDI (00000000000000000775775c774000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c774000000000000000000000);
! 1c2b expect 16
SDR 192 TDI (00000000000000000ff5775c77c000000000000000000000);
SDR 192 TDI (00000000000000000775775c77c000000000000000000000);
SDR 192 TDI (00000000000000000775775c77c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c77c000000000000000000000);
! 1c2c expect 46
SDR 192 TDI (00000000000000000ff5775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000775775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000775775c7d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c7d4000000000000000000000);
! 1c2d expect 13
SDR 192 TDI (00000000000000000ff5775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000775775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000775775c7dc000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c7dc000000000000000000000);
! 1c2e expect 15
SDR 192 TDI (00000000000000000ff5775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000775775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000775775c7f4000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c7f4000000000000000000000);
! 1c2f expect 36
SDR 192 TDI (00000000000000000ff5775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000775775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000775775c7fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775c7fc000000000000000000000);
! 1c30 expect 57
SDR 192 TDI (00000000000000000ff5775cd54000000000000000000000);
SDR 192 TDI (00000000000000000775775cd54000000000000000000000);
SDR 192 TDI (00000000000000000775775cd54000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cd54000000000000000000000);
! 1c31 expect c7
SDR 192 TDI (00000000000000000ff5775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000775775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000775775cd5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cd5c000000000000000000000);
! 1c32 expect 3c
SDR 192 TDI (00000000000000000ff5775cd74000000000000000000000);
SDR 192 TDI (00000000000000000775775cd74000000000000000000000);
SDR 192 TDI (00000000000000000775775cd74000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cd74000000000000000000000);
! 1c33 expect f7
SDR 192 TDI (00000000000000000ff5775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000775775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000775775cd7c000000000000000000000) TDO(0000000000000000000000000000000011500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cd7c000000000000000000000);
! 1c34 expect 44
SDR 192 TDI (00000000000000000ff5775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000775775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000775775cdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cdd4000000000000000000000);
! 1c35 expect a1
SDR 192 TDI (00000000000000000ff5775cddc000000000000000000000);
SDR 192 TDI (00000000000000000775775cddc000000000000000000000);
SDR 192 TDI (00000000000000000775775cddc000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cddc000000000000000000000);
! 1c36 expect 1c
SDR 192 TDI (00000000000000000ff5775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000775775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000775775cdf4000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cdf4000000000000000000000);
! 1c37 expect 36
SDR 192 TDI (00000000000000000ff5775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000775775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000775775cdfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cdfc000000000000000000000);
! 1c38 expect 1c
SDR 192 TDI (00000000000000000ff5775cf54000000000000000000000);
SDR 192 TDI (00000000000000000775775cf54000000000000000000000);
SDR 192 TDI (00000000000000000775775cf54000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cf54000000000000000000000);
! 1c39 expect dd
SDR 192 TDI (00000000000000000ff5775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000775775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000775775cf5c000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cf5c000000000000000000000);
! 1c3a expect 26
SDR 192 TDI (00000000000000000ff5775cf74000000000000000000000);
SDR 192 TDI (00000000000000000775775cf74000000000000000000000);
SDR 192 TDI (00000000000000000775775cf74000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cf74000000000000000000000);
! 1c3b expect 24
SDR 192 TDI (00000000000000000ff5775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000775775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000775775cf7c000000000000000000000) TDO(000000000000000000000000000000000100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cf7c000000000000000000000);
! 1c3c expect 0e
SDR 192 TDI (00000000000000000ff5775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000775775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000775775cfd4000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cfd4000000000000000000000);
! 1c3d expect 04
SDR 192 TDI (00000000000000000ff5775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000775775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000775775cfdc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cfdc000000000000000000000);
! 1c3e expect 46
SDR 192 TDI (00000000000000000ff5775cff4000000000000000000000);
SDR 192 TDI (00000000000000000775775cff4000000000000000000000);
SDR 192 TDI (00000000000000000775775cff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cff4000000000000000000000);
! 1c3f expect 04
SDR 192 TDI (00000000000000000ff5775cffc000000000000000000000);
SDR 192 TDI (00000000000000000775775cffc000000000000000000000);
SDR 192 TDI (00000000000000000775775cffc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5775cffc000000000000000000000);
! 1c40 expect 15
SDR 192 TDI (00000000000000000ff57774554000000000000000000000);
SDR 192 TDI (000000000000000007757774554000000000000000000000);
SDR 192 TDI (000000000000000007757774554000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774554000000000000000000000);
! 1c41 expect 44
SDR 192 TDI (00000000000000000ff5777455c000000000000000000000);
SDR 192 TDI (00000000000000000775777455c000000000000000000000);
SDR 192 TDI (00000000000000000775777455c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777455c000000000000000000000);
! 1c42 expect 08
SDR 192 TDI (00000000000000000ff57774574000000000000000000000);
SDR 192 TDI (000000000000000007757774574000000000000000000000);
SDR 192 TDI (000000000000000007757774574000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774574000000000000000000000);
! 1c43 expect 1c
SDR 192 TDI (00000000000000000ff5777457c000000000000000000000);
SDR 192 TDI (00000000000000000775777457c000000000000000000000);
SDR 192 TDI (00000000000000000775777457c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777457c000000000000000000000);
! 1c44 expect 36
SDR 192 TDI (00000000000000000ff577745d4000000000000000000000);
SDR 192 TDI (0000000000000000077577745d4000000000000000000000);
SDR 192 TDI (0000000000000000077577745d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577745d4000000000000000000000);
! 1c45 expect 0b
SDR 192 TDI (00000000000000000ff577745dc000000000000000000000);
SDR 192 TDI (0000000000000000077577745dc000000000000000000000);
SDR 192 TDI (0000000000000000077577745dc000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577745dc000000000000000000000);
! 1c46 expect c7
SDR 192 TDI (00000000000000000ff577745f4000000000000000000000);
SDR 192 TDI (0000000000000000077577745f4000000000000000000000);
SDR 192 TDI (0000000000000000077577745f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577745f4000000000000000000000);
! 1c47 expect 36
SDR 192 TDI (00000000000000000ff577745fc000000000000000000000);
SDR 192 TDI (0000000000000000077577745fc000000000000000000000);
SDR 192 TDI (0000000000000000077577745fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577745fc000000000000000000000);
! 1c48 expect 1f
SDR 192 TDI (00000000000000000ff57774754000000000000000000000);
SDR 192 TDI (000000000000000007757774754000000000000000000000);
SDR 192 TDI (000000000000000007757774754000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774754000000000000000000000);
! 1c49 expect 87
SDR 192 TDI (00000000000000000ff5777475c000000000000000000000);
SDR 192 TDI (00000000000000000775777475c000000000000000000000);
SDR 192 TDI (00000000000000000775777475c000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777475c000000000000000000000);
! 1c4a expect f8
SDR 192 TDI (00000000000000000ff57774774000000000000000000000);
SDR 192 TDI (000000000000000007757774774000000000000000000000);
SDR 192 TDI (000000000000000007757774774000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774774000000000000000000000);
! 1c4b expect 36
SDR 192 TDI (00000000000000000ff5777477c000000000000000000000);
SDR 192 TDI (00000000000000000775777477c000000000000000000000);
SDR 192 TDI (00000000000000000775777477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777477c000000000000000000000);
! 1c4c expect 1c
SDR 192 TDI (00000000000000000ff577747d4000000000000000000000);
SDR 192 TDI (0000000000000000077577747d4000000000000000000000);
SDR 192 TDI (0000000000000000077577747d4000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577747d4000000000000000000000);
! 1c4d expect 44
SDR 192 TDI (00000000000000000ff577747dc000000000000000000000);
SDR 192 TDI (0000000000000000077577747dc000000000000000000000);
SDR 192 TDI (0000000000000000077577747dc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577747dc000000000000000000000);
! 1c4e expect 9d
SDR 192 TDI (00000000000000000ff577747f4000000000000000000000);
SDR 192 TDI (0000000000000000077577747f4000000000000000000000);
SDR 192 TDI (0000000000000000077577747f4000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577747f4000000000000000000000);
! 1c4f expect 16
SDR 192 TDI (00000000000000000ff577747fc000000000000000000000);
SDR 192 TDI (0000000000000000077577747fc000000000000000000000);
SDR 192 TDI (0000000000000000077577747fc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577747fc000000000000000000000);
! 1c50 expect 06
SDR 192 TDI (00000000000000000ff57774d54000000000000000000000);
SDR 192 TDI (000000000000000007757774d54000000000000000000000);
SDR 192 TDI (000000000000000007757774d54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774d54000000000000000000000);
! 1c51 expect d3
SDR 192 TDI (00000000000000000ff57774d5c000000000000000000000);
SDR 192 TDI (000000000000000007757774d5c000000000000000000000);
SDR 192 TDI (000000000000000007757774d5c000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774d5c000000000000000000000);
! 1c52 expect 16
SDR 192 TDI (00000000000000000ff57774d74000000000000000000000);
SDR 192 TDI (000000000000000007757774d74000000000000000000000);
SDR 192 TDI (000000000000000007757774d74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774d74000000000000000000000);
! 1c53 expect d1
SDR 192 TDI (00000000000000000ff57774d7c000000000000000000000);
SDR 192 TDI (000000000000000007757774d7c000000000000000000000);
SDR 192 TDI (000000000000000007757774d7c000000000000000000000) TDO(0000000000000000000000000000000010100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774d7c000000000000000000000);
! 1c54 expect 44
SDR 192 TDI (00000000000000000ff57774dd4000000000000000000000);
SDR 192 TDI (000000000000000007757774dd4000000000000000000000);
SDR 192 TDI (000000000000000007757774dd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774dd4000000000000000000000);
! 1c55 expect 99
SDR 192 TDI (00000000000000000ff57774ddc000000000000000000000);
SDR 192 TDI (000000000000000007757774ddc000000000000000000000);
SDR 192 TDI (000000000000000007757774ddc000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774ddc000000000000000000000);
! 1c56 expect 06
SDR 192 TDI (00000000000000000ff57774df4000000000000000000000);
SDR 192 TDI (000000000000000007757774df4000000000000000000000);
SDR 192 TDI (000000000000000007757774df4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774df4000000000000000000000);
! 1c57 expect 36
SDR 192 TDI (00000000000000000ff57774dfc000000000000000000000);
SDR 192 TDI (000000000000000007757774dfc000000000000000000000);
SDR 192 TDI (000000000000000007757774dfc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774dfc000000000000000000000);
! 1c58 expect 34
SDR 192 TDI (00000000000000000ff57774f54000000000000000000000);
SDR 192 TDI (000000000000000007757774f54000000000000000000000);
SDR 192 TDI (000000000000000007757774f54000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774f54000000000000000000000);
! 1c59 expect 2e
SDR 192 TDI (00000000000000000ff57774f5c000000000000000000000);
SDR 192 TDI (000000000000000007757774f5c000000000000000000000);
SDR 192 TDI (000000000000000007757774f5c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774f5c000000000000000000000);
! 1c5a expect 20
SDR 192 TDI (00000000000000000ff57774f74000000000000000000000);
SDR 192 TDI (000000000000000007757774f74000000000000000000000);
SDR 192 TDI (000000000000000007757774f74000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774f74000000000000000000000);
! 1c5b expect 46
SDR 192 TDI (00000000000000000ff57774f7c000000000000000000000);
SDR 192 TDI (000000000000000007757774f7c000000000000000000000);
SDR 192 TDI (000000000000000007757774f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774f7c000000000000000000000);
! 1c5c expect 9d
SDR 192 TDI (00000000000000000ff57774fd4000000000000000000000);
SDR 192 TDI (000000000000000007757774fd4000000000000000000000);
SDR 192 TDI (000000000000000007757774fd4000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774fd4000000000000000000000);
! 1c5d expect 16
SDR 192 TDI (00000000000000000ff57774fdc000000000000000000000);
SDR 192 TDI (000000000000000007757774fdc000000000000000000000);
SDR 192 TDI (000000000000000007757774fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774fdc000000000000000000000);
! 1c5e expect 36
SDR 192 TDI (00000000000000000ff57774ff4000000000000000000000);
SDR 192 TDI (000000000000000007757774ff4000000000000000000000);
SDR 192 TDI (000000000000000007757774ff4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774ff4000000000000000000000);
! 1c5f expect 28
SDR 192 TDI (00000000000000000ff57774ffc000000000000000000000);
SDR 192 TDI (000000000000000007757774ffc000000000000000000000);
SDR 192 TDI (000000000000000007757774ffc000000000000000000000) TDO(000000000000000000000000000000000400000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff57774ffc000000000000000000000);
! 1c60 expect 46
SDR 192 TDI (00000000000000000ff5777c554000000000000000000000);
SDR 192 TDI (00000000000000000775777c554000000000000000000000);
SDR 192 TDI (00000000000000000775777c554000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c554000000000000000000000);
! 1c61 expect af
SDR 192 TDI (00000000000000000ff5777c55c000000000000000000000);
SDR 192 TDI (00000000000000000775777c55c000000000000000000000);
SDR 192 TDI (00000000000000000775777c55c000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c55c000000000000000000000);
! 1c62 expect 16
SDR 192 TDI (00000000000000000ff5777c574000000000000000000000);
SDR 192 TDI (00000000000000000775777c574000000000000000000000);
SDR 192 TDI (00000000000000000775777c574000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c574000000000000000000000);
! 1c63 expect 46
SDR 192 TDI (00000000000000000ff5777c57c000000000000000000000);
SDR 192 TDI (00000000000000000775777c57c000000000000000000000);
SDR 192 TDI (00000000000000000775777c57c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c57c000000000000000000000);
! 1c64 expect 1f
SDR 192 TDI (00000000000000000ff5777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000775777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000775777c5d4000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c5d4000000000000000000000);
! 1c65 expect 15
SDR 192 TDI (00000000000000000ff5777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000775777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000775777c5dc000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c5dc000000000000000000000);
! 1c66 expect 36
SDR 192 TDI (00000000000000000ff5777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000775777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000775777c5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c5f4000000000000000000000);
! 1c67 expect 30
SDR 192 TDI (00000000000000000ff5777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000775777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000775777c5fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c5fc000000000000000000000);
! 1c68 expect 46
SDR 192 TDI (00000000000000000ff5777c754000000000000000000000);
SDR 192 TDI (00000000000000000775777c754000000000000000000000);
SDR 192 TDI (00000000000000000775777c754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c754000000000000000000000);
! 1c69 expect af
SDR 192 TDI (00000000000000000ff5777c75c000000000000000000000);
SDR 192 TDI (00000000000000000775777c75c000000000000000000000);
SDR 192 TDI (00000000000000000775777c75c000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c75c000000000000000000000);
! 1c6a expect 16
SDR 192 TDI (00000000000000000ff5777c774000000000000000000000);
SDR 192 TDI (00000000000000000775777c774000000000000000000000);
SDR 192 TDI (00000000000000000775777c774000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c774000000000000000000000);
! 1c6b expect 46
SDR 192 TDI (00000000000000000ff5777c77c000000000000000000000);
SDR 192 TDI (00000000000000000775777c77c000000000000000000000);
SDR 192 TDI (00000000000000000775777c77c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c77c000000000000000000000);
! 1c6c expect 82
SDR 192 TDI (00000000000000000ff5777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000775777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000775777c7d4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c7d4000000000000000000000);
! 1c6d expect 14
SDR 192 TDI (00000000000000000ff5777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000775777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000775777c7dc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c7dc000000000000000000000);
! 1c6e expect 36
SDR 192 TDI (00000000000000000ff5777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000775777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000775777c7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c7f4000000000000000000000);
! 1c6f expect 34
SDR 192 TDI (00000000000000000ff5777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000775777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000775777c7fc000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777c7fc000000000000000000000);
! 1c70 expect 46
SDR 192 TDI (00000000000000000ff5777cd54000000000000000000000);
SDR 192 TDI (00000000000000000775777cd54000000000000000000000);
SDR 192 TDI (00000000000000000775777cd54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cd54000000000000000000000);
! 1c71 expect a6
SDR 192 TDI (00000000000000000ff5777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000775777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000775777cd5c000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cd5c000000000000000000000);
! 1c72 expect 16
SDR 192 TDI (00000000000000000ff5777cd74000000000000000000000);
SDR 192 TDI (00000000000000000775777cd74000000000000000000000);
SDR 192 TDI (00000000000000000775777cd74000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cd74000000000000000000000);
! 1c73 expect 36
SDR 192 TDI (00000000000000000ff5777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000775777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000775777cd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cd7c000000000000000000000);
! 1c74 expect 57
SDR 192 TDI (00000000000000000ff5777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000775777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000775777cdd4000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cdd4000000000000000000000);
! 1c75 expect c7
SDR 192 TDI (00000000000000000ff5777cddc000000000000000000000);
SDR 192 TDI (00000000000000000775777cddc000000000000000000000);
SDR 192 TDI (00000000000000000775777cddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cddc000000000000000000000);
! 1c76 expect 14
SDR 192 TDI (00000000000000000ff5777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000775777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000775777cdf4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cdf4000000000000000000000);
! 1c77 expect 10
SDR 192 TDI (00000000000000000ff5777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000775777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000775777cdfc000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cdfc000000000000000000000);
! 1c78 expect f8
SDR 192 TDI (00000000000000000ff5777cf54000000000000000000000);
SDR 192 TDI (00000000000000000775777cf54000000000000000000000);
SDR 192 TDI (00000000000000000775777cf54000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cf54000000000000000000000);
! 1c79 expect 46
SDR 192 TDI (00000000000000000ff5777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000775777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000775777cf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cf5c000000000000000000000);
! 1c7a expect f9
SDR 192 TDI (00000000000000000ff5777cf74000000000000000000000);
SDR 192 TDI (00000000000000000775777cf74000000000000000000000);
SDR 192 TDI (00000000000000000775777cf74000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cf74000000000000000000000);
! 1c7b expect 13
SDR 192 TDI (00000000000000000ff5777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000775777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000775777cf7c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cf7c000000000000000000000);
! 1c7c expect 36
SDR 192 TDI (00000000000000000ff5777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000775777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000775777cfd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cfd4000000000000000000000);
! 1c7d expect 53
SDR 192 TDI (00000000000000000ff5777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000775777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000775777cfdc000000000000000000000) TDO(000000000000000000000000000000001050000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cfdc000000000000000000000);
! 1c7e expect 3e
SDR 192 TDI (00000000000000000ff5777cff4000000000000000000000);
SDR 192 TDI (00000000000000000775777cff4000000000000000000000);
SDR 192 TDI (00000000000000000775777cff4000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cff4000000000000000000000);
! 1c7f expect 00
SDR 192 TDI (00000000000000000ff5777cffc000000000000000000000);
SDR 192 TDI (00000000000000000775777cffc000000000000000000000);
SDR 192 TDI (00000000000000000775777cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff5777cffc000000000000000000000);
! 1c80 expect 36
SDR 192 TDI (00000000000000000ff577d4554000000000000000000000);
SDR 192 TDI (0000000000000000077577d4554000000000000000000000);
SDR 192 TDI (0000000000000000077577d4554000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4554000000000000000000000);
! 1c81 expect 57
SDR 192 TDI (00000000000000000ff577d455c000000000000000000000);
SDR 192 TDI (0000000000000000077577d455c000000000000000000000);
SDR 192 TDI (0000000000000000077577d455c000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d455c000000000000000000000);
! 1c82 expect 3e
SDR 192 TDI (00000000000000000ff577d4574000000000000000000000);
SDR 192 TDI (0000000000000000077577d4574000000000000000000000);
SDR 192 TDI (0000000000000000077577d4574000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4574000000000000000000000);
! 1c83 expect 00
SDR 192 TDI (00000000000000000ff577d457c000000000000000000000);
SDR 192 TDI (0000000000000000077577d457c000000000000000000000);
SDR 192 TDI (0000000000000000077577d457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d457c000000000000000000000);
! 1c84 expect 46
SDR 192 TDI (00000000000000000ff577d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077577d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077577d45d4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d45d4000000000000000000000);
! 1c85 expect 2d
SDR 192 TDI (00000000000000000ff577d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077577d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077577d45dc000000000000000000000) TDO(000000000000000000000000000000000510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d45dc000000000000000000000);
! 1c86 expect 14
SDR 192 TDI (00000000000000000ff577d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077577d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077577d45f4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d45f4000000000000000000000);
! 1c87 expect 36
SDR 192 TDI (00000000000000000ff577d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077577d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077577d45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d45fc000000000000000000000);
! 1c88 expect 57
SDR 192 TDI (00000000000000000ff577d4754000000000000000000000);
SDR 192 TDI (0000000000000000077577d4754000000000000000000000);
SDR 192 TDI (0000000000000000077577d4754000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4754000000000000000000000);
! 1c89 expect c7
SDR 192 TDI (00000000000000000ff577d475c000000000000000000000);
SDR 192 TDI (0000000000000000077577d475c000000000000000000000);
SDR 192 TDI (0000000000000000077577d475c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d475c000000000000000000000);
! 1c8a expect 04
SDR 192 TDI (00000000000000000ff577d4774000000000000000000000);
SDR 192 TDI (0000000000000000077577d4774000000000000000000000);
SDR 192 TDI (0000000000000000077577d4774000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4774000000000000000000000);
! 1c8b expect 10
SDR 192 TDI (00000000000000000ff577d477c000000000000000000000);
SDR 192 TDI (0000000000000000077577d477c000000000000000000000);
SDR 192 TDI (0000000000000000077577d477c000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d477c000000000000000000000);
! 1c8c expect f8
SDR 192 TDI (00000000000000000ff577d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077577d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077577d47d4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d47d4000000000000000000000);
! 1c8d expect 36
SDR 192 TDI (00000000000000000ff577d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077577d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077577d47dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d47dc000000000000000000000);
! 1c8e expect 34
SDR 192 TDI (00000000000000000ff577d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077577d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077577d47f4000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d47f4000000000000000000000);
! 1c8f expect 46
SDR 192 TDI (00000000000000000ff577d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077577d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077577d47fc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d47fc000000000000000000000);
! 1c90 expect af
SDR 192 TDI (00000000000000000ff577d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077577d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077577d4d54000000000000000000000) TDO(000000000000000000000000000000000550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4d54000000000000000000000);
! 1c91 expect 16
SDR 192 TDI (00000000000000000ff577d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077577d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077577d4d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4d5c000000000000000000000);
! 1c92 expect 46
SDR 192 TDI (00000000000000000ff577d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077577d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077577d4d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4d74000000000000000000000);
! 1c93 expect 13
SDR 192 TDI (00000000000000000ff577d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077577d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077577d4d7c000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4d7c000000000000000000000);
! 1c94 expect 15
SDR 192 TDI (00000000000000000ff577d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077577d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077577d4dd4000000000000000000000) TDO(000000000000000000000000000000001110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4dd4000000000000000000000);
! 1c95 expect 36
SDR 192 TDI (00000000000000000ff577d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077577d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077577d4ddc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4ddc000000000000000000000);
! 1c96 expect 34
SDR 192 TDI (00000000000000000ff577d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077577d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077577d4df4000000000000000000000) TDO(000000000000000000000000000000001100000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4df4000000000000000000000);
! 1c97 expect 46
SDR 192 TDI (00000000000000000ff577d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077577d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077577d4dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4dfc000000000000000000000);
! 1c98 expect a6
SDR 192 TDI (00000000000000000ff577d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077577d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077577d4f54000000000000000000000) TDO(000000000000000000000000000000000140000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4f54000000000000000000000);
! 1c99 expect 16
SDR 192 TDI (00000000000000000ff577d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077577d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077577d4f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4f5c000000000000000000000);
! 1c9a expect 36
SDR 192 TDI (00000000000000000ff577d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077577d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077577d4f74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4f74000000000000000000000);
! 1c9b expect 57
SDR 192 TDI (00000000000000000ff577d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077577d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077577d4f7c000000000000000000000) TDO(000000000000000000000000000000001150000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4f7c000000000000000000000);
! 1c9c expect c7
SDR 192 TDI (00000000000000000ff577d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077577d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077577d4fd4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4fd4000000000000000000000);
! 1c9d expect 14
SDR 192 TDI (00000000000000000ff577d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077577d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077577d4fdc000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4fdc000000000000000000000);
! 1c9e expect 10
SDR 192 TDI (00000000000000000ff577d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077577d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077577d4ff4000000000000000000000) TDO(000000000000000000000000000000001000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4ff4000000000000000000000);
! 1c9f expect f8
SDR 192 TDI (00000000000000000ff577d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077577d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077577d4ffc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577d4ffc000000000000000000000);
! 1ca0 expect 07
SDR 192 TDI (00000000000000000ff577dc554000000000000000000000);
SDR 192 TDI (0000000000000000077577dc554000000000000000000000);
SDR 192 TDI (0000000000000000077577dc554000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc554000000000000000000000);
! 1ca1 expect 70
SDR 192 TDI (00000000000000000ff577dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077577dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077577dc55c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc55c000000000000000000000);
! 1ca2 expect 44
SDR 192 TDI (00000000000000000ff577dc574000000000000000000000);
SDR 192 TDI (0000000000000000077577dc574000000000000000000000);
SDR 192 TDI (0000000000000000077577dc574000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc574000000000000000000000);
! 1ca3 expect 1c
SDR 192 TDI (00000000000000000ff577dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077577dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077577dc57c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc57c000000000000000000000);
! 1ca4 expect 31
SDR 192 TDI (00000000000000000ff577dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077577dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077577dc5d4000000000000000000000) TDO(000000000000000000000000000000001010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc5d4000000000000000000000);
! 1ca5 expect c7
SDR 192 TDI (00000000000000000ff577dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077577dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077577dc5dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc5dc000000000000000000000);
! 1ca6 expect a0
SDR 192 TDI (00000000000000000ff577dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077577dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077577dc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc5f4000000000000000000000);
! 1ca7 expect 68
SDR 192 TDI (00000000000000000ff577dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077577dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077577dc5fc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc5fc000000000000000000000);
! 1ca8 expect 44
SDR 192 TDI (00000000000000000ff577dc754000000000000000000000);
SDR 192 TDI (0000000000000000077577dc754000000000000000000000);
SDR 192 TDI (0000000000000000077577dc754000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc754000000000000000000000);
! 1ca9 expect 1c
SDR 192 TDI (00000000000000000ff577dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077577dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077577dc75c000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc75c000000000000000000000);
! 1caa expect 44
SDR 192 TDI (00000000000000000ff577dc774000000000000000000000);
SDR 192 TDI (0000000000000000077577dc774000000000000000000000);
SDR 192 TDI (0000000000000000077577dc774000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc774000000000000000000000);
! 1cab expect 37
SDR 192 TDI (00000000000000000ff577dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077577dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077577dc77c000000000000000000000) TDO(000000000000000000000000000000001150000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc77c000000000000000000000);
! 1cac expect 1c
SDR 192 TDI (00000000000000000ff577dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077577dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077577dc7d4000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc7d4000000000000000000000);
! 1cad expect 36
SDR 192 TDI (00000000000000000ff577dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077577dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077577dc7dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc7dc000000000000000000000);
! 1cae expect 56
SDR 192 TDI (00000000000000000ff577dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077577dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077577dc7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc7f4000000000000000000000);
! 1caf expect 2e
SDR 192 TDI (00000000000000000ff577dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077577dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077577dc7fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dc7fc000000000000000000000);
! 1cb0 expect 20
SDR 192 TDI (00000000000000000ff577dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077577dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077577dcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcd54000000000000000000000);
! 1cb1 expect c7
SDR 192 TDI (00000000000000000ff577dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077577dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077577dcd5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcd5c000000000000000000000);
! 1cb2 expect a0
SDR 192 TDI (00000000000000000ff577dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077577dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077577dcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcd74000000000000000000000);
! 1cb3 expect 70
SDR 192 TDI (00000000000000000ff577dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077577dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077577dcd7c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcd7c000000000000000000000);
! 1cb4 expect 0b
SDR 192 TDI (00000000000000000ff577dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077577dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077577dcdd4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcdd4000000000000000000000);
! 1cb5 expect 1d
SDR 192 TDI (00000000000000000ff577dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077577dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077577dcddc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcddc000000000000000000000);
! 1cb6 expect 46
SDR 192 TDI (00000000000000000ff577dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077577dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077577dcdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcdf4000000000000000000000);
! 1cb7 expect f9
SDR 192 TDI (00000000000000000ff577dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077577dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077577dcdfc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcdfc000000000000000000000);
! 1cb8 expect 13
SDR 192 TDI (00000000000000000ff577dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077577dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077577dcf54000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcf54000000000000000000000);
! 1cb9 expect 36
SDR 192 TDI (00000000000000000ff577dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077577dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077577dcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcf5c000000000000000000000);
! 1cba expect 54
SDR 192 TDI (00000000000000000ff577dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077577dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077577dcf74000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcf74000000000000000000000);
! 1cbb expect c7
SDR 192 TDI (00000000000000000ff577dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077577dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077577dcf7c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcf7c000000000000000000000);
! 1cbc expect 14
SDR 192 TDI (00000000000000000ff577dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077577dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077577dcfd4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcfd4000000000000000000000);
! 1cbd expect 01
SDR 192 TDI (00000000000000000ff577dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077577dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077577dcfdc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcfdc000000000000000000000);
! 1cbe expect 02
SDR 192 TDI (00000000000000000ff577dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077577dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077577dcff4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcff4000000000000000000000);
! 1cbf expect 02
SDR 192 TDI (00000000000000000ff577dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077577dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077577dcffc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577dcffc000000000000000000000);
! 1cc0 expect d0
SDR 192 TDI (00000000000000000ff577f4554000000000000000000000);
SDR 192 TDI (0000000000000000077577f4554000000000000000000000);
SDR 192 TDI (0000000000000000077577f4554000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4554000000000000000000000);
! 1cc1 expect 36
SDR 192 TDI (00000000000000000ff577f455c000000000000000000000);
SDR 192 TDI (0000000000000000077577f455c000000000000000000000);
SDR 192 TDI (0000000000000000077577f455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f455c000000000000000000000);
! 1cc2 expect 83
SDR 192 TDI (00000000000000000ff577f4574000000000000000000000);
SDR 192 TDI (0000000000000000077577f4574000000000000000000000);
SDR 192 TDI (0000000000000000077577f4574000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4574000000000000000000000);
! 1cc3 expect 2e
SDR 192 TDI (00000000000000000ff577f457c000000000000000000000);
SDR 192 TDI (0000000000000000077577f457c000000000000000000000);
SDR 192 TDI (0000000000000000077577f457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f457c000000000000000000000);
! 1cc4 expect 22
SDR 192 TDI (00000000000000000ff577f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077577f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077577f45d4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f45d4000000000000000000000);
! 1cc5 expect c7
SDR 192 TDI (00000000000000000ff577f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077577f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077577f45dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f45dc000000000000000000000);
! 1cc6 expect 2c
SDR 192 TDI (00000000000000000ff577f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077577f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077577f45f4000000000000000000000) TDO(000000000000000000000000000000000500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f45f4000000000000000000000);
! 1cc7 expect ff
SDR 192 TDI (00000000000000000ff577f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077577f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077577f45fc000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f45fc000000000000000000000);
! 1cc8 expect 02
SDR 192 TDI (00000000000000000ff577f4754000000000000000000000);
SDR 192 TDI (0000000000000000077577f4754000000000000000000000);
SDR 192 TDI (0000000000000000077577f4754000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4754000000000000000000000);
! 1cc9 expect 02
SDR 192 TDI (00000000000000000ff577f475c000000000000000000000);
SDR 192 TDI (0000000000000000077577f475c000000000000000000000);
SDR 192 TDI (0000000000000000077577f475c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f475c000000000000000000000);
! 1cca expect 04
SDR 192 TDI (00000000000000000ff577f4774000000000000000000000);
SDR 192 TDI (0000000000000000077577f4774000000000000000000000);
SDR 192 TDI (0000000000000000077577f4774000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4774000000000000000000000);
! 1ccb expect 50
SDR 192 TDI (00000000000000000ff577f477c000000000000000000000);
SDR 192 TDI (0000000000000000077577f477c000000000000000000000);
SDR 192 TDI (0000000000000000077577f477c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f477c000000000000000000000);
! 1ccc expect 2e
SDR 192 TDI (00000000000000000ff577f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077577f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077577f47d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f47d4000000000000000000000);
! 1ccd expect 22
SDR 192 TDI (00000000000000000ff577f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077577f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077577f47dc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f47dc000000000000000000000);
! 1cce expect f0
SDR 192 TDI (00000000000000000ff577f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077577f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077577f47f4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f47f4000000000000000000000);
! 1ccf expect 30
SDR 192 TDI (00000000000000000ff577f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077577f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077577f47fc000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f47fc000000000000000000000);
! 1cd0 expect 30
SDR 192 TDI (00000000000000000ff577f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077577f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077577f4d54000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4d54000000000000000000000);
! 1cd1 expect c7
SDR 192 TDI (00000000000000000ff577f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077577f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077577f4d5c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4d5c000000000000000000000);
! 1cd2 expect 82
SDR 192 TDI (00000000000000000ff577f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077577f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077577f4d74000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4d74000000000000000000000);
! 1cd3 expect f0
SDR 192 TDI (00000000000000000ff577f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077577f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077577f4d7c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4d7c000000000000000000000);
! 1cd4 expect 2e
SDR 192 TDI (00000000000000000ff577f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077577f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077577f4dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4dd4000000000000000000000);
! 1cd5 expect 23
SDR 192 TDI (00000000000000000ff577f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077577f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077577f4ddc000000000000000000000) TDO(000000000000000000000000000000000050000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4ddc000000000000000000000);
! 1cd6 expect 44
SDR 192 TDI (00000000000000000ff577f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077577f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077577f4df4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4df4000000000000000000000);
! 1cd7 expect 9d
SDR 192 TDI (00000000000000000ff577f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077577f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077577f4dfc000000000000000000000) TDO(000000000000000000000000000000001510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4dfc000000000000000000000);
! 1cd8 expect 16
SDR 192 TDI (00000000000000000ff577f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077577f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077577f4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4f54000000000000000000000);
! 1cd9 expect 36
SDR 192 TDI (00000000000000000ff577f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077577f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077577f4f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4f5c000000000000000000000);
! 1cda expect 82
SDR 192 TDI (00000000000000000ff577f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077577f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077577f4f74000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4f74000000000000000000000);
! 1cdb expect 2e
SDR 192 TDI (00000000000000000ff577f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077577f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077577f4f7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4f7c000000000000000000000);
! 1cdc expect 22
SDR 192 TDI (00000000000000000ff577f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077577f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077577f4fd4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4fd4000000000000000000000);
! 1cdd expect cf
SDR 192 TDI (00000000000000000ff577f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077577f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077577f4fdc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4fdc000000000000000000000);
! 1cde expect 08
SDR 192 TDI (00000000000000000ff577f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077577f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077577f4ff4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4ff4000000000000000000000);
! 1cdf expect f9
SDR 192 TDI (00000000000000000ff577f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077577f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077577f4ffc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577f4ffc000000000000000000000);
! 1ce0 expect 16
SDR 192 TDI (00000000000000000ff577fc554000000000000000000000);
SDR 192 TDI (0000000000000000077577fc554000000000000000000000);
SDR 192 TDI (0000000000000000077577fc554000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc554000000000000000000000);
! 1ce1 expect 02
SDR 192 TDI (00000000000000000ff577fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077577fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077577fc55c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc55c000000000000000000000);
! 1ce2 expect 36
SDR 192 TDI (00000000000000000ff577fc574000000000000000000000);
SDR 192 TDI (0000000000000000077577fc574000000000000000000000);
SDR 192 TDI (0000000000000000077577fc574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc574000000000000000000000);
! 1ce3 expect 4c
SDR 192 TDI (00000000000000000ff577fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077577fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077577fc57c000000000000000000000) TDO(000000000000000000000000000000000500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc57c000000000000000000000);
! 1ce4 expect 2e
SDR 192 TDI (00000000000000000ff577fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077577fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077577fc5d4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc5d4000000000000000000000);
! 1ce5 expect 22
SDR 192 TDI (00000000000000000ff577fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077577fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077577fc5dc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc5dc000000000000000000000);
! 1ce6 expect 46
SDR 192 TDI (00000000000000000ff577fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077577fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077577fc5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc5f4000000000000000000000);
! 1ce7 expect a5
SDR 192 TDI (00000000000000000ff577fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077577fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077577fc5fc000000000000000000000) TDO(000000000000000000000000000000000110000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc5fc000000000000000000000);
! 1ce8 expect 0b
SDR 192 TDI (00000000000000000ff577fc754000000000000000000000);
SDR 192 TDI (0000000000000000077577fc754000000000000000000000);
SDR 192 TDI (0000000000000000077577fc754000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc754000000000000000000000);
! 1ce9 expect 1e
SDR 192 TDI (00000000000000000ff577fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077577fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077577fc75c000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc75c000000000000000000000);
! 1cea expect 21
SDR 192 TDI (00000000000000000ff577fc774000000000000000000000);
SDR 192 TDI (0000000000000000077577fc774000000000000000000000);
SDR 192 TDI (0000000000000000077577fc774000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc774000000000000000000000);
! 1ceb expect 26
SDR 192 TDI (00000000000000000ff577fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077577fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077577fc77c000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc77c000000000000000000000);
! 1cec expect 50
SDR 192 TDI (00000000000000000ff577fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077577fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077577fc7d4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc7d4000000000000000000000);
! 1ced expect 46
SDR 192 TDI (00000000000000000ff577fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077577fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077577fc7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc7dc000000000000000000000);
! 1cee expect dd
SDR 192 TDI (00000000000000000ff577fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077577fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077577fc7f4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc7f4000000000000000000000);
! 1cef expect 06
SDR 192 TDI (00000000000000000ff577fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077577fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077577fc7fc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fc7fc000000000000000000000);
! 1cf0 expect 68
SDR 192 TDI (00000000000000000ff577fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077577fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077577fcd54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcd54000000000000000000000);
! 1cf1 expect 01
SDR 192 TDI (00000000000000000ff577fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077577fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077577fcd5c000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcd5c000000000000000000000);
! 1cf2 expect 1d
SDR 192 TDI (00000000000000000ff577fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077577fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077577fcd74000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcd74000000000000000000000);
! 1cf3 expect 36
SDR 192 TDI (00000000000000000ff577fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077577fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077577fcd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcd7c000000000000000000000);
! 1cf4 expect 82
SDR 192 TDI (00000000000000000ff577fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077577fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077577fcdd4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcdd4000000000000000000000);
! 1cf5 expect 2e
SDR 192 TDI (00000000000000000ff577fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077577fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077577fcddc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcddc000000000000000000000);
! 1cf6 expect 22
SDR 192 TDI (00000000000000000ff577fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077577fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077577fcdf4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcdf4000000000000000000000);
! 1cf7 expect c7
SDR 192 TDI (00000000000000000ff577fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077577fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077577fcdfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcdfc000000000000000000000);
! 1cf8 expect 36
SDR 192 TDI (00000000000000000ff577fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077577fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077577fcf54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcf54000000000000000000000);
! 1cf9 expect 3d
SDR 192 TDI (00000000000000000ff577fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077577fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077577fcf5c000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcf5c000000000000000000000);
! 1cfa expect bf
SDR 192 TDI (00000000000000000ff577fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077577fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077577fcf74000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcf74000000000000000000000);
! 1cfb expect 48
SDR 192 TDI (00000000000000000ff577fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077577fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077577fcf7c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcf7c000000000000000000000);
! 1cfc expect d9
SDR 192 TDI (00000000000000000ff577fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077577fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077577fcfd4000000000000000000000) TDO(0000000000000000000000000000000014100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcfd4000000000000000000000);
! 1cfd expect 1c
SDR 192 TDI (00000000000000000ff577fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077577fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077577fcfdc000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcfdc000000000000000000000);
! 1cfe expect 44
SDR 192 TDI (00000000000000000ff577fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077577fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077577fcff4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcff4000000000000000000000);
! 1cff expect 87
SDR 192 TDI (00000000000000000ff577fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077577fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077577fcffc000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff577fcffc000000000000000000000);
! 1d00 expect 0b
SDR 192 TDI (00000000000000000ff77754554000000000000000000000);
SDR 192 TDI (000000000000000007777754554000000000000000000000);
SDR 192 TDI (000000000000000007777754554000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754554000000000000000000000);
! 1d01 expect 36
SDR 192 TDI (00000000000000000ff7775455c000000000000000000000);
SDR 192 TDI (00000000000000000777775455c000000000000000000000);
SDR 192 TDI (00000000000000000777775455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775455c000000000000000000000);
! 1d02 expect 82
SDR 192 TDI (00000000000000000ff77754574000000000000000000000);
SDR 192 TDI (000000000000000007777754574000000000000000000000);
SDR 192 TDI (000000000000000007777754574000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754574000000000000000000000);
! 1d03 expect 2e
SDR 192 TDI (00000000000000000ff7775457c000000000000000000000);
SDR 192 TDI (00000000000000000777775457c000000000000000000000);
SDR 192 TDI (00000000000000000777775457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775457c000000000000000000000);
! 1d04 expect 22
SDR 192 TDI (00000000000000000ff777545d4000000000000000000000);
SDR 192 TDI (0000000000000000077777545d4000000000000000000000);
SDR 192 TDI (0000000000000000077777545d4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777545d4000000000000000000000);
! 1d05 expect a8
SDR 192 TDI (00000000000000000ff777545dc000000000000000000000);
SDR 192 TDI (0000000000000000077777545dc000000000000000000000);
SDR 192 TDI (0000000000000000077777545dc000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777545dc000000000000000000000);
! 1d06 expect 9f
SDR 192 TDI (00000000000000000ff777545f4000000000000000000000);
SDR 192 TDI (0000000000000000077777545f4000000000000000000000);
SDR 192 TDI (0000000000000000077777545f4000000000000000000000) TDO(000000000000000000000000000000001550000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777545f4000000000000000000000);
! 1d07 expect f8
SDR 192 TDI (00000000000000000ff777545fc000000000000000000000);
SDR 192 TDI (0000000000000000077777545fc000000000000000000000);
SDR 192 TDI (0000000000000000077777545fc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777545fc000000000000000000000);
! 1d08 expect 44
SDR 192 TDI (00000000000000000ff77754754000000000000000000000);
SDR 192 TDI (000000000000000007777754754000000000000000000000);
SDR 192 TDI (000000000000000007777754754000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754754000000000000000000000);
! 1d09 expect 94
SDR 192 TDI (00000000000000000ff7775475c000000000000000000000);
SDR 192 TDI (00000000000000000777775475c000000000000000000000);
SDR 192 TDI (00000000000000000777775475c000000000000000000000) TDO(000000000000000000000000000000001100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775475c000000000000000000000);
! 1d0a expect 0b
SDR 192 TDI (00000000000000000ff77754774000000000000000000000);
SDR 192 TDI (000000000000000007777754774000000000000000000000);
SDR 192 TDI (000000000000000007777754774000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754774000000000000000000000);
! 1d0b expect 06
SDR 192 TDI (00000000000000000ff7775477c000000000000000000000);
SDR 192 TDI (00000000000000000777775477c000000000000000000000);
SDR 192 TDI (00000000000000000777775477c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775477c000000000000000000000);
! 1d0c expect cf
SDR 192 TDI (00000000000000000ff777547d4000000000000000000000);
SDR 192 TDI (0000000000000000077777547d4000000000000000000000);
SDR 192 TDI (0000000000000000077777547d4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777547d4000000000000000000000);
! 1d0d expect 16
SDR 192 TDI (00000000000000000ff777547dc000000000000000000000);
SDR 192 TDI (0000000000000000077777547dc000000000000000000000);
SDR 192 TDI (0000000000000000077777547dc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777547dc000000000000000000000);
! 1d0e expect d2
SDR 192 TDI (00000000000000000ff777547f4000000000000000000000);
SDR 192 TDI (0000000000000000077777547f4000000000000000000000);
SDR 192 TDI (0000000000000000077777547f4000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777547f4000000000000000000000);
! 1d0f expect 44
SDR 192 TDI (00000000000000000ff777547fc000000000000000000000);
SDR 192 TDI (0000000000000000077777547fc000000000000000000000);
SDR 192 TDI (0000000000000000077777547fc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777547fc000000000000000000000);
! 1d10 expect 99
SDR 192 TDI (00000000000000000ff77754d54000000000000000000000);
SDR 192 TDI (000000000000000007777754d54000000000000000000000);
SDR 192 TDI (000000000000000007777754d54000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754d54000000000000000000000);
! 1d11 expect 06
SDR 192 TDI (00000000000000000ff77754d5c000000000000000000000);
SDR 192 TDI (000000000000000007777754d5c000000000000000000000);
SDR 192 TDI (000000000000000007777754d5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754d5c000000000000000000000);
! 1d12 expect 46
SDR 192 TDI (00000000000000000ff77754d74000000000000000000000);
SDR 192 TDI (000000000000000007777754d74000000000000000000000);
SDR 192 TDI (000000000000000007777754d74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754d74000000000000000000000);
! 1d13 expect b7
SDR 192 TDI (00000000000000000ff77754d7c000000000000000000000);
SDR 192 TDI (000000000000000007777754d7c000000000000000000000);
SDR 192 TDI (000000000000000007777754d7c000000000000000000000) TDO(000000000000000000000000000000001150000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754d7c000000000000000000000);
! 1d14 expect 0c
SDR 192 TDI (00000000000000000ff77754dd4000000000000000000000);
SDR 192 TDI (000000000000000007777754dd4000000000000000000000);
SDR 192 TDI (000000000000000007777754dd4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754dd4000000000000000000000);
! 1d15 expect 44
SDR 192 TDI (00000000000000000ff77754ddc000000000000000000000);
SDR 192 TDI (000000000000000007777754ddc000000000000000000000);
SDR 192 TDI (000000000000000007777754ddc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754ddc000000000000000000000);
! 1d16 expect 1d
SDR 192 TDI (00000000000000000ff77754df4000000000000000000000);
SDR 192 TDI (000000000000000007777754df4000000000000000000000);
SDR 192 TDI (000000000000000007777754df4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754df4000000000000000000000);
! 1d17 expect 1d
SDR 192 TDI (00000000000000000ff77754dfc000000000000000000000);
SDR 192 TDI (000000000000000007777754dfc000000000000000000000);
SDR 192 TDI (000000000000000007777754dfc000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754dfc000000000000000000000);
! 1d18 expect 36
SDR 192 TDI (00000000000000000ff77754f54000000000000000000000);
SDR 192 TDI (000000000000000007777754f54000000000000000000000);
SDR 192 TDI (000000000000000007777754f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754f54000000000000000000000);
! 1d19 expect 82
SDR 192 TDI (00000000000000000ff77754f5c000000000000000000000);
SDR 192 TDI (000000000000000007777754f5c000000000000000000000);
SDR 192 TDI (000000000000000007777754f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754f5c000000000000000000000);
! 1d1a expect 44
SDR 192 TDI (00000000000000000ff77754f74000000000000000000000);
SDR 192 TDI (000000000000000007777754f74000000000000000000000);
SDR 192 TDI (000000000000000007777754f74000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754f74000000000000000000000);
! 1d1b expect 1f
SDR 192 TDI (00000000000000000ff77754f7c000000000000000000000);
SDR 192 TDI (000000000000000007777754f7c000000000000000000000);
SDR 192 TDI (000000000000000007777754f7c000000000000000000000) TDO(000000000000000000000000000000001550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754f7c000000000000000000000);
! 1d1c expect 1d
SDR 192 TDI (00000000000000000ff77754fd4000000000000000000000);
SDR 192 TDI (000000000000000007777754fd4000000000000000000000);
SDR 192 TDI (000000000000000007777754fd4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754fd4000000000000000000000);
! 1d1d expect 36
SDR 192 TDI (00000000000000000ff77754fdc000000000000000000000);
SDR 192 TDI (000000000000000007777754fdc000000000000000000000);
SDR 192 TDI (000000000000000007777754fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754fdc000000000000000000000);
! 1d1e expect 83
SDR 192 TDI (00000000000000000ff77754ff4000000000000000000000);
SDR 192 TDI (000000000000000007777754ff4000000000000000000000);
SDR 192 TDI (000000000000000007777754ff4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754ff4000000000000000000000);
! 1d1f expect 2e
SDR 192 TDI (00000000000000000ff77754ffc000000000000000000000);
SDR 192 TDI (000000000000000007777754ffc000000000000000000000);
SDR 192 TDI (000000000000000007777754ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77754ffc000000000000000000000);
! 1d20 expect 21
SDR 192 TDI (00000000000000000ff7775c554000000000000000000000);
SDR 192 TDI (00000000000000000777775c554000000000000000000000);
SDR 192 TDI (00000000000000000777775c554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c554000000000000000000000);
! 1d21 expect cf
SDR 192 TDI (00000000000000000ff7775c55c000000000000000000000);
SDR 192 TDI (00000000000000000777775c55c000000000000000000000);
SDR 192 TDI (00000000000000000777775c55c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c55c000000000000000000000);
! 1d22 expect 08
SDR 192 TDI (00000000000000000ff7775c574000000000000000000000);
SDR 192 TDI (00000000000000000777775c574000000000000000000000);
SDR 192 TDI (00000000000000000777775c574000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c574000000000000000000000);
! 1d23 expect 36
SDR 192 TDI (00000000000000000ff7775c57c000000000000000000000);
SDR 192 TDI (00000000000000000777775c57c000000000000000000000);
SDR 192 TDI (00000000000000000777775c57c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c57c000000000000000000000);
! 1d24 expect be
SDR 192 TDI (00000000000000000ff7775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000777775c5d4000000000000000000000);
SDR 192 TDI (00000000000000000777775c5d4000000000000000000000) TDO(000000000000000000000000000000001540000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c5d4000000000000000000000);
! 1d25 expect f9
SDR 192 TDI (00000000000000000ff7775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000777775c5dc000000000000000000000);
SDR 192 TDI (00000000000000000777775c5dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c5dc000000000000000000000);
! 1d26 expect 36
SDR 192 TDI (00000000000000000ff7775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000777775c5f4000000000000000000000);
SDR 192 TDI (00000000000000000777775c5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c5f4000000000000000000000);
! 1d27 expect 86
SDR 192 TDI (00000000000000000ff7775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000777775c5fc000000000000000000000);
SDR 192 TDI (00000000000000000777775c5fc000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c5fc000000000000000000000);
! 1d28 expect f9
SDR 192 TDI (00000000000000000ff7775c754000000000000000000000);
SDR 192 TDI (00000000000000000777775c754000000000000000000000);
SDR 192 TDI (00000000000000000777775c754000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c754000000000000000000000);
! 1d29 expect 36
SDR 192 TDI (00000000000000000ff7775c75c000000000000000000000);
SDR 192 TDI (00000000000000000777775c75c000000000000000000000);
SDR 192 TDI (00000000000000000777775c75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c75c000000000000000000000);
! 1d2a expect 86
SDR 192 TDI (00000000000000000ff7775c774000000000000000000000);
SDR 192 TDI (00000000000000000777775c774000000000000000000000);
SDR 192 TDI (00000000000000000777775c774000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c774000000000000000000000);
! 1d2b expect 46
SDR 192 TDI (00000000000000000ff7775c77c000000000000000000000);
SDR 192 TDI (00000000000000000777775c77c000000000000000000000);
SDR 192 TDI (00000000000000000777775c77c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c77c000000000000000000000);
! 1d2c expect a3
SDR 192 TDI (00000000000000000ff7775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000777775c7d4000000000000000000000);
SDR 192 TDI (00000000000000000777775c7d4000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c7d4000000000000000000000);
! 1d2d expect 06
SDR 192 TDI (00000000000000000ff7775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000777775c7dc000000000000000000000);
SDR 192 TDI (00000000000000000777775c7dc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c7dc000000000000000000000);
! 1d2e expect 3c
SDR 192 TDI (00000000000000000ff7775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000777775c7f4000000000000000000000);
SDR 192 TDI (00000000000000000777775c7f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c7f4000000000000000000000);
! 1d2f expect a9
SDR 192 TDI (00000000000000000ff7775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000777775c7fc000000000000000000000);
SDR 192 TDI (00000000000000000777775c7fc000000000000000000000) TDO(000000000000000000000000000000000410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775c7fc000000000000000000000);
! 1d30 expect 68
SDR 192 TDI (00000000000000000ff7775cd54000000000000000000000);
SDR 192 TDI (00000000000000000777775cd54000000000000000000000);
SDR 192 TDI (00000000000000000777775cd54000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cd54000000000000000000000);
! 1d31 expect 42
SDR 192 TDI (00000000000000000ff7775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000777775cd5c000000000000000000000);
SDR 192 TDI (00000000000000000777775cd5c000000000000000000000) TDO(000000000000000000000000000000000040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cd5c000000000000000000000);
! 1d32 expect 1d
SDR 192 TDI (00000000000000000ff7775cd74000000000000000000000);
SDR 192 TDI (00000000000000000777775cd74000000000000000000000);
SDR 192 TDI (00000000000000000777775cd74000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cd74000000000000000000000);
! 1d33 expect 36
SDR 192 TDI (00000000000000000ff7775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000777775cd7c000000000000000000000);
SDR 192 TDI (00000000000000000777775cd7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cd7c000000000000000000000);
! 1d34 expect 86
SDR 192 TDI (00000000000000000ff7775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000777775cdd4000000000000000000000);
SDR 192 TDI (00000000000000000777775cdd4000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cdd4000000000000000000000);
! 1d35 expect 46
SDR 192 TDI (00000000000000000ff7775cddc000000000000000000000);
SDR 192 TDI (00000000000000000777775cddc000000000000000000000);
SDR 192 TDI (00000000000000000777775cddc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cddc000000000000000000000);
! 1d36 expect 06
SDR 192 TDI (00000000000000000ff7775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000777775cdf4000000000000000000000);
SDR 192 TDI (00000000000000000777775cdf4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cdf4000000000000000000000);
! 1d37 expect 07
SDR 192 TDI (00000000000000000ff7775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000777775cdfc000000000000000000000);
SDR 192 TDI (00000000000000000777775cdfc000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cdfc000000000000000000000);
! 1d38 expect 48
SDR 192 TDI (00000000000000000ff7775cf54000000000000000000000);
SDR 192 TDI (00000000000000000777775cf54000000000000000000000);
SDR 192 TDI (00000000000000000777775cf54000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cf54000000000000000000000);
! 1d39 expect 29
SDR 192 TDI (00000000000000000ff7775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000777775cf5c000000000000000000000);
SDR 192 TDI (00000000000000000777775cf5c000000000000000000000) TDO(000000000000000000000000000000000410000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cf5c000000000000000000000);
! 1d3a expect 1d
SDR 192 TDI (00000000000000000ff7775cf74000000000000000000000);
SDR 192 TDI (00000000000000000777775cf74000000000000000000000);
SDR 192 TDI (00000000000000000777775cf74000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cf74000000000000000000000);
! 1d3b expect 06
SDR 192 TDI (00000000000000000ff7775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000777775cf7c000000000000000000000);
SDR 192 TDI (00000000000000000777775cf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cf7c000000000000000000000);
! 1d3c expect c1
SDR 192 TDI (00000000000000000ff7775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000777775cfd4000000000000000000000);
SDR 192 TDI (00000000000000000777775cfd4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cfd4000000000000000000000);
! 1d3d expect 16
SDR 192 TDI (00000000000000000ff7775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000777775cfdc000000000000000000000);
SDR 192 TDI (00000000000000000777775cfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cfdc000000000000000000000);
! 1d3e expect c6
SDR 192 TDI (00000000000000000ff7775cff4000000000000000000000);
SDR 192 TDI (00000000000000000777775cff4000000000000000000000);
SDR 192 TDI (00000000000000000777775cff4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cff4000000000000000000000);
! 1d3f expect 44
SDR 192 TDI (00000000000000000ff7775cffc000000000000000000000);
SDR 192 TDI (00000000000000000777775cffc000000000000000000000);
SDR 192 TDI (00000000000000000777775cffc000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7775cffc000000000000000000000);
! 1d40 expect 99
SDR 192 TDI (00000000000000000ff77774554000000000000000000000);
SDR 192 TDI (000000000000000007777774554000000000000000000000);
SDR 192 TDI (000000000000000007777774554000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774554000000000000000000000);
! 1d41 expect 06
SDR 192 TDI (00000000000000000ff7777455c000000000000000000000);
SDR 192 TDI (00000000000000000777777455c000000000000000000000);
SDR 192 TDI (00000000000000000777777455c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777455c000000000000000000000);
! 1d42 expect 36
SDR 192 TDI (00000000000000000ff77774574000000000000000000000);
SDR 192 TDI (000000000000000007777774574000000000000000000000);
SDR 192 TDI (000000000000000007777774574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774574000000000000000000000);
! 1d43 expect 86
SDR 192 TDI (00000000000000000ff7777457c000000000000000000000);
SDR 192 TDI (00000000000000000777777457c000000000000000000000);
SDR 192 TDI (00000000000000000777777457c000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777457c000000000000000000000);
! 1d44 expect cf
SDR 192 TDI (00000000000000000ff777745d4000000000000000000000);
SDR 192 TDI (0000000000000000077777745d4000000000000000000000);
SDR 192 TDI (0000000000000000077777745d4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777745d4000000000000000000000);
! 1d45 expect 09
SDR 192 TDI (00000000000000000ff777745dc000000000000000000000);
SDR 192 TDI (0000000000000000077777745dc000000000000000000000);
SDR 192 TDI (0000000000000000077777745dc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777745dc000000000000000000000);
! 1d46 expect 36
SDR 192 TDI (00000000000000000ff777745f4000000000000000000000);
SDR 192 TDI (0000000000000000077777745f4000000000000000000000);
SDR 192 TDI (0000000000000000077777745f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777745f4000000000000000000000);
! 1d47 expect bf
SDR 192 TDI (00000000000000000ff777745fc000000000000000000000);
SDR 192 TDI (0000000000000000077777745fc000000000000000000000);
SDR 192 TDI (0000000000000000077777745fc000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777745fc000000000000000000000);
! 1d48 expect f9
SDR 192 TDI (00000000000000000ff77774754000000000000000000000);
SDR 192 TDI (000000000000000007777774754000000000000000000000);
SDR 192 TDI (000000000000000007777774754000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774754000000000000000000000);
! 1d49 expect 36
SDR 192 TDI (00000000000000000ff7777475c000000000000000000000);
SDR 192 TDI (00000000000000000777777475c000000000000000000000);
SDR 192 TDI (00000000000000000777777475c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777475c000000000000000000000);
! 1d4a expect 87
SDR 192 TDI (00000000000000000ff77774774000000000000000000000);
SDR 192 TDI (000000000000000007777774774000000000000000000000);
SDR 192 TDI (000000000000000007777774774000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774774000000000000000000000);
! 1d4b expect 3e
SDR 192 TDI (00000000000000000ff7777477c000000000000000000000);
SDR 192 TDI (00000000000000000777777477c000000000000000000000);
SDR 192 TDI (00000000000000000777777477c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777477c000000000000000000000);
! 1d4c expect 00
SDR 192 TDI (00000000000000000ff777747d4000000000000000000000);
SDR 192 TDI (0000000000000000077777747d4000000000000000000000);
SDR 192 TDI (0000000000000000077777747d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777747d4000000000000000000000);
! 1d4d expect 36
SDR 192 TDI (00000000000000000ff777747dc000000000000000000000);
SDR 192 TDI (0000000000000000077777747dc000000000000000000000);
SDR 192 TDI (0000000000000000077777747dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777747dc000000000000000000000);
! 1d4e expect 87
SDR 192 TDI (00000000000000000ff777747f4000000000000000000000);
SDR 192 TDI (0000000000000000077777747f4000000000000000000000);
SDR 192 TDI (0000000000000000077777747f4000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777747f4000000000000000000000);
! 1d4f expect 2e
SDR 192 TDI (00000000000000000ff777747fc000000000000000000000);
SDR 192 TDI (0000000000000000077777747fc000000000000000000000);
SDR 192 TDI (0000000000000000077777747fc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777747fc000000000000000000000);
! 1d50 expect 21
SDR 192 TDI (00000000000000000ff77774d54000000000000000000000);
SDR 192 TDI (000000000000000007777774d54000000000000000000000);
SDR 192 TDI (000000000000000007777774d54000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774d54000000000000000000000);
! 1d51 expect cf
SDR 192 TDI (00000000000000000ff77774d5c000000000000000000000);
SDR 192 TDI (000000000000000007777774d5c000000000000000000000);
SDR 192 TDI (000000000000000007777774d5c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774d5c000000000000000000000);
! 1d52 expect 08
SDR 192 TDI (00000000000000000ff77774d74000000000000000000000);
SDR 192 TDI (000000000000000007777774d74000000000000000000000);
SDR 192 TDI (000000000000000007777774d74000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774d74000000000000000000000);
! 1d53 expect f9
SDR 192 TDI (00000000000000000ff77774d7c000000000000000000000);
SDR 192 TDI (000000000000000007777774d7c000000000000000000000);
SDR 192 TDI (000000000000000007777774d7c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774d7c000000000000000000000);
! 1d54 expect 16
SDR 192 TDI (00000000000000000ff77774dd4000000000000000000000);
SDR 192 TDI (000000000000000007777774dd4000000000000000000000);
SDR 192 TDI (000000000000000007777774dd4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774dd4000000000000000000000);
! 1d55 expect 02
SDR 192 TDI (00000000000000000ff77774ddc000000000000000000000);
SDR 192 TDI (000000000000000007777774ddc000000000000000000000);
SDR 192 TDI (000000000000000007777774ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774ddc000000000000000000000);
! 1d56 expect 36
SDR 192 TDI (00000000000000000ff77774df4000000000000000000000);
SDR 192 TDI (000000000000000007777774df4000000000000000000000);
SDR 192 TDI (000000000000000007777774df4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774df4000000000000000000000);
! 1d57 expect 4c
SDR 192 TDI (00000000000000000ff77774dfc000000000000000000000);
SDR 192 TDI (000000000000000007777774dfc000000000000000000000);
SDR 192 TDI (000000000000000007777774dfc000000000000000000000) TDO(000000000000000000000000000000000500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774dfc000000000000000000000);
! 1d58 expect 2e
SDR 192 TDI (00000000000000000ff77774f54000000000000000000000);
SDR 192 TDI (000000000000000007777774f54000000000000000000000);
SDR 192 TDI (000000000000000007777774f54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774f54000000000000000000000);
! 1d59 expect 22
SDR 192 TDI (00000000000000000ff77774f5c000000000000000000000);
SDR 192 TDI (000000000000000007777774f5c000000000000000000000);
SDR 192 TDI (000000000000000007777774f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774f5c000000000000000000000);
! 1d5a expect 46
SDR 192 TDI (00000000000000000ff77774f74000000000000000000000);
SDR 192 TDI (000000000000000007777774f74000000000000000000000);
SDR 192 TDI (000000000000000007777774f74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774f74000000000000000000000);
! 1d5b expect a5
SDR 192 TDI (00000000000000000ff77774f7c000000000000000000000);
SDR 192 TDI (000000000000000007777774f7c000000000000000000000);
SDR 192 TDI (000000000000000007777774f7c000000000000000000000) TDO(000000000000000000000000000000000110000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774f7c000000000000000000000);
! 1d5c expect 0b
SDR 192 TDI (00000000000000000ff77774fd4000000000000000000000);
SDR 192 TDI (000000000000000007777774fd4000000000000000000000);
SDR 192 TDI (000000000000000007777774fd4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774fd4000000000000000000000);
! 1d5d expect 26
SDR 192 TDI (00000000000000000ff77774fdc000000000000000000000);
SDR 192 TDI (000000000000000007777774fdc000000000000000000000);
SDR 192 TDI (000000000000000007777774fdc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774fdc000000000000000000000);
! 1d5e expect 50
SDR 192 TDI (00000000000000000ff77774ff4000000000000000000000);
SDR 192 TDI (000000000000000007777774ff4000000000000000000000);
SDR 192 TDI (000000000000000007777774ff4000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774ff4000000000000000000000);
! 1d5f expect 1e
SDR 192 TDI (00000000000000000ff77774ffc000000000000000000000);
SDR 192 TDI (000000000000000007777774ffc000000000000000000000);
SDR 192 TDI (000000000000000007777774ffc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff77774ffc000000000000000000000);
! 1d60 expect 21
SDR 192 TDI (00000000000000000ff7777c554000000000000000000000);
SDR 192 TDI (00000000000000000777777c554000000000000000000000);
SDR 192 TDI (00000000000000000777777c554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c554000000000000000000000);
! 1d61 expect 46
SDR 192 TDI (00000000000000000ff7777c55c000000000000000000000);
SDR 192 TDI (00000000000000000777777c55c000000000000000000000);
SDR 192 TDI (00000000000000000777777c55c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c55c000000000000000000000);
! 1d62 expect dd
SDR 192 TDI (00000000000000000ff7777c574000000000000000000000);
SDR 192 TDI (00000000000000000777777c574000000000000000000000);
SDR 192 TDI (00000000000000000777777c574000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c574000000000000000000000);
! 1d63 expect 06
SDR 192 TDI (00000000000000000ff7777c57c000000000000000000000);
SDR 192 TDI (00000000000000000777777c57c000000000000000000000);
SDR 192 TDI (00000000000000000777777c57c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c57c000000000000000000000);
! 1d64 expect 68
SDR 192 TDI (00000000000000000ff7777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000777777c5d4000000000000000000000);
SDR 192 TDI (00000000000000000777777c5d4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c5d4000000000000000000000);
! 1d65 expect 77
SDR 192 TDI (00000000000000000ff7777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000777777c5dc000000000000000000000);
SDR 192 TDI (00000000000000000777777c5dc000000000000000000000) TDO(000000000000000000000000000000001150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c5dc000000000000000000000);
! 1d66 expect 1d
SDR 192 TDI (00000000000000000ff7777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000777777c5f4000000000000000000000);
SDR 192 TDI (00000000000000000777777c5f4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c5f4000000000000000000000);
! 1d67 expect 36
SDR 192 TDI (00000000000000000ff7777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000777777c5fc000000000000000000000);
SDR 192 TDI (00000000000000000777777c5fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c5fc000000000000000000000);
! 1d68 expect 87
SDR 192 TDI (00000000000000000ff7777c754000000000000000000000);
SDR 192 TDI (00000000000000000777777c754000000000000000000000);
SDR 192 TDI (00000000000000000777777c754000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c754000000000000000000000);
! 1d69 expect 2e
SDR 192 TDI (00000000000000000ff7777c75c000000000000000000000);
SDR 192 TDI (00000000000000000777777c75c000000000000000000000);
SDR 192 TDI (00000000000000000777777c75c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c75c000000000000000000000);
! 1d6a expect 21
SDR 192 TDI (00000000000000000ff7777c774000000000000000000000);
SDR 192 TDI (00000000000000000777777c774000000000000000000000);
SDR 192 TDI (00000000000000000777777c774000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c774000000000000000000000);
! 1d6b expect c7
SDR 192 TDI (00000000000000000ff7777c77c000000000000000000000);
SDR 192 TDI (00000000000000000777777c77c000000000000000000000);
SDR 192 TDI (00000000000000000777777c77c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c77c000000000000000000000);
! 1d6c expect 36
SDR 192 TDI (00000000000000000ff7777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000777777c7d4000000000000000000000);
SDR 192 TDI (00000000000000000777777c7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c7d4000000000000000000000);
! 1d6d expect 3d
SDR 192 TDI (00000000000000000ff7777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000777777c7dc000000000000000000000);
SDR 192 TDI (00000000000000000777777c7dc000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c7dc000000000000000000000);
! 1d6e expect 2e
SDR 192 TDI (00000000000000000ff7777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000777777c7f4000000000000000000000);
SDR 192 TDI (00000000000000000777777c7f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c7f4000000000000000000000);
! 1d6f expect 22
SDR 192 TDI (00000000000000000ff7777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000777777c7fc000000000000000000000);
SDR 192 TDI (00000000000000000777777c7fc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777c7fc000000000000000000000);
! 1d70 expect bf
SDR 192 TDI (00000000000000000ff7777cd54000000000000000000000);
SDR 192 TDI (00000000000000000777777cd54000000000000000000000);
SDR 192 TDI (00000000000000000777777cd54000000000000000000000) TDO(000000000000000000000000000000001550000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cd54000000000000000000000);
! 1d71 expect 48
SDR 192 TDI (00000000000000000ff7777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000777777cd5c000000000000000000000);
SDR 192 TDI (00000000000000000777777cd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cd5c000000000000000000000);
! 1d72 expect 4d
SDR 192 TDI (00000000000000000ff7777cd74000000000000000000000);
SDR 192 TDI (00000000000000000777777cd74000000000000000000000);
SDR 192 TDI (00000000000000000777777cd74000000000000000000000) TDO(000000000000000000000000000000000510000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cd74000000000000000000000);
! 1d73 expect 1d
SDR 192 TDI (00000000000000000ff7777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000777777cd7c000000000000000000000);
SDR 192 TDI (00000000000000000777777cd7c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cd7c000000000000000000000);
! 1d74 expect 44
SDR 192 TDI (00000000000000000ff7777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000777777cdd4000000000000000000000);
SDR 192 TDI (00000000000000000777777cdd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cdd4000000000000000000000);
! 1d75 expect 87
SDR 192 TDI (00000000000000000ff7777cddc000000000000000000000);
SDR 192 TDI (00000000000000000777777cddc000000000000000000000);
SDR 192 TDI (00000000000000000777777cddc000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cddc000000000000000000000);
! 1d76 expect 0b
SDR 192 TDI (00000000000000000ff7777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000777777cdf4000000000000000000000);
SDR 192 TDI (00000000000000000777777cdf4000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cdf4000000000000000000000);
! 1d77 expect 46
SDR 192 TDI (00000000000000000ff7777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000777777cdfc000000000000000000000);
SDR 192 TDI (00000000000000000777777cdfc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cdfc000000000000000000000);
! 1d78 expect a1
SDR 192 TDI (00000000000000000ff7777cf54000000000000000000000);
SDR 192 TDI (00000000000000000777777cf54000000000000000000000);
SDR 192 TDI (00000000000000000777777cf54000000000000000000000) TDO(000000000000000000000000000000000010000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cf54000000000000000000000);
! 1d79 expect 07
SDR 192 TDI (00000000000000000ff7777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000777777cf5c000000000000000000000);
SDR 192 TDI (00000000000000000777777cf5c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cf5c000000000000000000000);
! 1d7a expect 46
SDR 192 TDI (00000000000000000ff7777cf74000000000000000000000);
SDR 192 TDI (00000000000000000777777cf74000000000000000000000);
SDR 192 TDI (00000000000000000777777cf74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cf74000000000000000000000);
! 1d7b expect f9
SDR 192 TDI (00000000000000000ff7777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000777777cf7c000000000000000000000);
SDR 192 TDI (00000000000000000777777cf7c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cf7c000000000000000000000);
! 1d7c expect 13
SDR 192 TDI (00000000000000000ff7777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000777777cfd4000000000000000000000);
SDR 192 TDI (00000000000000000777777cfd4000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cfd4000000000000000000000);
! 1d7d expect 36
SDR 192 TDI (00000000000000000ff7777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000777777cfdc000000000000000000000);
SDR 192 TDI (00000000000000000777777cfdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cfdc000000000000000000000);
! 1d7e expect 87
SDR 192 TDI (00000000000000000ff7777cff4000000000000000000000);
SDR 192 TDI (00000000000000000777777cff4000000000000000000000);
SDR 192 TDI (00000000000000000777777cff4000000000000000000000) TDO(000000000000000000000000000000000150000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cff4000000000000000000000);
! 1d7f expect 2e
SDR 192 TDI (00000000000000000ff7777cffc000000000000000000000);
SDR 192 TDI (00000000000000000777777cffc000000000000000000000);
SDR 192 TDI (00000000000000000777777cffc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff7777cffc000000000000000000000);
! 1d80 expect 21
SDR 192 TDI (00000000000000000ff777d4554000000000000000000000);
SDR 192 TDI (0000000000000000077777d4554000000000000000000000);
SDR 192 TDI (0000000000000000077777d4554000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4554000000000000000000000);
! 1d81 expect cf
SDR 192 TDI (00000000000000000ff777d455c000000000000000000000);
SDR 192 TDI (0000000000000000077777d455c000000000000000000000);
SDR 192 TDI (0000000000000000077777d455c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d455c000000000000000000000);
! 1d82 expect 16
SDR 192 TDI (00000000000000000ff777d4574000000000000000000000);
SDR 192 TDI (0000000000000000077777d4574000000000000000000000);
SDR 192 TDI (0000000000000000077777d4574000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4574000000000000000000000);
! 1d83 expect 02
SDR 192 TDI (00000000000000000ff777d457c000000000000000000000);
SDR 192 TDI (0000000000000000077777d457c000000000000000000000);
SDR 192 TDI (0000000000000000077777d457c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d457c000000000000000000000);
! 1d84 expect 36
SDR 192 TDI (00000000000000000ff777d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077777d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077777d45d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d45d4000000000000000000000);
! 1d85 expect 4c
SDR 192 TDI (00000000000000000ff777d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077777d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077777d45dc000000000000000000000) TDO(000000000000000000000000000000000500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d45dc000000000000000000000);
! 1d86 expect 2e
SDR 192 TDI (00000000000000000ff777d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077777d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077777d45f4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d45f4000000000000000000000);
! 1d87 expect 22
SDR 192 TDI (00000000000000000ff777d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077777d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077777d45fc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d45fc000000000000000000000);
! 1d88 expect 46
SDR 192 TDI (00000000000000000ff777d4754000000000000000000000);
SDR 192 TDI (0000000000000000077777d4754000000000000000000000);
SDR 192 TDI (0000000000000000077777d4754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4754000000000000000000000);
! 1d89 expect a5
SDR 192 TDI (00000000000000000ff777d475c000000000000000000000);
SDR 192 TDI (0000000000000000077777d475c000000000000000000000);
SDR 192 TDI (0000000000000000077777d475c000000000000000000000) TDO(000000000000000000000000000000000110000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d475c000000000000000000000);
! 1d8a expect 0b
SDR 192 TDI (00000000000000000ff777d4774000000000000000000000);
SDR 192 TDI (0000000000000000077777d4774000000000000000000000);
SDR 192 TDI (0000000000000000077777d4774000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4774000000000000000000000);
! 1d8b expect 30
SDR 192 TDI (00000000000000000ff777d477c000000000000000000000);
SDR 192 TDI (0000000000000000077777d477c000000000000000000000);
SDR 192 TDI (0000000000000000077777d477c000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d477c000000000000000000000);
! 1d8c expect 30
SDR 192 TDI (00000000000000000ff777d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077777d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077777d47d4000000000000000000000) TDO(000000000000000000000000000000001000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d47d4000000000000000000000);
! 1d8d expect d7
SDR 192 TDI (00000000000000000ff777d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077777d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077777d47dc000000000000000000000) TDO(0000000000000000000000000000000011500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d47dc000000000000000000000);
! 1d8e expect 36
SDR 192 TDI (00000000000000000ff777d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077777d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077777d47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d47f4000000000000000000000);
! 1d8f expect 54
SDR 192 TDI (00000000000000000ff777d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077777d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077777d47fc000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d47fc000000000000000000000);
! 1d90 expect 2e
SDR 192 TDI (00000000000000000ff777d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077777d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077777d4d54000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4d54000000000000000000000);
! 1d91 expect 20
SDR 192 TDI (00000000000000000ff777d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077777d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077777d4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4d5c000000000000000000000);
! 1d92 expect c7
SDR 192 TDI (00000000000000000ff777d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077777d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077777d4d74000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4d74000000000000000000000);
! 1d93 expect 14
SDR 192 TDI (00000000000000000ff777d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077777d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077777d4d7c000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4d7c000000000000000000000);
! 1d94 expect 01
SDR 192 TDI (00000000000000000ff777d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077777d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077777d4dd4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4dd4000000000000000000000);
! 1d95 expect 02
SDR 192 TDI (00000000000000000ff777d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077777d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077777d4ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4ddc000000000000000000000);
! 1d96 expect 02
SDR 192 TDI (00000000000000000ff777d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077777d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077777d4df4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4df4000000000000000000000);
! 1d97 expect 82
SDR 192 TDI (00000000000000000ff777d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077777d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077777d4dfc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4dfc000000000000000000000);
! 1d98 expect 36
SDR 192 TDI (00000000000000000ff777d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077777d4f54000000000000000000000);
SDR 192 TDI (0000000000000000077777d4f54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4f54000000000000000000000);
! 1d99 expect 84
SDR 192 TDI (00000000000000000ff777d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077777d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077777d4f5c000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4f5c000000000000000000000);
! 1d9a expect 2e
SDR 192 TDI (00000000000000000ff777d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077777d4f74000000000000000000000);
SDR 192 TDI (0000000000000000077777d4f74000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4f74000000000000000000000);
! 1d9b expect 22
SDR 192 TDI (00000000000000000ff777d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077777d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077777d4f7c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4f7c000000000000000000000);
! 1d9c expect f8
SDR 192 TDI (00000000000000000ff777d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077777d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077777d4fd4000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4fd4000000000000000000000);
! 1d9d expect 36
SDR 192 TDI (00000000000000000ff777d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077777d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077777d4fdc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4fdc000000000000000000000);
! 1d9e expect 81
SDR 192 TDI (00000000000000000ff777d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077777d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077777d4ff4000000000000000000000) TDO(000000000000000000000000000000000010000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4ff4000000000000000000000);
! 1d9f expect 3e
SDR 192 TDI (00000000000000000ff777d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077777d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077777d4ffc000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777d4ffc000000000000000000000);
! 1da0 expect ff
SDR 192 TDI (00000000000000000ff777dc554000000000000000000000);
SDR 192 TDI (0000000000000000077777dc554000000000000000000000);
SDR 192 TDI (0000000000000000077777dc554000000000000000000000) TDO(0000000000000000000000000000000015500000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc554000000000000000000000);
! 1da1 expect 07
SDR 192 TDI (00000000000000000ff777dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077777dc55c000000000000000000000);
SDR 192 TDI (0000000000000000077777dc55c000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc55c000000000000000000000);
! 1da2 expect 46
SDR 192 TDI (00000000000000000ff777dc574000000000000000000000);
SDR 192 TDI (0000000000000000077777dc574000000000000000000000);
SDR 192 TDI (0000000000000000077777dc574000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc574000000000000000000000);
! 1da3 expect b0
SDR 192 TDI (00000000000000000ff777dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077777dc57c000000000000000000000);
SDR 192 TDI (0000000000000000077777dc57c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc57c000000000000000000000);
! 1da4 expect 06
SDR 192 TDI (00000000000000000ff777dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077777dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077777dc5d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc5d4000000000000000000000);
! 1da5 expect 36
SDR 192 TDI (00000000000000000ff777dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077777dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077777dc5dc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc5dc000000000000000000000);
! 1da6 expect 82
SDR 192 TDI (00000000000000000ff777dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077777dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077777dc5f4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc5f4000000000000000000000);
! 1da7 expect cf
SDR 192 TDI (00000000000000000ff777dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077777dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077777dc5fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc5fc000000000000000000000);
! 1da8 expect 08
SDR 192 TDI (00000000000000000ff777dc754000000000000000000000);
SDR 192 TDI (0000000000000000077777dc754000000000000000000000);
SDR 192 TDI (0000000000000000077777dc754000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc754000000000000000000000);
! 1da9 expect 36
SDR 192 TDI (00000000000000000ff777dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077777dc75c000000000000000000000);
SDR 192 TDI (0000000000000000077777dc75c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc75c000000000000000000000);
! 1daa expect 83
SDR 192 TDI (00000000000000000ff777dc774000000000000000000000);
SDR 192 TDI (0000000000000000077777dc774000000000000000000000);
SDR 192 TDI (0000000000000000077777dc774000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc774000000000000000000000);
! 1dab expect f9
SDR 192 TDI (00000000000000000ff777dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077777dc77c000000000000000000000);
SDR 192 TDI (0000000000000000077777dc77c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc77c000000000000000000000);
! 1dac expect 36
SDR 192 TDI (00000000000000000ff777dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077777dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077777dc7d4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc7d4000000000000000000000);
! 1dad expect 83
SDR 192 TDI (00000000000000000ff777dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077777dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077777dc7dc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc7dc000000000000000000000);
! 1dae expect 46
SDR 192 TDI (00000000000000000ff777dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077777dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077777dc7f4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc7f4000000000000000000000);
! 1daf expect a3
SDR 192 TDI (00000000000000000ff777dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077777dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077777dc7fc000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dc7fc000000000000000000000);
! 1db0 expect 06
SDR 192 TDI (00000000000000000ff777dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077777dcd54000000000000000000000);
SDR 192 TDI (0000000000000000077777dcd54000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcd54000000000000000000000);
! 1db1 expect 68
SDR 192 TDI (00000000000000000ff777dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077777dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077777dcd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcd5c000000000000000000000);
! 1db2 expect bc
SDR 192 TDI (00000000000000000ff777dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077777dcd74000000000000000000000);
SDR 192 TDI (0000000000000000077777dcd74000000000000000000000) TDO(000000000000000000000000000000001500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcd74000000000000000000000);
! 1db3 expect 1d
SDR 192 TDI (00000000000000000ff777dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077777dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077777dcd7c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcd7c000000000000000000000);
! 1db4 expect 3c
SDR 192 TDI (00000000000000000ff777dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077777dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077777dcdd4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcdd4000000000000000000000);
! 1db5 expect a8
SDR 192 TDI (00000000000000000ff777dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077777dcddc000000000000000000000);
SDR 192 TDI (0000000000000000077777dcddc000000000000000000000) TDO(000000000000000000000000000000000400000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcddc000000000000000000000);
! 1db6 expect 68
SDR 192 TDI (00000000000000000ff777dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077777dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077777dcdf4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcdf4000000000000000000000);
! 1db7 expect c7
SDR 192 TDI (00000000000000000ff777dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077777dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077777dcdfc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcdfc000000000000000000000);
! 1db8 expect 1d
SDR 192 TDI (00000000000000000ff777dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077777dcf54000000000000000000000);
SDR 192 TDI (0000000000000000077777dcf54000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcf54000000000000000000000);
! 1db9 expect 46
SDR 192 TDI (00000000000000000ff777dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077777dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077777dcf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcf5c000000000000000000000);
! 1dba expect cb
SDR 192 TDI (00000000000000000ff777dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077777dcf74000000000000000000000);
SDR 192 TDI (0000000000000000077777dcf74000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcf74000000000000000000000);
! 1dbb expect 06
SDR 192 TDI (00000000000000000ff777dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077777dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077777dcf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcf7c000000000000000000000);
! 1dbc expect 36
SDR 192 TDI (00000000000000000ff777dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077777dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077777dcfd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcfd4000000000000000000000);
! 1dbd expect 83
SDR 192 TDI (00000000000000000ff777dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077777dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077777dcfdc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcfdc000000000000000000000);
! 1dbe expect 46
SDR 192 TDI (00000000000000000ff777dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077777dcff4000000000000000000000);
SDR 192 TDI (0000000000000000077777dcff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcff4000000000000000000000);
! 1dbf expect 06
SDR 192 TDI (00000000000000000ff777dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077777dcffc000000000000000000000);
SDR 192 TDI (0000000000000000077777dcffc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777dcffc000000000000000000000);
! 1dc0 expect 07
SDR 192 TDI (00000000000000000ff777f4554000000000000000000000);
SDR 192 TDI (0000000000000000077777f4554000000000000000000000);
SDR 192 TDI (0000000000000000077777f4554000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4554000000000000000000000);
! 1dc1 expect 48
SDR 192 TDI (00000000000000000ff777f455c000000000000000000000);
SDR 192 TDI (0000000000000000077777f455c000000000000000000000);
SDR 192 TDI (0000000000000000077777f455c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f455c000000000000000000000);
! 1dc2 expect ac
SDR 192 TDI (00000000000000000ff777f4574000000000000000000000);
SDR 192 TDI (0000000000000000077777f4574000000000000000000000);
SDR 192 TDI (0000000000000000077777f4574000000000000000000000) TDO(000000000000000000000000000000000500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4574000000000000000000000);
! 1dc3 expect 1d
SDR 192 TDI (00000000000000000ff777f457c000000000000000000000);
SDR 192 TDI (0000000000000000077777f457c000000000000000000000);
SDR 192 TDI (0000000000000000077777f457c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f457c000000000000000000000);
! 1dc4 expect 44
SDR 192 TDI (00000000000000000ff777f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077777f45d4000000000000000000000);
SDR 192 TDI (0000000000000000077777f45d4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f45d4000000000000000000000);
! 1dc5 expect 8c
SDR 192 TDI (00000000000000000ff777f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077777f45dc000000000000000000000);
SDR 192 TDI (0000000000000000077777f45dc000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f45dc000000000000000000000);
! 1dc6 expect 1e
SDR 192 TDI (00000000000000000ff777f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077777f45f4000000000000000000000);
SDR 192 TDI (0000000000000000077777f45f4000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f45f4000000000000000000000);
! 1dc7 expect 36
SDR 192 TDI (00000000000000000ff777f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077777f45fc000000000000000000000);
SDR 192 TDI (0000000000000000077777f45fc000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f45fc000000000000000000000);
! 1dc8 expect 86
SDR 192 TDI (00000000000000000ff777f4754000000000000000000000);
SDR 192 TDI (0000000000000000077777f4754000000000000000000000);
SDR 192 TDI (0000000000000000077777f4754000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4754000000000000000000000);
! 1dc9 expect 3e
SDR 192 TDI (00000000000000000ff777f475c000000000000000000000);
SDR 192 TDI (0000000000000000077777f475c000000000000000000000);
SDR 192 TDI (0000000000000000077777f475c000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f475c000000000000000000000);
! 1dca expect 00
SDR 192 TDI (00000000000000000ff777f4774000000000000000000000);
SDR 192 TDI (0000000000000000077777f4774000000000000000000000);
SDR 192 TDI (0000000000000000077777f4774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4774000000000000000000000);
! 1dcb expect 36
SDR 192 TDI (00000000000000000ff777f477c000000000000000000000);
SDR 192 TDI (0000000000000000077777f477c000000000000000000000);
SDR 192 TDI (0000000000000000077777f477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f477c000000000000000000000);
! 1dcc expect 86
SDR 192 TDI (00000000000000000ff777f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077777f47d4000000000000000000000);
SDR 192 TDI (0000000000000000077777f47d4000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f47d4000000000000000000000);
! 1dcd expect 2e
SDR 192 TDI (00000000000000000ff777f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077777f47dc000000000000000000000);
SDR 192 TDI (0000000000000000077777f47dc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f47dc000000000000000000000);
! 1dce expect 21
SDR 192 TDI (00000000000000000ff777f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077777f47f4000000000000000000000);
SDR 192 TDI (0000000000000000077777f47f4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f47f4000000000000000000000);
! 1dcf expect c7
SDR 192 TDI (00000000000000000ff777f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077777f47fc000000000000000000000);
SDR 192 TDI (0000000000000000077777f47fc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f47fc000000000000000000000);
! 1dd0 expect 02
SDR 192 TDI (00000000000000000ff777f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077777f4d54000000000000000000000);
SDR 192 TDI (0000000000000000077777f4d54000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4d54000000000000000000000);
! 1dd1 expect 02
SDR 192 TDI (00000000000000000ff777f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077777f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077777f4d5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4d5c000000000000000000000);
! 1dd2 expect 04
SDR 192 TDI (00000000000000000ff777f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077777f4d74000000000000000000000);
SDR 192 TDI (0000000000000000077777f4d74000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4d74000000000000000000000);
! 1dd3 expect 4c
SDR 192 TDI (00000000000000000ff777f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077777f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077777f4d7c000000000000000000000) TDO(000000000000000000000000000000000500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4d7c000000000000000000000);
! 1dd4 expect 2e
SDR 192 TDI (00000000000000000ff777f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077777f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077777f4dd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4dd4000000000000000000000);
! 1dd5 expect 22
SDR 192 TDI (00000000000000000ff777f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077777f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077777f4ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4ddc000000000000000000000);
! 1dd6 expect f0
SDR 192 TDI (00000000000000000ff777f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077777f4df4000000000000000000000);
SDR 192 TDI (0000000000000000077777f4df4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4df4000000000000000000000);
! 1dd7 expect 26
SDR 192 TDI (00000000000000000ff777f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077777f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000077777f4dfc000000000000000000000) TDO(000000000000000000000000000000000140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4dfc000000000000000000000);
! 1dd8 expect 50
SDR 192 TDI (00000000000000000ff777f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077777f4f54000000000000000000000);
SDR 192 TDI (0000000000000000077777f4f54000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4f54000000000000000000000);
! 1dd9 expect 1e
SDR 192 TDI (00000000000000000ff777f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077777f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000077777f4f5c000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4f5c000000000000000000000);
! 1dda expect 21
SDR 192 TDI (00000000000000000ff777f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077777f4f74000000000000000000000);
SDR 192 TDI (0000000000000000077777f4f74000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4f74000000000000000000000);
! 1ddb expect 46
SDR 192 TDI (00000000000000000ff777f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077777f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000077777f4f7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4f7c000000000000000000000);
! 1ddc expect dd
SDR 192 TDI (00000000000000000ff777f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077777f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000077777f4fd4000000000000000000000) TDO(0000000000000000000000000000000015100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4fd4000000000000000000000);
! 1ddd expect 06
SDR 192 TDI (00000000000000000ff777f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077777f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000077777f4fdc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4fdc000000000000000000000);
! 1dde expect 68
SDR 192 TDI (00000000000000000ff777f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077777f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000077777f4ff4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4ff4000000000000000000000);
! 1ddf expect 6e
SDR 192 TDI (00000000000000000ff777f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077777f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000077777f4ffc000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777f4ffc000000000000000000000);
! 1de0 expect 1e
SDR 192 TDI (00000000000000000ff777fc554000000000000000000000);
SDR 192 TDI (0000000000000000077777fc554000000000000000000000);
SDR 192 TDI (0000000000000000077777fc554000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc554000000000000000000000);
! 1de1 expect 36
SDR 192 TDI (00000000000000000ff777fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077777fc55c000000000000000000000);
SDR 192 TDI (0000000000000000077777fc55c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc55c000000000000000000000);
! 1de2 expect 86
SDR 192 TDI (00000000000000000ff777fc574000000000000000000000);
SDR 192 TDI (0000000000000000077777fc574000000000000000000000);
SDR 192 TDI (0000000000000000077777fc574000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc574000000000000000000000);
! 1de3 expect 2e
SDR 192 TDI (00000000000000000ff777fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077777fc57c000000000000000000000);
SDR 192 TDI (0000000000000000077777fc57c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc57c000000000000000000000);
! 1de4 expect 21
SDR 192 TDI (00000000000000000ff777fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077777fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000077777fc5d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc5d4000000000000000000000);
! 1de5 expect cf
SDR 192 TDI (00000000000000000ff777fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077777fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000077777fc5dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc5dc000000000000000000000);
! 1de6 expect 08
SDR 192 TDI (00000000000000000ff777fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077777fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000077777fc5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc5f4000000000000000000000);
! 1de7 expect f9
SDR 192 TDI (00000000000000000ff777fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077777fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000077777fc5fc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc5fc000000000000000000000);
! 1de8 expect 36
SDR 192 TDI (00000000000000000ff777fc754000000000000000000000);
SDR 192 TDI (0000000000000000077777fc754000000000000000000000);
SDR 192 TDI (0000000000000000077777fc754000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc754000000000000000000000);
! 1de9 expect 3d
SDR 192 TDI (00000000000000000ff777fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077777fc75c000000000000000000000);
SDR 192 TDI (0000000000000000077777fc75c000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc75c000000000000000000000);
! 1dea expect 2e
SDR 192 TDI (00000000000000000ff777fc774000000000000000000000);
SDR 192 TDI (0000000000000000077777fc774000000000000000000000);
SDR 192 TDI (0000000000000000077777fc774000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc774000000000000000000000);
! 1deb expect 22
SDR 192 TDI (00000000000000000ff777fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077777fc77c000000000000000000000);
SDR 192 TDI (0000000000000000077777fc77c000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc77c000000000000000000000);
! 1dec expect c7
SDR 192 TDI (00000000000000000ff777fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077777fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000077777fc7d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc7d4000000000000000000000);
! 1ded expect 09
SDR 192 TDI (00000000000000000ff777fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077777fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000077777fc7dc000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc7dc000000000000000000000);
! 1dee expect b9
SDR 192 TDI (00000000000000000ff777fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077777fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000077777fc7f4000000000000000000000) TDO(000000000000000000000000000000001410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc7f4000000000000000000000);
! 1def expect 48
SDR 192 TDI (00000000000000000ff777fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077777fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000077777fc7fc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fc7fc000000000000000000000);
! 1df0 expect cb
SDR 192 TDI (00000000000000000ff777fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077777fcd54000000000000000000000);
SDR 192 TDI (0000000000000000077777fcd54000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcd54000000000000000000000);
! 1df1 expect 1d
SDR 192 TDI (00000000000000000ff777fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077777fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000077777fcd5c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcd5c000000000000000000000);
! 1df2 expect 36
SDR 192 TDI (00000000000000000ff777fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077777fcd74000000000000000000000);
SDR 192 TDI (0000000000000000077777fcd74000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcd74000000000000000000000);
! 1df3 expect 3d
SDR 192 TDI (00000000000000000ff777fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077777fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000077777fcd7c000000000000000000000) TDO(000000000000000000000000000000001510000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcd7c000000000000000000000);
! 1df4 expect 2e
SDR 192 TDI (00000000000000000ff777fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077777fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000077777fcdd4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcdd4000000000000000000000);
! 1df5 expect 22
SDR 192 TDI (00000000000000000ff777fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077777fcddc000000000000000000000);
SDR 192 TDI (0000000000000000077777fcddc000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcddc000000000000000000000);
! 1df6 expect cf
SDR 192 TDI (00000000000000000ff777fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077777fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000077777fcdf4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcdf4000000000000000000000);
! 1df7 expect 08
SDR 192 TDI (00000000000000000ff777fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077777fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000077777fcdfc000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcdfc000000000000000000000);
! 1df8 expect f9
SDR 192 TDI (00000000000000000ff777fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077777fcf54000000000000000000000);
SDR 192 TDI (0000000000000000077777fcf54000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcf54000000000000000000000);
! 1df9 expect 36
SDR 192 TDI (00000000000000000ff777fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077777fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000077777fcf5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcf5c000000000000000000000);
! 1dfa expect 3e
SDR 192 TDI (00000000000000000ff777fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077777fcf74000000000000000000000);
SDR 192 TDI (0000000000000000077777fcf74000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcf74000000000000000000000);
! 1dfb expect f9
SDR 192 TDI (00000000000000000ff777fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077777fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000077777fcf7c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcf7c000000000000000000000);
! 1dfc expect 36
SDR 192 TDI (00000000000000000ff777fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077777fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000077777fcfd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcfd4000000000000000000000);
! 1dfd expect 86
SDR 192 TDI (00000000000000000ff777fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077777fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000077777fcfdc000000000000000000000) TDO(000000000000000000000000000000000140000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcfdc000000000000000000000);
! 1dfe expect 2e
SDR 192 TDI (00000000000000000ff777fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077777fcff4000000000000000000000);
SDR 192 TDI (0000000000000000077777fcff4000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcff4000000000000000000000);
! 1dff expect 21
SDR 192 TDI (00000000000000000ff777fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077777fcffc000000000000000000000);
SDR 192 TDI (0000000000000000077777fcffc000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ff777fcffc000000000000000000000);
! 1e00 expect f9
SDR 192 TDI (00000000000000000ffd7754554000000000000000000000);
SDR 192 TDI (0000000000000000077d7754554000000000000000000000);
SDR 192 TDI (0000000000000000077d7754554000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754554000000000000000000000);
! 1e01 expect c7
SDR 192 TDI (00000000000000000ffd775455c000000000000000000000);
SDR 192 TDI (0000000000000000077d775455c000000000000000000000);
SDR 192 TDI (0000000000000000077d775455c000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775455c000000000000000000000);
! 1e02 expect 02
SDR 192 TDI (00000000000000000ffd7754574000000000000000000000);
SDR 192 TDI (0000000000000000077d7754574000000000000000000000);
SDR 192 TDI (0000000000000000077d7754574000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754574000000000000000000000);
! 1e03 expect 02
SDR 192 TDI (00000000000000000ffd775457c000000000000000000000);
SDR 192 TDI (0000000000000000077d775457c000000000000000000000);
SDR 192 TDI (0000000000000000077d775457c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775457c000000000000000000000);
! 1e04 expect 04
SDR 192 TDI (00000000000000000ffd77545d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77545d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77545d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77545d4000000000000000000000);
! 1e05 expect 4c
SDR 192 TDI (00000000000000000ffd77545dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77545dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77545dc000000000000000000000) TDO(000000000000000000000000000000000500000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77545dc000000000000000000000);
! 1e06 expect e0
SDR 192 TDI (00000000000000000ffd77545f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77545f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77545f4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77545f4000000000000000000000);
! 1e07 expect 1e
SDR 192 TDI (00000000000000000ffd77545fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77545fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77545fc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77545fc000000000000000000000);
! 1e08 expect 22
SDR 192 TDI (00000000000000000ffd7754754000000000000000000000);
SDR 192 TDI (0000000000000000077d7754754000000000000000000000);
SDR 192 TDI (0000000000000000077d7754754000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754754000000000000000000000);
! 1e09 expect 36
SDR 192 TDI (00000000000000000ffd775475c000000000000000000000);
SDR 192 TDI (0000000000000000077d775475c000000000000000000000);
SDR 192 TDI (0000000000000000077d775475c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775475c000000000000000000000);
! 1e0a expect 50
SDR 192 TDI (00000000000000000ffd7754774000000000000000000000);
SDR 192 TDI (0000000000000000077d7754774000000000000000000000);
SDR 192 TDI (0000000000000000077d7754774000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754774000000000000000000000);
! 1e0b expect 2e
SDR 192 TDI (00000000000000000ffd775477c000000000000000000000);
SDR 192 TDI (0000000000000000077d775477c000000000000000000000);
SDR 192 TDI (0000000000000000077d775477c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775477c000000000000000000000);
! 1e0c expect 21
SDR 192 TDI (00000000000000000ffd77547d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77547d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77547d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77547d4000000000000000000000);
! 1e0d expect 46
SDR 192 TDI (00000000000000000ffd77547dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77547dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77547dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77547dc000000000000000000000);
! 1e0e expect 27
SDR 192 TDI (00000000000000000ffd77547f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77547f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77547f4000000000000000000000) TDO(000000000000000000000000000000000150000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77547f4000000000000000000000);
! 1e0f expect 0e
SDR 192 TDI (00000000000000000ffd77547fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77547fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77547fc000000000000000000000) TDO(000000000000000000000000000000000540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77547fc000000000000000000000);
! 1e10 expect 46
SDR 192 TDI (00000000000000000ffd7754d54000000000000000000000);
SDR 192 TDI (0000000000000000077d7754d54000000000000000000000);
SDR 192 TDI (0000000000000000077d7754d54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754d54000000000000000000000);
! 1e11 expect b0
SDR 192 TDI (00000000000000000ffd7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7754d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7754d5c000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754d5c000000000000000000000);
! 1e12 expect 06
SDR 192 TDI (00000000000000000ffd7754d74000000000000000000000);
SDR 192 TDI (0000000000000000077d7754d74000000000000000000000);
SDR 192 TDI (0000000000000000077d7754d74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754d74000000000000000000000);
! 1e13 expect 36
SDR 192 TDI (00000000000000000ffd7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7754d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7754d7c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754d7c000000000000000000000);
! 1e14 expect 83
SDR 192 TDI (00000000000000000ffd7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7754dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7754dd4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754dd4000000000000000000000);
! 1e15 expect 2e
SDR 192 TDI (00000000000000000ffd7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d7754ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d7754ddc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754ddc000000000000000000000);
! 1e16 expect 21
SDR 192 TDI (00000000000000000ffd7754df4000000000000000000000);
SDR 192 TDI (0000000000000000077d7754df4000000000000000000000);
SDR 192 TDI (0000000000000000077d7754df4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754df4000000000000000000000);
! 1e17 expect cf
SDR 192 TDI (00000000000000000ffd7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d7754dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d7754dfc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754dfc000000000000000000000);
! 1e18 expect 08
SDR 192 TDI (00000000000000000ffd7754f54000000000000000000000);
SDR 192 TDI (0000000000000000077d7754f54000000000000000000000);
SDR 192 TDI (0000000000000000077d7754f54000000000000000000000) TDO(000000000000000000000000000000000400000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754f54000000000000000000000);
! 1e19 expect 36
SDR 192 TDI (00000000000000000ffd7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7754f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7754f5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754f5c000000000000000000000);
! 1e1a expect 84
SDR 192 TDI (00000000000000000ffd7754f74000000000000000000000);
SDR 192 TDI (0000000000000000077d7754f74000000000000000000000);
SDR 192 TDI (0000000000000000077d7754f74000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754f74000000000000000000000);
! 1e1b expect f9
SDR 192 TDI (00000000000000000ffd7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7754f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7754f7c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754f7c000000000000000000000);
! 1e1c expect 36
SDR 192 TDI (00000000000000000ffd7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7754fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7754fd4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754fd4000000000000000000000);
! 1e1d expect 84
SDR 192 TDI (00000000000000000ffd7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d7754fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d7754fdc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754fdc000000000000000000000);
! 1e1e expect 46
SDR 192 TDI (00000000000000000ffd7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d7754ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d7754ff4000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754ff4000000000000000000000);
! 1e1f expect a3
SDR 192 TDI (00000000000000000ffd7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d7754ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d7754ffc000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7754ffc000000000000000000000);
! 1e20 expect 06
SDR 192 TDI (00000000000000000ffd775c554000000000000000000000);
SDR 192 TDI (0000000000000000077d775c554000000000000000000000);
SDR 192 TDI (0000000000000000077d775c554000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c554000000000000000000000);
! 1e21 expect 68
SDR 192 TDI (00000000000000000ffd775c55c000000000000000000000);
SDR 192 TDI (0000000000000000077d775c55c000000000000000000000);
SDR 192 TDI (0000000000000000077d775c55c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c55c000000000000000000000);
! 1e22 expect 36
SDR 192 TDI (00000000000000000ffd775c574000000000000000000000);
SDR 192 TDI (0000000000000000077d775c574000000000000000000000);
SDR 192 TDI (0000000000000000077d775c574000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c574000000000000000000000);
! 1e23 expect 1e
SDR 192 TDI (00000000000000000ffd775c57c000000000000000000000);
SDR 192 TDI (0000000000000000077d775c57c000000000000000000000);
SDR 192 TDI (0000000000000000077d775c57c000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c57c000000000000000000000);
! 1e24 expect 3c
SDR 192 TDI (00000000000000000ffd775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d775c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d775c5d4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c5d4000000000000000000000);
! 1e25 expect a9
SDR 192 TDI (00000000000000000ffd775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d775c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d775c5dc000000000000000000000) TDO(000000000000000000000000000000000410000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c5dc000000000000000000000);
! 1e26 expect 68
SDR 192 TDI (00000000000000000ffd775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d775c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d775c5f4000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c5f4000000000000000000000);
! 1e27 expect 41
SDR 192 TDI (00000000000000000ffd775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d775c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d775c5fc000000000000000000000) TDO(000000000000000000000000000000000010000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c5fc000000000000000000000);
! 1e28 expect 1e
SDR 192 TDI (00000000000000000ffd775c754000000000000000000000);
SDR 192 TDI (0000000000000000077d775c754000000000000000000000);
SDR 192 TDI (0000000000000000077d775c754000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c754000000000000000000000);
! 1e29 expect 3c
SDR 192 TDI (00000000000000000ffd775c75c000000000000000000000);
SDR 192 TDI (0000000000000000077d775c75c000000000000000000000);
SDR 192 TDI (0000000000000000077d775c75c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c75c000000000000000000000);
! 1e2a expect b0
SDR 192 TDI (00000000000000000ffd775c774000000000000000000000);
SDR 192 TDI (0000000000000000077d775c774000000000000000000000);
SDR 192 TDI (0000000000000000077d775c774000000000000000000000) TDO(000000000000000000000000000000001000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c774000000000000000000000);
! 1e2b expect 70
SDR 192 TDI (00000000000000000ffd775c77c000000000000000000000);
SDR 192 TDI (0000000000000000077d775c77c000000000000000000000);
SDR 192 TDI (0000000000000000077d775c77c000000000000000000000) TDO(000000000000000000000000000000001000000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c77c000000000000000000000);
! 1e2c expect 8c
SDR 192 TDI (00000000000000000ffd775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d775c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d775c7d4000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c7d4000000000000000000000);
! 1e2d expect 1e
SDR 192 TDI (00000000000000000ffd775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d775c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d775c7dc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c7dc000000000000000000000);
! 1e2e expect 3c
SDR 192 TDI (00000000000000000ffd775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d775c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d775c7f4000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c7f4000000000000000000000);
! 1e2f expect ba
SDR 192 TDI (00000000000000000ffd775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d775c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d775c7fc000000000000000000000) TDO(000000000000000000000000000000001440000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775c7fc000000000000000000000);
! 1e30 expect 50
SDR 192 TDI (00000000000000000ffd775cd54000000000000000000000);
SDR 192 TDI (0000000000000000077d775cd54000000000000000000000);
SDR 192 TDI (0000000000000000077d775cd54000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cd54000000000000000000000);
! 1e31 expect 8c
SDR 192 TDI (00000000000000000ffd775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d775cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d775cd5c000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cd5c000000000000000000000);
! 1e32 expect 1e
SDR 192 TDI (00000000000000000ffd775cd74000000000000000000000);
SDR 192 TDI (0000000000000000077d775cd74000000000000000000000);
SDR 192 TDI (0000000000000000077d775cd74000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cd74000000000000000000000);
! 1e33 expect 46
SDR 192 TDI (00000000000000000ffd775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d775cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d775cd7c000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cd7c000000000000000000000);
! 1e34 expect cb
SDR 192 TDI (00000000000000000ffd775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d775cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d775cdd4000000000000000000000) TDO(0000000000000000000000000000000004500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cdd4000000000000000000000);
! 1e35 expect 06
SDR 192 TDI (00000000000000000ffd775cddc000000000000000000000);
SDR 192 TDI (0000000000000000077d775cddc000000000000000000000);
SDR 192 TDI (0000000000000000077d775cddc000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cddc000000000000000000000);
! 1e36 expect 36
SDR 192 TDI (00000000000000000ffd775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d775cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d775cdf4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cdf4000000000000000000000);
! 1e37 expect 84
SDR 192 TDI (00000000000000000ffd775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d775cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d775cdfc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cdfc000000000000000000000);
! 1e38 expect 46
SDR 192 TDI (00000000000000000ffd775cf54000000000000000000000);
SDR 192 TDI (0000000000000000077d775cf54000000000000000000000);
SDR 192 TDI (0000000000000000077d775cf54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cf54000000000000000000000);
! 1e39 expect 06
SDR 192 TDI (00000000000000000ffd775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d775cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d775cf5c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cf5c000000000000000000000);
! 1e3a expect 07
SDR 192 TDI (00000000000000000ffd775cf74000000000000000000000);
SDR 192 TDI (0000000000000000077d775cf74000000000000000000000);
SDR 192 TDI (0000000000000000077d775cf74000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cf74000000000000000000000);
! 1e3b expect 48
SDR 192 TDI (00000000000000000ffd775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d775cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d775cf7c000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cf7c000000000000000000000);
! 1e3c expect 1c
SDR 192 TDI (00000000000000000ffd775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d775cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d775cfd4000000000000000000000) TDO(000000000000000000000000000000001500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cfd4000000000000000000000);
! 1e3d expect 1e
SDR 192 TDI (00000000000000000ffd775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d775cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d775cfdc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cfdc000000000000000000000);
! 1e3e expect 44
SDR 192 TDI (00000000000000000ffd775cff4000000000000000000000);
SDR 192 TDI (0000000000000000077d775cff4000000000000000000000);
SDR 192 TDI (0000000000000000077d775cff4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cff4000000000000000000000);
! 1e3f expect 8c
SDR 192 TDI (00000000000000000ffd775cffc000000000000000000000);
SDR 192 TDI (0000000000000000077d775cffc000000000000000000000);
SDR 192 TDI (0000000000000000077d775cffc000000000000000000000) TDO(000000000000000000000000000000000500000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd775cffc000000000000000000000);
! 1e40 expect 1e
SDR 192 TDI (00000000000000000ffd7774554000000000000000000000);
SDR 192 TDI (0000000000000000077d7774554000000000000000000000);
SDR 192 TDI (0000000000000000077d7774554000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774554000000000000000000000);
! 1e41 expect 36
SDR 192 TDI (00000000000000000ffd777455c000000000000000000000);
SDR 192 TDI (0000000000000000077d777455c000000000000000000000);
SDR 192 TDI (0000000000000000077d777455c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777455c000000000000000000000);
! 1e42 expect 50
SDR 192 TDI (00000000000000000ffd7774574000000000000000000000);
SDR 192 TDI (0000000000000000077d7774574000000000000000000000);
SDR 192 TDI (0000000000000000077d7774574000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774574000000000000000000000);
! 1e43 expect 2e
SDR 192 TDI (00000000000000000ffd777457c000000000000000000000);
SDR 192 TDI (0000000000000000077d777457c000000000000000000000);
SDR 192 TDI (0000000000000000077d777457c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777457c000000000000000000000);
! 1e44 expect 21
SDR 192 TDI (00000000000000000ffd77745d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77745d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77745d4000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77745d4000000000000000000000);
! 1e45 expect 46
SDR 192 TDI (00000000000000000ffd77745dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77745dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77745dc000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77745dc000000000000000000000);
! 1e46 expect 1d
SDR 192 TDI (00000000000000000ffd77745f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77745f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77745f4000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77745f4000000000000000000000);
! 1e47 expect 17
SDR 192 TDI (00000000000000000ffd77745fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77745fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77745fc000000000000000000000) TDO(000000000000000000000000000000001150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77745fc000000000000000000000);
! 1e48 expect 46
SDR 192 TDI (00000000000000000ffd7774754000000000000000000000);
SDR 192 TDI (0000000000000000077d7774754000000000000000000000);
SDR 192 TDI (0000000000000000077d7774754000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774754000000000000000000000);
! 1e49 expect f9
SDR 192 TDI (00000000000000000ffd777475c000000000000000000000);
SDR 192 TDI (0000000000000000077d777475c000000000000000000000);
SDR 192 TDI (0000000000000000077d777475c000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777475c000000000000000000000);
! 1e4a expect 13
SDR 192 TDI (00000000000000000ffd7774774000000000000000000000);
SDR 192 TDI (0000000000000000077d7774774000000000000000000000);
SDR 192 TDI (0000000000000000077d7774774000000000000000000000) TDO(000000000000000000000000000000001050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774774000000000000000000000);
! 1e4b expect 36
SDR 192 TDI (00000000000000000ffd777477c000000000000000000000);
SDR 192 TDI (0000000000000000077d777477c000000000000000000000);
SDR 192 TDI (0000000000000000077d777477c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777477c000000000000000000000);
! 1e4c expect 54
SDR 192 TDI (00000000000000000ffd77747d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77747d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77747d4000000000000000000000) TDO(000000000000000000000000000000001100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77747d4000000000000000000000);
! 1e4d expect c7
SDR 192 TDI (00000000000000000ffd77747dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77747dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77747dc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77747dc000000000000000000000);
! 1e4e expect 02
SDR 192 TDI (00000000000000000ffd77747f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77747f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77747f4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77747f4000000000000000000000);
! 1e4f expect 02
SDR 192 TDI (00000000000000000ffd77747fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77747fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77747fc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77747fc000000000000000000000);
! 1e50 expect d0
SDR 192 TDI (00000000000000000ffd7774d54000000000000000000000);
SDR 192 TDI (0000000000000000077d7774d54000000000000000000000);
SDR 192 TDI (0000000000000000077d7774d54000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774d54000000000000000000000);
! 1e51 expect 36
SDR 192 TDI (00000000000000000ffd7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7774d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7774d5c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774d5c000000000000000000000);
! 1e52 expect 3e
SDR 192 TDI (00000000000000000ffd7774d74000000000000000000000);
SDR 192 TDI (0000000000000000077d7774d74000000000000000000000);
SDR 192 TDI (0000000000000000077d7774d74000000000000000000000) TDO(000000000000000000000000000000001540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774d74000000000000000000000);
! 1e53 expect 2e
SDR 192 TDI (00000000000000000ffd7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7774d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7774d7c000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774d7c000000000000000000000);
! 1e54 expect 22
SDR 192 TDI (00000000000000000ffd7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7774dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7774dd4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774dd4000000000000000000000);
! 1e55 expect c7
SDR 192 TDI (00000000000000000ffd7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d7774ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d7774ddc000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774ddc000000000000000000000);
! 1e56 expect 14
SDR 192 TDI (00000000000000000ffd7774df4000000000000000000000);
SDR 192 TDI (0000000000000000077d7774df4000000000000000000000);
SDR 192 TDI (0000000000000000077d7774df4000000000000000000000) TDO(000000000000000000000000000000001100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774df4000000000000000000000);
! 1e57 expect 01
SDR 192 TDI (00000000000000000ffd7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d7774dfc000000000000000000000);
SDR 192 TDI (0000000000000000077d7774dfc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774dfc000000000000000000000);
! 1e58 expect 02
SDR 192 TDI (00000000000000000ffd7774f54000000000000000000000);
SDR 192 TDI (0000000000000000077d7774f54000000000000000000000);
SDR 192 TDI (0000000000000000077d7774f54000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774f54000000000000000000000);
! 1e59 expect 02
SDR 192 TDI (00000000000000000ffd7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7774f5c000000000000000000000);
SDR 192 TDI (0000000000000000077d7774f5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774f5c000000000000000000000);
! 1e5a expect 04
SDR 192 TDI (00000000000000000ffd7774f74000000000000000000000);
SDR 192 TDI (0000000000000000077d7774f74000000000000000000000);
SDR 192 TDI (0000000000000000077d7774f74000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774f74000000000000000000000);
! 1e5b expect 52
SDR 192 TDI (00000000000000000ffd7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7774f7c000000000000000000000);
SDR 192 TDI (0000000000000000077d7774f7c000000000000000000000) TDO(000000000000000000000000000000001040000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774f7c000000000000000000000);
! 1e5c expect f0
SDR 192 TDI (00000000000000000ffd7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7774fd4000000000000000000000);
SDR 192 TDI (0000000000000000077d7774fd4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774fd4000000000000000000000);
! 1e5d expect 2e
SDR 192 TDI (00000000000000000ffd7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d7774fdc000000000000000000000);
SDR 192 TDI (0000000000000000077d7774fdc000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774fdc000000000000000000000);
! 1e5e expect 22
SDR 192 TDI (00000000000000000ffd7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d7774ff4000000000000000000000);
SDR 192 TDI (0000000000000000077d7774ff4000000000000000000000) TDO(000000000000000000000000000000000040000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774ff4000000000000000000000);
! 1e5f expect cf
SDR 192 TDI (00000000000000000ffd7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d7774ffc000000000000000000000);
SDR 192 TDI (0000000000000000077d7774ffc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd7774ffc000000000000000000000);
! 1e60 expect 04
SDR 192 TDI (00000000000000000ffd777c554000000000000000000000);
SDR 192 TDI (0000000000000000077d777c554000000000000000000000);
SDR 192 TDI (0000000000000000077d777c554000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c554000000000000000000000);
! 1e61 expect 04
SDR 192 TDI (00000000000000000ffd777c55c000000000000000000000);
SDR 192 TDI (0000000000000000077d777c55c000000000000000000000);
SDR 192 TDI (0000000000000000077d777c55c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c55c000000000000000000000);
! 1e62 expect f0
SDR 192 TDI (00000000000000000ffd777c574000000000000000000000);
SDR 192 TDI (0000000000000000077d777c574000000000000000000000);
SDR 192 TDI (0000000000000000077d777c574000000000000000000000) TDO(0000000000000000000000000000000010000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c574000000000000000000000);
! 1e63 expect c1
SDR 192 TDI (00000000000000000ffd777c57c000000000000000000000);
SDR 192 TDI (0000000000000000077d777c57c000000000000000000000);
SDR 192 TDI (0000000000000000077d777c57c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c57c000000000000000000000);
! 1e64 expect 82
SDR 192 TDI (00000000000000000ffd777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d777c5d4000000000000000000000);
SDR 192 TDI (0000000000000000077d777c5d4000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c5d4000000000000000000000);
! 1e65 expect f8
SDR 192 TDI (00000000000000000ffd777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d777c5dc000000000000000000000);
SDR 192 TDI (0000000000000000077d777c5dc000000000000000000000) TDO(0000000000000000000000000000000014000000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c5dc000000000000000000000);
! 1e66 expect 36
SDR 192 TDI (00000000000000000ffd777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d777c5f4000000000000000000000);
SDR 192 TDI (0000000000000000077d777c5f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c5f4000000000000000000000);
! 1e67 expect 84
SDR 192 TDI (00000000000000000ffd777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d777c5fc000000000000000000000);
SDR 192 TDI (0000000000000000077d777c5fc000000000000000000000) TDO(000000000000000000000000000000000100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c5fc000000000000000000000);
! 1e68 expect 2e
SDR 192 TDI (00000000000000000ffd777c754000000000000000000000);
SDR 192 TDI (0000000000000000077d777c754000000000000000000000);
SDR 192 TDI (0000000000000000077d777c754000000000000000000000) TDO(000000000000000000000000000000000540000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c754000000000000000000000);
! 1e69 expect 21
SDR 192 TDI (00000000000000000ffd777c75c000000000000000000000);
SDR 192 TDI (0000000000000000077d777c75c000000000000000000000);
SDR 192 TDI (0000000000000000077d777c75c000000000000000000000) TDO(000000000000000000000000000000000010000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c75c000000000000000000000);
! 1e6a expect cf
SDR 192 TDI (00000000000000000ffd777c774000000000000000000000);
SDR 192 TDI (0000000000000000077d777c774000000000000000000000);
SDR 192 TDI (0000000000000000077d777c774000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c774000000000000000000000);
! 1e6b expect 36
SDR 192 TDI (00000000000000000ffd777c77c000000000000000000000);
SDR 192 TDI (0000000000000000077d777c77c000000000000000000000);
SDR 192 TDI (0000000000000000077d777c77c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c77c000000000000000000000);
! 1e6c expect 83
SDR 192 TDI (00000000000000000ffd777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d777c7d4000000000000000000000);
SDR 192 TDI (0000000000000000077d777c7d4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c7d4000000000000000000000);
! 1e6d expect f9
SDR 192 TDI (00000000000000000ffd777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d777c7dc000000000000000000000);
SDR 192 TDI (0000000000000000077d777c7dc000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c7dc000000000000000000000);
! 1e6e expect 36
SDR 192 TDI (00000000000000000ffd777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d777c7f4000000000000000000000);
SDR 192 TDI (0000000000000000077d777c7f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c7f4000000000000000000000);
! 1e6f expect 83
SDR 192 TDI (00000000000000000ffd777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d777c7fc000000000000000000000);
SDR 192 TDI (0000000000000000077d777c7fc000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777c7fc000000000000000000000);
! 1e70 expect 46
SDR 192 TDI (00000000000000000ffd777cd54000000000000000000000);
SDR 192 TDI (0000000000000000077d777cd54000000000000000000000);
SDR 192 TDI (0000000000000000077d777cd54000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cd54000000000000000000000);
! 1e71 expect a3
SDR 192 TDI (00000000000000000ffd777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d777cd5c000000000000000000000);
SDR 192 TDI (0000000000000000077d777cd5c000000000000000000000) TDO(000000000000000000000000000000000050000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cd5c000000000000000000000);
! 1e72 expect 06
SDR 192 TDI (00000000000000000ffd777cd74000000000000000000000);
SDR 192 TDI (0000000000000000077d777cd74000000000000000000000);
SDR 192 TDI (0000000000000000077d777cd74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cd74000000000000000000000);
! 1e73 expect 3c
SDR 192 TDI (00000000000000000ffd777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d777cd7c000000000000000000000);
SDR 192 TDI (0000000000000000077d777cd7c000000000000000000000) TDO(000000000000000000000000000000001500000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cd7c000000000000000000000);
! 1e74 expect ac
SDR 192 TDI (00000000000000000ffd777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d777cdd4000000000000000000000);
SDR 192 TDI (0000000000000000077d777cdd4000000000000000000000) TDO(000000000000000000000000000000000500000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cdd4000000000000000000000);
! 1e75 expect 68
SDR 192 TDI (00000000000000000ffd777cddc000000000000000000000);
SDR 192 TDI (0000000000000000077d777cddc000000000000000000000);
SDR 192 TDI (0000000000000000077d777cddc000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cddc000000000000000000000);
! 1e76 expect 83
SDR 192 TDI (00000000000000000ffd777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d777cdf4000000000000000000000);
SDR 192 TDI (0000000000000000077d777cdf4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cdf4000000000000000000000);
! 1e77 expect 1e
SDR 192 TDI (00000000000000000ffd777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d777cdfc000000000000000000000);
SDR 192 TDI (0000000000000000077d777cdfc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cdfc000000000000000000000);
! 1e78 expect 36
SDR 192 TDI (00000000000000000ffd777cf54000000000000000000000);
SDR 192 TDI (0000000000000000077d777cf54000000000000000000000);
SDR 192 TDI (0000000000000000077d777cf54000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cf54000000000000000000000);
! 1e79 expect 83
SDR 192 TDI (00000000000000000ffd777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d777cf5c000000000000000000000);
SDR 192 TDI (0000000000000000077d777cf5c000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cf5c000000000000000000000);
! 1e7a expect 46
SDR 192 TDI (00000000000000000ffd777cf74000000000000000000000);
SDR 192 TDI (0000000000000000077d777cf74000000000000000000000);
SDR 192 TDI (0000000000000000077d777cf74000000000000000000000) TDO(000000000000000000000000000000000140000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cf74000000000000000000000);
! 1e7b expect 06
SDR 192 TDI (00000000000000000ffd777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d777cf7c000000000000000000000);
SDR 192 TDI (0000000000000000077d777cf7c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cf7c000000000000000000000);
! 1e7c expect 07
SDR 192 TDI (00000000000000000ffd777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d777cfd4000000000000000000000);
SDR 192 TDI (0000000000000000077d777cfd4000000000000000000000) TDO(000000000000000000000000000000000150000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cfd4000000000000000000000);
! 1e7d expect 48
SDR 192 TDI (00000000000000000ffd777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d777cfdc000000000000000000000);
SDR 192 TDI (0000000000000000077d777cfdc000000000000000000000) TDO(000000000000000000000000000000000400000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cfdc000000000000000000000);
! 1e7e expect 6e
SDR 192 TDI (00000000000000000ffd777cff4000000000000000000000);
SDR 192 TDI (0000000000000000077d777cff4000000000000000000000);
SDR 192 TDI (0000000000000000077d777cff4000000000000000000000) TDO(000000000000000000000000000000000540000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cff4000000000000000000000);
! 1e7f expect 1e
SDR 192 TDI (00000000000000000ffd777cffc000000000000000000000);
SDR 192 TDI (0000000000000000077d777cffc000000000000000000000);
SDR 192 TDI (0000000000000000077d777cffc000000000000000000000) TDO(000000000000000000000000000000001540000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd777cffc000000000000000000000);
! 1e80 expect 44
SDR 192 TDI (00000000000000000ffd77d4554000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4554000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4554000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4554000000000000000000000);
! 1e81 expect 4f
SDR 192 TDI (00000000000000000ffd77d455c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d455c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d455c000000000000000000000) TDO(000000000000000000000000000000000550000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d455c000000000000000000000);
! 1e82 expect 0f
SDR 192 TDI (00000000000000000ffd77d4574000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4574000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4574000000000000000000000) TDO(000000000000000000000000000000000550000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4574000000000000000000000);
! 1e83 expect 36
SDR 192 TDI (00000000000000000ffd77d457c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d457c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d457c000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d457c000000000000000000000);
! 1e84 expect 83
SDR 192 TDI (00000000000000000ffd77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d45d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d45d4000000000000000000000) TDO(000000000000000000000000000000000050000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d45d4000000000000000000000);
! 1e85 expect cf
SDR 192 TDI (00000000000000000ffd77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d45dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d45dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d45dc000000000000000000000);
! 1e86 expect 36
SDR 192 TDI (00000000000000000ffd77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d45f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d45f4000000000000000000000) TDO(000000000000000000000000000000001140000000000008) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d45f4000000000000000000000);
! 1e87 expect 82
SDR 192 TDI (00000000000000000ffd77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d45fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d45fc000000000000000000000) TDO(000000000000000000000000000000000040000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d45fc000000000000000000000);
! 1e88 expect f9
SDR 192 TDI (00000000000000000ffd77d4754000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4754000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4754000000000000000000000) TDO(0000000000000000000000000000000014100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4754000000000000000000000);
! 1e89 expect 44
SDR 192 TDI (00000000000000000ffd77d475c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d475c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d475c000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d475c000000000000000000000);
! 1e8a expect a2
SDR 192 TDI (00000000000000000ffd77d4774000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4774000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4774000000000000000000000) TDO(000000000000000000000000000000000040000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4774000000000000000000000);
! 1e8b expect 1d
SDR 192 TDI (00000000000000000ffd77d477c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d477c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d477c000000000000000000000) TDO(000000000000000000000000000000001510000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d477c000000000000000000000);
! 1e8c expect 06
SDR 192 TDI (00000000000000000ffd77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d47d4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d47d4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d47d4000000000000000000000);
! 1e8d expect c4
SDR 192 TDI (00000000000000000ffd77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d47dc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d47dc000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d47dc000000000000000000000);
! 1e8e expect 16
SDR 192 TDI (00000000000000000ffd77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d47f4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d47f4000000000000000000000) TDO(000000000000000000000000000000001140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d47f4000000000000000000000);
! 1e8f expect c5
SDR 192 TDI (00000000000000000ffd77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d47fc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d47fc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d47fc000000000000000000000);
! 1e90 expect 44
SDR 192 TDI (00000000000000000ffd77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4d54000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4d54000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4d54000000000000000000000);
! 1e91 expect 99
SDR 192 TDI (00000000000000000ffd77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4d5c000000000000000000000) TDO(000000000000000000000000000000001410000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4d5c000000000000000000000);
! 1e92 expect 06
SDR 192 TDI (00000000000000000ffd77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4d74000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4d74000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4d74000000000000000000000);
! 1e93 expect 00
SDR 192 TDI (00000000000000000ffd77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4d7c000000000000000000000);
! 1e94 expect 44
SDR 192 TDI (00000000000000000ffd77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4dd4000000000000000000000) TDO(000000000000000000000000000000000100000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4dd4000000000000000000000);
! 1e95 expect c3
SDR 192 TDI (00000000000000000ffd77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4ddc000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4ddc000000000000000000000);
! 1e96 expect 0c
SDR 192 TDI (00000000000000000ffd77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4df4000000000000000000000);
SDR 192 TDI (0000000000000000077d77d4df4000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ffd77d4df4000000000000000000000);
! 2000 expect 00
SDR 192 TDI (00000000000000000dd5f554554000000000000000000000);
SDR 192 TDI (00000000000000000555f554554000000000000000000000);
SDR 192 TDI (00000000000000000555f554554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554554000000000000000000000);
! 2001 expect 00
SDR 192 TDI (00000000000000000dd5f55455c000000000000000000000);
SDR 192 TDI (00000000000000000555f55455c000000000000000000000);
SDR 192 TDI (00000000000000000555f55455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55455c000000000000000000000);
! 2002 expect 00
SDR 192 TDI (00000000000000000dd5f554574000000000000000000000);
SDR 192 TDI (00000000000000000555f554574000000000000000000000);
SDR 192 TDI (00000000000000000555f554574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554574000000000000000000000);
! 2003 expect 00
SDR 192 TDI (00000000000000000dd5f55457c000000000000000000000);
SDR 192 TDI (00000000000000000555f55457c000000000000000000000);
SDR 192 TDI (00000000000000000555f55457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55457c000000000000000000000);
! 2004 expect 00
SDR 192 TDI (00000000000000000dd5f5545d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5545d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5545d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5545d4000000000000000000000);
! 2005 expect 00
SDR 192 TDI (00000000000000000dd5f5545dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5545dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5545dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5545dc000000000000000000000);
! 2006 expect 40
SDR 192 TDI (00000000000000000dd5f5545f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5545f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5545f4000000000000000000000) TDO(000000000000000000000000000000000000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5545f4000000000000000000000);
! 2007 expect 01
SDR 192 TDI (00000000000000000dd5f5545fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5545fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5545fc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5545fc000000000000000000000);
! 2008 expect 00
SDR 192 TDI (00000000000000000dd5f554754000000000000000000000);
SDR 192 TDI (00000000000000000555f554754000000000000000000000);
SDR 192 TDI (00000000000000000555f554754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554754000000000000000000000);
! 2009 expect 00
SDR 192 TDI (00000000000000000dd5f55475c000000000000000000000);
SDR 192 TDI (00000000000000000555f55475c000000000000000000000);
SDR 192 TDI (00000000000000000555f55475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55475c000000000000000000000);
! 200a expect 00
SDR 192 TDI (00000000000000000dd5f554774000000000000000000000);
SDR 192 TDI (00000000000000000555f554774000000000000000000000);
SDR 192 TDI (00000000000000000555f554774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554774000000000000000000000);
! 200b expect 00
SDR 192 TDI (00000000000000000dd5f55477c000000000000000000000);
SDR 192 TDI (00000000000000000555f55477c000000000000000000000);
SDR 192 TDI (00000000000000000555f55477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55477c000000000000000000000);
! 200c expect 00
SDR 192 TDI (00000000000000000dd5f5547d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5547d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5547d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5547d4000000000000000000000);
! 200d expect 00
SDR 192 TDI (00000000000000000dd5f5547dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5547dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5547dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5547dc000000000000000000000);
! 200e expect 00
SDR 192 TDI (00000000000000000dd5f5547f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5547f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5547f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5547f4000000000000000000000);
! 200f expect 00
SDR 192 TDI (00000000000000000dd5f5547fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5547fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5547fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5547fc000000000000000000000);
! 2010 expect 00
SDR 192 TDI (00000000000000000dd5f554d54000000000000000000000);
SDR 192 TDI (00000000000000000555f554d54000000000000000000000);
SDR 192 TDI (00000000000000000555f554d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554d54000000000000000000000);
! 2011 expect 00
SDR 192 TDI (00000000000000000dd5f554d5c000000000000000000000);
SDR 192 TDI (00000000000000000555f554d5c000000000000000000000);
SDR 192 TDI (00000000000000000555f554d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554d5c000000000000000000000);
! 2012 expect 00
SDR 192 TDI (00000000000000000dd5f554d74000000000000000000000);
SDR 192 TDI (00000000000000000555f554d74000000000000000000000);
SDR 192 TDI (00000000000000000555f554d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554d74000000000000000000000);
! 2013 expect 00
SDR 192 TDI (00000000000000000dd5f554d7c000000000000000000000);
SDR 192 TDI (00000000000000000555f554d7c000000000000000000000);
SDR 192 TDI (00000000000000000555f554d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554d7c000000000000000000000);
! 2014 expect 00
SDR 192 TDI (00000000000000000dd5f554dd4000000000000000000000);
SDR 192 TDI (00000000000000000555f554dd4000000000000000000000);
SDR 192 TDI (00000000000000000555f554dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554dd4000000000000000000000);
! 2015 expect 00
SDR 192 TDI (00000000000000000dd5f554ddc000000000000000000000);
SDR 192 TDI (00000000000000000555f554ddc000000000000000000000);
SDR 192 TDI (00000000000000000555f554ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554ddc000000000000000000000);
! 2016 expect c0
SDR 192 TDI (00000000000000000dd5f554df4000000000000000000000);
SDR 192 TDI (00000000000000000555f554df4000000000000000000000);
SDR 192 TDI (00000000000000000555f554df4000000000000000000000) TDO(0000000000000000000000000000000000000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554df4000000000000000000000);
! 2017 expect 01
SDR 192 TDI (00000000000000000dd5f554dfc000000000000000000000);
SDR 192 TDI (00000000000000000555f554dfc000000000000000000000);
SDR 192 TDI (00000000000000000555f554dfc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554dfc000000000000000000000);
! 2018 expect 00
SDR 192 TDI (00000000000000000dd5f554f54000000000000000000000);
SDR 192 TDI (00000000000000000555f554f54000000000000000000000);
SDR 192 TDI (00000000000000000555f554f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554f54000000000000000000000);
! 2019 expect 00
SDR 192 TDI (00000000000000000dd5f554f5c000000000000000000000);
SDR 192 TDI (00000000000000000555f554f5c000000000000000000000);
SDR 192 TDI (00000000000000000555f554f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554f5c000000000000000000000);
! 201a expect 00
SDR 192 TDI (00000000000000000dd5f554f74000000000000000000000);
SDR 192 TDI (00000000000000000555f554f74000000000000000000000);
SDR 192 TDI (00000000000000000555f554f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554f74000000000000000000000);
! 201b expect 00
SDR 192 TDI (00000000000000000dd5f554f7c000000000000000000000);
SDR 192 TDI (00000000000000000555f554f7c000000000000000000000);
SDR 192 TDI (00000000000000000555f554f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554f7c000000000000000000000);
! 201c expect 00
SDR 192 TDI (00000000000000000dd5f554fd4000000000000000000000);
SDR 192 TDI (00000000000000000555f554fd4000000000000000000000);
SDR 192 TDI (00000000000000000555f554fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554fd4000000000000000000000);
! 201d expect 00
SDR 192 TDI (00000000000000000dd5f554fdc000000000000000000000);
SDR 192 TDI (00000000000000000555f554fdc000000000000000000000);
SDR 192 TDI (00000000000000000555f554fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554fdc000000000000000000000);
! 201e expect 00
SDR 192 TDI (00000000000000000dd5f554ff4000000000000000000000);
SDR 192 TDI (00000000000000000555f554ff4000000000000000000000);
SDR 192 TDI (00000000000000000555f554ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554ff4000000000000000000000);
! 201f expect 00
SDR 192 TDI (00000000000000000dd5f554ffc000000000000000000000);
SDR 192 TDI (00000000000000000555f554ffc000000000000000000000);
SDR 192 TDI (00000000000000000555f554ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f554ffc000000000000000000000);
! 2020 expect 00
SDR 192 TDI (00000000000000000dd5f55c554000000000000000000000);
SDR 192 TDI (00000000000000000555f55c554000000000000000000000);
SDR 192 TDI (00000000000000000555f55c554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c554000000000000000000000);
! 2021 expect 00
SDR 192 TDI (00000000000000000dd5f55c55c000000000000000000000);
SDR 192 TDI (00000000000000000555f55c55c000000000000000000000);
SDR 192 TDI (00000000000000000555f55c55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c55c000000000000000000000);
! 2022 expect 00
SDR 192 TDI (00000000000000000dd5f55c574000000000000000000000);
SDR 192 TDI (00000000000000000555f55c574000000000000000000000);
SDR 192 TDI (00000000000000000555f55c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c574000000000000000000000);
! 2023 expect 00
SDR 192 TDI (00000000000000000dd5f55c57c000000000000000000000);
SDR 192 TDI (00000000000000000555f55c57c000000000000000000000);
SDR 192 TDI (00000000000000000555f55c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c57c000000000000000000000);
! 2024 expect 00
SDR 192 TDI (00000000000000000dd5f55c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555f55c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555f55c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c5d4000000000000000000000);
! 2025 expect 00
SDR 192 TDI (00000000000000000dd5f55c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555f55c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555f55c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c5dc000000000000000000000);
! 2026 expect 00
SDR 192 TDI (00000000000000000dd5f55c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555f55c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555f55c5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c5f4000000000000000000000);
! 2027 expect 00
SDR 192 TDI (00000000000000000dd5f55c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555f55c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555f55c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c5fc000000000000000000000);
! 2028 expect 01
SDR 192 TDI (00000000000000000dd5f55c754000000000000000000000);
SDR 192 TDI (00000000000000000555f55c754000000000000000000000);
SDR 192 TDI (00000000000000000555f55c754000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c754000000000000000000000);
! 2029 expect 50
SDR 192 TDI (00000000000000000dd5f55c75c000000000000000000000);
SDR 192 TDI (00000000000000000555f55c75c000000000000000000000);
SDR 192 TDI (00000000000000000555f55c75c000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c75c000000000000000000000);
! 202a expect 72
SDR 192 TDI (00000000000000000dd5f55c774000000000000000000000);
SDR 192 TDI (00000000000000000555f55c774000000000000000000000);
SDR 192 TDI (00000000000000000555f55c774000000000000000000000) TDO(000000000000000000000000000000001040000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c774000000000000000000000);
! 202b expect 02
SDR 192 TDI (00000000000000000dd5f55c77c000000000000000000000);
SDR 192 TDI (00000000000000000555f55c77c000000000000000000000);
SDR 192 TDI (00000000000000000555f55c77c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c77c000000000000000000000);
! 202c expect 00
SDR 192 TDI (00000000000000000dd5f55c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555f55c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555f55c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c7d4000000000000000000000);
! 202d expect 00
SDR 192 TDI (00000000000000000dd5f55c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555f55c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555f55c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c7dc000000000000000000000);
! 202e expect 00
SDR 192 TDI (00000000000000000dd5f55c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555f55c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555f55c7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c7f4000000000000000000000);
! 202f expect 00
SDR 192 TDI (00000000000000000dd5f55c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555f55c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555f55c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55c7fc000000000000000000000);
! 2030 expect 03
SDR 192 TDI (00000000000000000dd5f55cd54000000000000000000000);
SDR 192 TDI (00000000000000000555f55cd54000000000000000000000);
SDR 192 TDI (00000000000000000555f55cd54000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cd54000000000000000000000);
! 2031 expect 68
SDR 192 TDI (00000000000000000dd5f55cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555f55cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555f55cd5c000000000000000000000) TDO(000000000000000000000000000000000400000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cd5c000000000000000000000);
! 2032 expect 6f
SDR 192 TDI (00000000000000000dd5f55cd74000000000000000000000);
SDR 192 TDI (00000000000000000555f55cd74000000000000000000000);
SDR 192 TDI (00000000000000000555f55cd74000000000000000000000) TDO(000000000000000000000000000000000550000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cd74000000000000000000000);
! 2033 expect 0c
SDR 192 TDI (00000000000000000dd5f55cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555f55cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555f55cd7c000000000000000000000) TDO(000000000000000000000000000000000500000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cd7c000000000000000000000);
! 2034 expect 00
SDR 192 TDI (00000000000000000dd5f55cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555f55cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555f55cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cdd4000000000000000000000);
! 2035 expect 00
SDR 192 TDI (00000000000000000dd5f55cddc000000000000000000000);
SDR 192 TDI (00000000000000000555f55cddc000000000000000000000);
SDR 192 TDI (00000000000000000555f55cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cddc000000000000000000000);
! 2036 expect 00
SDR 192 TDI (00000000000000000dd5f55cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555f55cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555f55cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cdf4000000000000000000000);
! 2037 expect 00
SDR 192 TDI (00000000000000000dd5f55cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555f55cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555f55cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cdfc000000000000000000000);
! 2038 expect 00
SDR 192 TDI (00000000000000000dd5f55cf54000000000000000000000);
SDR 192 TDI (00000000000000000555f55cf54000000000000000000000);
SDR 192 TDI (00000000000000000555f55cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cf54000000000000000000000);
! 2039 expect 00
SDR 192 TDI (00000000000000000dd5f55cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555f55cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555f55cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cf5c000000000000000000000);
! 203a expect 00
SDR 192 TDI (00000000000000000dd5f55cf74000000000000000000000);
SDR 192 TDI (00000000000000000555f55cf74000000000000000000000);
SDR 192 TDI (00000000000000000555f55cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cf74000000000000000000000);
! 203b expect 00
SDR 192 TDI (00000000000000000dd5f55cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555f55cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555f55cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cf7c000000000000000000000);
! 203c expect 00
SDR 192 TDI (00000000000000000dd5f55cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555f55cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555f55cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cfd4000000000000000000000);
! 203d expect 00
SDR 192 TDI (00000000000000000dd5f55cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555f55cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555f55cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cfdc000000000000000000000);
! 203e expect 00
SDR 192 TDI (00000000000000000dd5f55cff4000000000000000000000);
SDR 192 TDI (00000000000000000555f55cff4000000000000000000000);
SDR 192 TDI (00000000000000000555f55cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cff4000000000000000000000);
! 203f expect 00
SDR 192 TDI (00000000000000000dd5f55cffc000000000000000000000);
SDR 192 TDI (00000000000000000555f55cffc000000000000000000000);
SDR 192 TDI (00000000000000000555f55cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f55cffc000000000000000000000);
! 2040 expect 00
SDR 192 TDI (00000000000000000dd5f574554000000000000000000000);
SDR 192 TDI (00000000000000000555f574554000000000000000000000);
SDR 192 TDI (00000000000000000555f574554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574554000000000000000000000);
! 2041 expect 00
SDR 192 TDI (00000000000000000dd5f57455c000000000000000000000);
SDR 192 TDI (00000000000000000555f57455c000000000000000000000);
SDR 192 TDI (00000000000000000555f57455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57455c000000000000000000000);
! 2042 expect 00
SDR 192 TDI (00000000000000000dd5f574574000000000000000000000);
SDR 192 TDI (00000000000000000555f574574000000000000000000000);
SDR 192 TDI (00000000000000000555f574574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574574000000000000000000000);
! 2043 expect 00
SDR 192 TDI (00000000000000000dd5f57457c000000000000000000000);
SDR 192 TDI (00000000000000000555f57457c000000000000000000000);
SDR 192 TDI (00000000000000000555f57457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57457c000000000000000000000);
! 2044 expect 00
SDR 192 TDI (00000000000000000dd5f5745d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5745d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5745d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5745d4000000000000000000000);
! 2045 expect 00
SDR 192 TDI (00000000000000000dd5f5745dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5745dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5745dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5745dc000000000000000000000);
! 2046 expect 00
SDR 192 TDI (00000000000000000dd5f5745f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5745f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5745f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5745f4000000000000000000000);
! 2047 expect 00
SDR 192 TDI (00000000000000000dd5f5745fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5745fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5745fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5745fc000000000000000000000);
! 2048 expect 00
SDR 192 TDI (00000000000000000dd5f574754000000000000000000000);
SDR 192 TDI (00000000000000000555f574754000000000000000000000);
SDR 192 TDI (00000000000000000555f574754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574754000000000000000000000);
! 2049 expect 00
SDR 192 TDI (00000000000000000dd5f57475c000000000000000000000);
SDR 192 TDI (00000000000000000555f57475c000000000000000000000);
SDR 192 TDI (00000000000000000555f57475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57475c000000000000000000000);
! 204a expect 00
SDR 192 TDI (00000000000000000dd5f574774000000000000000000000);
SDR 192 TDI (00000000000000000555f574774000000000000000000000);
SDR 192 TDI (00000000000000000555f574774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574774000000000000000000000);
! 204b expect 00
SDR 192 TDI (00000000000000000dd5f57477c000000000000000000000);
SDR 192 TDI (00000000000000000555f57477c000000000000000000000);
SDR 192 TDI (00000000000000000555f57477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57477c000000000000000000000);
! 204c expect 00
SDR 192 TDI (00000000000000000dd5f5747d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5747d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5747d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5747d4000000000000000000000);
! 204d expect 00
SDR 192 TDI (00000000000000000dd5f5747dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5747dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5747dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5747dc000000000000000000000);
! 204e expect 00
SDR 192 TDI (00000000000000000dd5f5747f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5747f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5747f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5747f4000000000000000000000);
! 204f expect 00
SDR 192 TDI (00000000000000000dd5f5747fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5747fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5747fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5747fc000000000000000000000);
! 2050 expect 00
SDR 192 TDI (00000000000000000dd5f574d54000000000000000000000);
SDR 192 TDI (00000000000000000555f574d54000000000000000000000);
SDR 192 TDI (00000000000000000555f574d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574d54000000000000000000000);
! 2051 expect 00
SDR 192 TDI (00000000000000000dd5f574d5c000000000000000000000);
SDR 192 TDI (00000000000000000555f574d5c000000000000000000000);
SDR 192 TDI (00000000000000000555f574d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574d5c000000000000000000000);
! 2052 expect 00
SDR 192 TDI (00000000000000000dd5f574d74000000000000000000000);
SDR 192 TDI (00000000000000000555f574d74000000000000000000000);
SDR 192 TDI (00000000000000000555f574d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574d74000000000000000000000);
! 2053 expect 00
SDR 192 TDI (00000000000000000dd5f574d7c000000000000000000000);
SDR 192 TDI (00000000000000000555f574d7c000000000000000000000);
SDR 192 TDI (00000000000000000555f574d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574d7c000000000000000000000);
! 2054 expect 00
SDR 192 TDI (00000000000000000dd5f574dd4000000000000000000000);
SDR 192 TDI (00000000000000000555f574dd4000000000000000000000);
SDR 192 TDI (00000000000000000555f574dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574dd4000000000000000000000);
! 2055 expect 00
SDR 192 TDI (00000000000000000dd5f574ddc000000000000000000000);
SDR 192 TDI (00000000000000000555f574ddc000000000000000000000);
SDR 192 TDI (00000000000000000555f574ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574ddc000000000000000000000);
! 2056 expect 00
SDR 192 TDI (00000000000000000dd5f574df4000000000000000000000);
SDR 192 TDI (00000000000000000555f574df4000000000000000000000);
SDR 192 TDI (00000000000000000555f574df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574df4000000000000000000000);
! 2057 expect 00
SDR 192 TDI (00000000000000000dd5f574dfc000000000000000000000);
SDR 192 TDI (00000000000000000555f574dfc000000000000000000000);
SDR 192 TDI (00000000000000000555f574dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574dfc000000000000000000000);
! 2058 expect 00
SDR 192 TDI (00000000000000000dd5f574f54000000000000000000000);
SDR 192 TDI (00000000000000000555f574f54000000000000000000000);
SDR 192 TDI (00000000000000000555f574f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574f54000000000000000000000);
! 2059 expect 00
SDR 192 TDI (00000000000000000dd5f574f5c000000000000000000000);
SDR 192 TDI (00000000000000000555f574f5c000000000000000000000);
SDR 192 TDI (00000000000000000555f574f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574f5c000000000000000000000);
! 205a expect 00
SDR 192 TDI (00000000000000000dd5f574f74000000000000000000000);
SDR 192 TDI (00000000000000000555f574f74000000000000000000000);
SDR 192 TDI (00000000000000000555f574f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574f74000000000000000000000);
! 205b expect 00
SDR 192 TDI (00000000000000000dd5f574f7c000000000000000000000);
SDR 192 TDI (00000000000000000555f574f7c000000000000000000000);
SDR 192 TDI (00000000000000000555f574f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574f7c000000000000000000000);
! 205c expect 00
SDR 192 TDI (00000000000000000dd5f574fd4000000000000000000000);
SDR 192 TDI (00000000000000000555f574fd4000000000000000000000);
SDR 192 TDI (00000000000000000555f574fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574fd4000000000000000000000);
! 205d expect 00
SDR 192 TDI (00000000000000000dd5f574fdc000000000000000000000);
SDR 192 TDI (00000000000000000555f574fdc000000000000000000000);
SDR 192 TDI (00000000000000000555f574fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574fdc000000000000000000000);
! 205e expect 00
SDR 192 TDI (00000000000000000dd5f574ff4000000000000000000000);
SDR 192 TDI (00000000000000000555f574ff4000000000000000000000);
SDR 192 TDI (00000000000000000555f574ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574ff4000000000000000000000);
! 205f expect 00
SDR 192 TDI (00000000000000000dd5f574ffc000000000000000000000);
SDR 192 TDI (00000000000000000555f574ffc000000000000000000000);
SDR 192 TDI (00000000000000000555f574ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f574ffc000000000000000000000);
! 2060 expect 00
SDR 192 TDI (00000000000000000dd5f57c554000000000000000000000);
SDR 192 TDI (00000000000000000555f57c554000000000000000000000);
SDR 192 TDI (00000000000000000555f57c554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c554000000000000000000000);
! 2061 expect 00
SDR 192 TDI (00000000000000000dd5f57c55c000000000000000000000);
SDR 192 TDI (00000000000000000555f57c55c000000000000000000000);
SDR 192 TDI (00000000000000000555f57c55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c55c000000000000000000000);
! 2062 expect 00
SDR 192 TDI (00000000000000000dd5f57c574000000000000000000000);
SDR 192 TDI (00000000000000000555f57c574000000000000000000000);
SDR 192 TDI (00000000000000000555f57c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c574000000000000000000000);
! 2063 expect 00
SDR 192 TDI (00000000000000000dd5f57c57c000000000000000000000);
SDR 192 TDI (00000000000000000555f57c57c000000000000000000000);
SDR 192 TDI (00000000000000000555f57c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c57c000000000000000000000);
! 2064 expect 00
SDR 192 TDI (00000000000000000dd5f57c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555f57c5d4000000000000000000000);
SDR 192 TDI (00000000000000000555f57c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c5d4000000000000000000000);
! 2065 expect 00
SDR 192 TDI (00000000000000000dd5f57c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555f57c5dc000000000000000000000);
SDR 192 TDI (00000000000000000555f57c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c5dc000000000000000000000);
! 2066 expect 00
SDR 192 TDI (00000000000000000dd5f57c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555f57c5f4000000000000000000000);
SDR 192 TDI (00000000000000000555f57c5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c5f4000000000000000000000);
! 2067 expect 00
SDR 192 TDI (00000000000000000dd5f57c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555f57c5fc000000000000000000000);
SDR 192 TDI (00000000000000000555f57c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c5fc000000000000000000000);
! 2068 expect 00
SDR 192 TDI (00000000000000000dd5f57c754000000000000000000000);
SDR 192 TDI (00000000000000000555f57c754000000000000000000000);
SDR 192 TDI (00000000000000000555f57c754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c754000000000000000000000);
! 2069 expect 00
SDR 192 TDI (00000000000000000dd5f57c75c000000000000000000000);
SDR 192 TDI (00000000000000000555f57c75c000000000000000000000);
SDR 192 TDI (00000000000000000555f57c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c75c000000000000000000000);
! 206a expect 00
SDR 192 TDI (00000000000000000dd5f57c774000000000000000000000);
SDR 192 TDI (00000000000000000555f57c774000000000000000000000);
SDR 192 TDI (00000000000000000555f57c774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c774000000000000000000000);
! 206b expect 00
SDR 192 TDI (00000000000000000dd5f57c77c000000000000000000000);
SDR 192 TDI (00000000000000000555f57c77c000000000000000000000);
SDR 192 TDI (00000000000000000555f57c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c77c000000000000000000000);
! 206c expect 00
SDR 192 TDI (00000000000000000dd5f57c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555f57c7d4000000000000000000000);
SDR 192 TDI (00000000000000000555f57c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c7d4000000000000000000000);
! 206d expect 00
SDR 192 TDI (00000000000000000dd5f57c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555f57c7dc000000000000000000000);
SDR 192 TDI (00000000000000000555f57c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c7dc000000000000000000000);
! 206e expect 00
SDR 192 TDI (00000000000000000dd5f57c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555f57c7f4000000000000000000000);
SDR 192 TDI (00000000000000000555f57c7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c7f4000000000000000000000);
! 206f expect 00
SDR 192 TDI (00000000000000000dd5f57c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555f57c7fc000000000000000000000);
SDR 192 TDI (00000000000000000555f57c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57c7fc000000000000000000000);
! 2070 expect 00
SDR 192 TDI (00000000000000000dd5f57cd54000000000000000000000);
SDR 192 TDI (00000000000000000555f57cd54000000000000000000000);
SDR 192 TDI (00000000000000000555f57cd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cd54000000000000000000000);
! 2071 expect 00
SDR 192 TDI (00000000000000000dd5f57cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555f57cd5c000000000000000000000);
SDR 192 TDI (00000000000000000555f57cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cd5c000000000000000000000);
! 2072 expect 00
SDR 192 TDI (00000000000000000dd5f57cd74000000000000000000000);
SDR 192 TDI (00000000000000000555f57cd74000000000000000000000);
SDR 192 TDI (00000000000000000555f57cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cd74000000000000000000000);
! 2073 expect 00
SDR 192 TDI (00000000000000000dd5f57cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555f57cd7c000000000000000000000);
SDR 192 TDI (00000000000000000555f57cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cd7c000000000000000000000);
! 2074 expect 00
SDR 192 TDI (00000000000000000dd5f57cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555f57cdd4000000000000000000000);
SDR 192 TDI (00000000000000000555f57cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cdd4000000000000000000000);
! 2075 expect 00
SDR 192 TDI (00000000000000000dd5f57cddc000000000000000000000);
SDR 192 TDI (00000000000000000555f57cddc000000000000000000000);
SDR 192 TDI (00000000000000000555f57cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cddc000000000000000000000);
! 2076 expect 00
SDR 192 TDI (00000000000000000dd5f57cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555f57cdf4000000000000000000000);
SDR 192 TDI (00000000000000000555f57cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cdf4000000000000000000000);
! 2077 expect 00
SDR 192 TDI (00000000000000000dd5f57cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555f57cdfc000000000000000000000);
SDR 192 TDI (00000000000000000555f57cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cdfc000000000000000000000);
! 2078 expect 00
SDR 192 TDI (00000000000000000dd5f57cf54000000000000000000000);
SDR 192 TDI (00000000000000000555f57cf54000000000000000000000);
SDR 192 TDI (00000000000000000555f57cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cf54000000000000000000000);
! 2079 expect 00
SDR 192 TDI (00000000000000000dd5f57cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555f57cf5c000000000000000000000);
SDR 192 TDI (00000000000000000555f57cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cf5c000000000000000000000);
! 207a expect 00
SDR 192 TDI (00000000000000000dd5f57cf74000000000000000000000);
SDR 192 TDI (00000000000000000555f57cf74000000000000000000000);
SDR 192 TDI (00000000000000000555f57cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cf74000000000000000000000);
! 207b expect 00
SDR 192 TDI (00000000000000000dd5f57cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555f57cf7c000000000000000000000);
SDR 192 TDI (00000000000000000555f57cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cf7c000000000000000000000);
! 207c expect 00
SDR 192 TDI (00000000000000000dd5f57cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555f57cfd4000000000000000000000);
SDR 192 TDI (00000000000000000555f57cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cfd4000000000000000000000);
! 207d expect 00
SDR 192 TDI (00000000000000000dd5f57cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555f57cfdc000000000000000000000);
SDR 192 TDI (00000000000000000555f57cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cfdc000000000000000000000);
! 207e expect 00
SDR 192 TDI (00000000000000000dd5f57cff4000000000000000000000);
SDR 192 TDI (00000000000000000555f57cff4000000000000000000000);
SDR 192 TDI (00000000000000000555f57cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cff4000000000000000000000);
! 207f expect 00
SDR 192 TDI (00000000000000000dd5f57cffc000000000000000000000);
SDR 192 TDI (00000000000000000555f57cffc000000000000000000000);
SDR 192 TDI (00000000000000000555f57cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f57cffc000000000000000000000);
! 2080 expect 00
SDR 192 TDI (00000000000000000dd5f5d4554000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4554000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4554000000000000000000000);
! 2081 expect 00
SDR 192 TDI (00000000000000000dd5f5d455c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d455c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d455c000000000000000000000);
! 2082 expect 00
SDR 192 TDI (00000000000000000dd5f5d4574000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4574000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4574000000000000000000000);
! 2083 expect 00
SDR 192 TDI (00000000000000000dd5f5d457c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d457c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d457c000000000000000000000);
! 2084 expect 00
SDR 192 TDI (00000000000000000dd5f5d45d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d45d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d45d4000000000000000000000);
! 2085 expect 00
SDR 192 TDI (00000000000000000dd5f5d45dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d45dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d45dc000000000000000000000);
! 2086 expect 00
SDR 192 TDI (00000000000000000dd5f5d45f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d45f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d45f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d45f4000000000000000000000);
! 2087 expect 00
SDR 192 TDI (00000000000000000dd5f5d45fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d45fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d45fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d45fc000000000000000000000);
! 2088 expect 00
SDR 192 TDI (00000000000000000dd5f5d4754000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4754000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4754000000000000000000000);
! 2089 expect 00
SDR 192 TDI (00000000000000000dd5f5d475c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d475c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d475c000000000000000000000);
! 208a expect 50
SDR 192 TDI (00000000000000000dd5f5d4774000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4774000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4774000000000000000000000) TDO(000000000000000000000000000000001000000000000020) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4774000000000000000000000);
! 208b expect 04
SDR 192 TDI (00000000000000000dd5f5d477c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d477c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d477c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d477c000000000000000000000);
! 208c expect 67
SDR 192 TDI (00000000000000000dd5f5d47d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d47d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d47d4000000000000000000000) TDO(000000000000000000000000000000000150000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d47d4000000000000000000000);
! 208d expect 66
SDR 192 TDI (00000000000000000dd5f5d47dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d47dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d47dc000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d47dc000000000000000000000);
! 208e expect 66
SDR 192 TDI (00000000000000000dd5f5d47f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d47f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d47f4000000000000000000000) TDO(000000000000000000000000000000000140000000000028) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d47f4000000000000000000000);
! 208f expect fd
SDR 192 TDI (00000000000000000dd5f5d47fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d47fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d47fc000000000000000000000) TDO(0000000000000000000000000000000015100000000000a8) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d47fc000000000000000000000);
! 2090 expect 00
SDR 192 TDI (00000000000000000dd5f5d4d54000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4d54000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4d54000000000000000000000);
! 2091 expect 00
SDR 192 TDI (00000000000000000dd5f5d4d5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4d5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4d5c000000000000000000000);
! 2092 expect 00
SDR 192 TDI (00000000000000000dd5f5d4d74000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4d74000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4d74000000000000000000000);
! 2093 expect 00
SDR 192 TDI (00000000000000000dd5f5d4d7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4d7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4d7c000000000000000000000);
! 2094 expect 00
SDR 192 TDI (00000000000000000dd5f5d4dd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4dd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4dd4000000000000000000000);
! 2095 expect 00
SDR 192 TDI (00000000000000000dd5f5d4ddc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4ddc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4ddc000000000000000000000);
! 2096 expect 00
SDR 192 TDI (00000000000000000dd5f5d4df4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4df4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4df4000000000000000000000);
! 2097 expect 00
SDR 192 TDI (00000000000000000dd5f5d4dfc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4dfc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4dfc000000000000000000000);
! 2098 expect 00
SDR 192 TDI (00000000000000000dd5f5d4f54000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4f54000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4f54000000000000000000000);
! 2099 expect 00
SDR 192 TDI (00000000000000000dd5f5d4f5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4f5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4f5c000000000000000000000);
! 209a expect 00
SDR 192 TDI (00000000000000000dd5f5d4f74000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4f74000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4f74000000000000000000000);
! 209b expect 00
SDR 192 TDI (00000000000000000dd5f5d4f7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4f7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4f7c000000000000000000000);
! 209c expect 00
SDR 192 TDI (00000000000000000dd5f5d4fd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4fd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4fd4000000000000000000000);
! 209d expect 00
SDR 192 TDI (00000000000000000dd5f5d4fdc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4fdc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4fdc000000000000000000000);
! 209e expect 00
SDR 192 TDI (00000000000000000dd5f5d4ff4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4ff4000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4ff4000000000000000000000);
! 209f expect 00
SDR 192 TDI (00000000000000000dd5f5d4ffc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4ffc000000000000000000000);
SDR 192 TDI (00000000000000000555f5d4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5d4ffc000000000000000000000);
! 20a0 expect 00
SDR 192 TDI (00000000000000000dd5f5dc554000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc554000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc554000000000000000000000);
! 20a1 expect 00
SDR 192 TDI (00000000000000000dd5f5dc55c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc55c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc55c000000000000000000000);
! 20a2 expect 00
SDR 192 TDI (00000000000000000dd5f5dc574000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc574000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc574000000000000000000000);
! 20a3 expect 00
SDR 192 TDI (00000000000000000dd5f5dc57c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc57c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc57c000000000000000000000);
! 20a4 expect 00
SDR 192 TDI (00000000000000000dd5f5dc5d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc5d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc5d4000000000000000000000);
! 20a5 expect 00
SDR 192 TDI (00000000000000000dd5f5dc5dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc5dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc5dc000000000000000000000);
! 20a6 expect 00
SDR 192 TDI (00000000000000000dd5f5dc5f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc5f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc5f4000000000000000000000);
! 20a7 expect 00
SDR 192 TDI (00000000000000000dd5f5dc5fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc5fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc5fc000000000000000000000);
! 20a8 expect 00
SDR 192 TDI (00000000000000000dd5f5dc754000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc754000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc754000000000000000000000);
! 20a9 expect 00
SDR 192 TDI (00000000000000000dd5f5dc75c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc75c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc75c000000000000000000000);
! 20aa expect 00
SDR 192 TDI (00000000000000000dd5f5dc774000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc774000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc774000000000000000000000);
! 20ab expect 00
SDR 192 TDI (00000000000000000dd5f5dc77c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc77c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc77c000000000000000000000);
! 20ac expect 00
SDR 192 TDI (00000000000000000dd5f5dc7d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc7d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc7d4000000000000000000000);
! 20ad expect 00
SDR 192 TDI (00000000000000000dd5f5dc7dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc7dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc7dc000000000000000000000);
! 20ae expect 00
SDR 192 TDI (00000000000000000dd5f5dc7f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc7f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc7f4000000000000000000000);
! 20af expect 00
SDR 192 TDI (00000000000000000dd5f5dc7fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc7fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dc7fc000000000000000000000);
! 20b0 expect 00
SDR 192 TDI (00000000000000000dd5f5dcd54000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcd54000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcd54000000000000000000000);
! 20b1 expect 00
SDR 192 TDI (00000000000000000dd5f5dcd5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcd5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcd5c000000000000000000000);
! 20b2 expect 00
SDR 192 TDI (00000000000000000dd5f5dcd74000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcd74000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcd74000000000000000000000);
! 20b3 expect 00
SDR 192 TDI (00000000000000000dd5f5dcd7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcd7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcd7c000000000000000000000);
! 20b4 expect 00
SDR 192 TDI (00000000000000000dd5f5dcdd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcdd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcdd4000000000000000000000);
! 20b5 expect 00
SDR 192 TDI (00000000000000000dd5f5dcddc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcddc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcddc000000000000000000000);
! 20b6 expect 00
SDR 192 TDI (00000000000000000dd5f5dcdf4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcdf4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcdf4000000000000000000000);
! 20b7 expect 00
SDR 192 TDI (00000000000000000dd5f5dcdfc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcdfc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcdfc000000000000000000000);
! 20b8 expect 00
SDR 192 TDI (00000000000000000dd5f5dcf54000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcf54000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcf54000000000000000000000);
! 20b9 expect 00
SDR 192 TDI (00000000000000000dd5f5dcf5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcf5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcf5c000000000000000000000);
! 20ba expect 04
SDR 192 TDI (00000000000000000dd5f5dcf74000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcf74000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcf74000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcf74000000000000000000000);
! 20bb expect d3
SDR 192 TDI (00000000000000000dd5f5dcf7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcf7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcf7c000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcf7c000000000000000000000);
! 20bc expect c1
SDR 192 TDI (00000000000000000dd5f5dcfd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcfd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcfd4000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcfd4000000000000000000000);
! 20bd expect d6
SDR 192 TDI (00000000000000000dd5f5dcfdc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcfdc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcfdc000000000000000000000) TDO(0000000000000000000000000000000011400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcfdc000000000000000000000);
! 20be expect c5
SDR 192 TDI (00000000000000000dd5f5dcff4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcff4000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcff4000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcff4000000000000000000000);
! 20bf expect 04
SDR 192 TDI (00000000000000000dd5f5dcffc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcffc000000000000000000000);
SDR 192 TDI (00000000000000000555f5dcffc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5dcffc000000000000000000000);
! 20c0 expect cc
SDR 192 TDI (00000000000000000dd5f5f4554000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4554000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4554000000000000000000000) TDO(0000000000000000000000000000000005000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4554000000000000000000000);
! 20c1 expect cf
SDR 192 TDI (00000000000000000dd5f5f455c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f455c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f455c000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f455c000000000000000000000);
! 20c2 expect c1
SDR 192 TDI (00000000000000000dd5f5f4574000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4574000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4574000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4574000000000000000000000);
! 20c3 expect c4
SDR 192 TDI (00000000000000000dd5f5f457c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f457c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f457c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f457c000000000000000000000);
! 20c4 expect 00
SDR 192 TDI (00000000000000000dd5f5f45d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f45d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f45d4000000000000000000000);
! 20c5 expect 00
SDR 192 TDI (00000000000000000dd5f5f45dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f45dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f45dc000000000000000000000);
! 20c6 expect 00
SDR 192 TDI (00000000000000000dd5f5f45f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f45f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f45f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f45f4000000000000000000000);
! 20c7 expect 00
SDR 192 TDI (00000000000000000dd5f5f45fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f45fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f45fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f45fc000000000000000000000);
! 20c8 expect 00
SDR 192 TDI (00000000000000000dd5f5f4754000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4754000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4754000000000000000000000);
! 20c9 expect 00
SDR 192 TDI (00000000000000000dd5f5f475c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f475c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f475c000000000000000000000);
! 20ca expect 00
SDR 192 TDI (00000000000000000dd5f5f4774000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4774000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4774000000000000000000000);
! 20cb expect 00
SDR 192 TDI (00000000000000000dd5f5f477c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f477c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f477c000000000000000000000);
! 20cc expect 00
SDR 192 TDI (00000000000000000dd5f5f47d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f47d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f47d4000000000000000000000);
! 20cd expect 00
SDR 192 TDI (00000000000000000dd5f5f47dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f47dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f47dc000000000000000000000);
! 20ce expect 00
SDR 192 TDI (00000000000000000dd5f5f47f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f47f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f47f4000000000000000000000);
! 20cf expect 00
SDR 192 TDI (00000000000000000dd5f5f47fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f47fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f47fc000000000000000000000);
! 20d0 expect 04
SDR 192 TDI (00000000000000000dd5f5f4d54000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4d54000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4d54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4d54000000000000000000000);
! 20d1 expect d4
SDR 192 TDI (00000000000000000dd5f5f4d5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4d5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4d5c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4d5c000000000000000000000);
! 20d2 expect c8
SDR 192 TDI (00000000000000000dd5f5f4d74000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4d74000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4d74000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4d74000000000000000000000);
! 20d3 expect c5
SDR 192 TDI (00000000000000000dd5f5f4d7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4d7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4d7c000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4d7c000000000000000000000);
! 20d4 expect ce
SDR 192 TDI (00000000000000000dd5f5f4dd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4dd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4dd4000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4dd4000000000000000000000);
! 20d5 expect 02
SDR 192 TDI (00000000000000000dd5f5f4ddc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4ddc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4ddc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4ddc000000000000000000000);
! 20d6 expect d4
SDR 192 TDI (00000000000000000dd5f5f4df4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4df4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4df4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4df4000000000000000000000);
! 20d7 expect cf
SDR 192 TDI (00000000000000000dd5f5f4dfc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4dfc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4dfc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4dfc000000000000000000000);
! 20d8 expect 04
SDR 192 TDI (00000000000000000dd5f5f4f54000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4f54000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4f54000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4f54000000000000000000000);
! 20d9 expect d3
SDR 192 TDI (00000000000000000dd5f5f4f5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4f5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4f5c000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4f5c000000000000000000000);
! 20da expect d4
SDR 192 TDI (00000000000000000dd5f5f4f74000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4f74000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4f74000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4f74000000000000000000000);
! 20db expect c5
SDR 192 TDI (00000000000000000dd5f5f4f7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4f7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4f7c000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4f7c000000000000000000000);
! 20dc expect d0
SDR 192 TDI (00000000000000000dd5f5f4fd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4fd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4fd4000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4fd4000000000000000000000);
! 20dd expect 04
SDR 192 TDI (00000000000000000dd5f5f4fdc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4fdc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4fdc000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4fdc000000000000000000000);
! 20de expect cc
SDR 192 TDI (00000000000000000dd5f5f4ff4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4ff4000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4ff4000000000000000000000) TDO(0000000000000000000000000000000005000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4ff4000000000000000000000);
! 20df expect c9
SDR 192 TDI (00000000000000000dd5f5f4ffc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4ffc000000000000000000000);
SDR 192 TDI (00000000000000000555f5f4ffc000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5f4ffc000000000000000000000);
! 20e0 expect d3
SDR 192 TDI (00000000000000000dd5f5fc554000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc554000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc554000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc554000000000000000000000);
! 20e1 expect d4
SDR 192 TDI (00000000000000000dd5f5fc55c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc55c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc55c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc55c000000000000000000000);
! 20e2 expect 03
SDR 192 TDI (00000000000000000dd5f5fc574000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc574000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc574000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc574000000000000000000000);
! 20e3 expect d2
SDR 192 TDI (00000000000000000dd5f5fc57c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc57c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc57c000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc57c000000000000000000000);
! 20e4 expect d5
SDR 192 TDI (00000000000000000dd5f5fc5d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc5d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc5d4000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc5d4000000000000000000000);
! 20e5 expect ce
SDR 192 TDI (00000000000000000dd5f5fc5dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc5dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc5dc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc5dc000000000000000000000);
! 20e6 expect 03
SDR 192 TDI (00000000000000000dd5f5fc5f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc5f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc5f4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc5f4000000000000000000000);
! 20e7 expect d3
SDR 192 TDI (00000000000000000dd5f5fc5fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc5fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc5fc000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc5fc000000000000000000000);
! 20e8 expect c3
SDR 192 TDI (00000000000000000dd5f5fc754000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc754000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc754000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc754000000000000000000000);
! 20e9 expect d2
SDR 192 TDI (00000000000000000dd5f5fc75c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc75c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc75c000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc75c000000000000000000000);
! 20ea expect 0b
SDR 192 TDI (00000000000000000dd5f5fc774000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc774000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc774000000000000000000000) TDO(000000000000000000000000000000000450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc774000000000000000000000);
! 20eb expect 94
SDR 192 TDI (00000000000000000dd5f5fc77c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc77c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc77c000000000000000000000) TDO(000000000000000000000000000000001100000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc77c000000000000000000000);
! 20ec expect 8d
SDR 192 TDI (00000000000000000dd5f5fc7d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc7d4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc7d4000000000000000000000) TDO(000000000000000000000000000000000510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc7d4000000000000000000000);
! 20ed expect 8a
SDR 192 TDI (00000000000000000dd5f5fc7dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc7dc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc7dc000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc7dc000000000000000000000);
! 20ee expect d2
SDR 192 TDI (00000000000000000dd5f5fc7f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc7f4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc7f4000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc7f4000000000000000000000);
! 20ef expect c5
SDR 192 TDI (00000000000000000dd5f5fc7fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc7fc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fc7fc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fc7fc000000000000000000000);
! 20f0 expect c1
SDR 192 TDI (00000000000000000dd5f5fcd54000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcd54000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcd54000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcd54000000000000000000000);
! 20f1 expect c4
SDR 192 TDI (00000000000000000dd5f5fcd5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcd5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcd5c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcd5c000000000000000000000);
! 20f2 expect d9
SDR 192 TDI (00000000000000000dd5f5fcd74000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcd74000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcd74000000000000000000000) TDO(0000000000000000000000000000000014100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcd74000000000000000000000);
! 20f3 expect 8d
SDR 192 TDI (00000000000000000dd5f5fcd7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcd7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcd7c000000000000000000000) TDO(000000000000000000000000000000000510000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcd7c000000000000000000000);
! 20f4 expect 8a
SDR 192 TDI (00000000000000000dd5f5fcdd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcdd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcdd4000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcdd4000000000000000000000);
! 20f5 expect 8a
SDR 192 TDI (00000000000000000dd5f5fcddc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcddc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcddc000000000000000000000) TDO(000000000000000000000000000000000440000000000080) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcddc000000000000000000000);
! 20f6 expect 09
SDR 192 TDI (00000000000000000dd5f5fcdf4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcdf4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcdf4000000000000000000000) TDO(000000000000000000000000000000000410000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcdf4000000000000000000000);
! 20f7 expect a0
SDR 192 TDI (00000000000000000dd5f5fcdfc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcdfc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcdfc000000000000000000000);
! 20f8 expect c1
SDR 192 TDI (00000000000000000dd5f5fcf54000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcf54000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcf54000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcf54000000000000000000000);
! 20f9 expect d4
SDR 192 TDI (00000000000000000dd5f5fcf5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcf5c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcf5c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcf5c000000000000000000000);
! 20fa expect a0
SDR 192 TDI (00000000000000000dd5f5fcf74000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcf74000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcf74000000000000000000000);
! 20fb expect cc
SDR 192 TDI (00000000000000000dd5f5fcf7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcf7c000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcf7c000000000000000000000) TDO(0000000000000000000000000000000005000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcf7c000000000000000000000);
! 20fc expect c9
SDR 192 TDI (00000000000000000dd5f5fcfd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcfd4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcfd4000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcfd4000000000000000000000);
! 20fd expect ce
SDR 192 TDI (00000000000000000dd5f5fcfdc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcfdc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcfdc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcfdc000000000000000000000);
! 20fe expect c5
SDR 192 TDI (00000000000000000dd5f5fcff4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcff4000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcff4000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcff4000000000000000000000);
! 20ff expect a0
SDR 192 TDI (00000000000000000dd5f5fcffc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcffc000000000000000000000);
SDR 192 TDI (00000000000000000555f5fcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000088) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd5f5fcffc000000000000000000000);
! 2100 expect 00
SDR 192 TDI (00000000000000000dd7f554554000000000000000000000);
SDR 192 TDI (00000000000000000557f554554000000000000000000000);
SDR 192 TDI (00000000000000000557f554554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554554000000000000000000000);
! 2101 expect 00
SDR 192 TDI (00000000000000000dd7f55455c000000000000000000000);
SDR 192 TDI (00000000000000000557f55455c000000000000000000000);
SDR 192 TDI (00000000000000000557f55455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55455c000000000000000000000);
! 2102 expect 00
SDR 192 TDI (00000000000000000dd7f554574000000000000000000000);
SDR 192 TDI (00000000000000000557f554574000000000000000000000);
SDR 192 TDI (00000000000000000557f554574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554574000000000000000000000);
! 2103 expect 00
SDR 192 TDI (00000000000000000dd7f55457c000000000000000000000);
SDR 192 TDI (00000000000000000557f55457c000000000000000000000);
SDR 192 TDI (00000000000000000557f55457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55457c000000000000000000000);
! 2104 expect 00
SDR 192 TDI (00000000000000000dd7f5545d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5545d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5545d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5545d4000000000000000000000);
! 2105 expect 00
SDR 192 TDI (00000000000000000dd7f5545dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5545dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5545dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5545dc000000000000000000000);
! 2106 expect 00
SDR 192 TDI (00000000000000000dd7f5545f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5545f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5545f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5545f4000000000000000000000);
! 2107 expect 00
SDR 192 TDI (00000000000000000dd7f5545fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5545fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5545fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5545fc000000000000000000000);
! 2108 expect 00
SDR 192 TDI (00000000000000000dd7f554754000000000000000000000);
SDR 192 TDI (00000000000000000557f554754000000000000000000000);
SDR 192 TDI (00000000000000000557f554754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554754000000000000000000000);
! 2109 expect 00
SDR 192 TDI (00000000000000000dd7f55475c000000000000000000000);
SDR 192 TDI (00000000000000000557f55475c000000000000000000000);
SDR 192 TDI (00000000000000000557f55475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55475c000000000000000000000);
! 210a expect 00
SDR 192 TDI (00000000000000000dd7f554774000000000000000000000);
SDR 192 TDI (00000000000000000557f554774000000000000000000000);
SDR 192 TDI (00000000000000000557f554774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554774000000000000000000000);
! 210b expect 00
SDR 192 TDI (00000000000000000dd7f55477c000000000000000000000);
SDR 192 TDI (00000000000000000557f55477c000000000000000000000);
SDR 192 TDI (00000000000000000557f55477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55477c000000000000000000000);
! 210c expect 00
SDR 192 TDI (00000000000000000dd7f5547d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5547d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5547d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5547d4000000000000000000000);
! 210d expect 00
SDR 192 TDI (00000000000000000dd7f5547dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5547dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5547dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5547dc000000000000000000000);
! 210e expect 00
SDR 192 TDI (00000000000000000dd7f5547f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5547f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5547f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5547f4000000000000000000000);
! 210f expect 00
SDR 192 TDI (00000000000000000dd7f5547fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5547fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5547fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5547fc000000000000000000000);
! 2110 expect 00
SDR 192 TDI (00000000000000000dd7f554d54000000000000000000000);
SDR 192 TDI (00000000000000000557f554d54000000000000000000000);
SDR 192 TDI (00000000000000000557f554d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554d54000000000000000000000);
! 2111 expect 00
SDR 192 TDI (00000000000000000dd7f554d5c000000000000000000000);
SDR 192 TDI (00000000000000000557f554d5c000000000000000000000);
SDR 192 TDI (00000000000000000557f554d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554d5c000000000000000000000);
! 2112 expect 00
SDR 192 TDI (00000000000000000dd7f554d74000000000000000000000);
SDR 192 TDI (00000000000000000557f554d74000000000000000000000);
SDR 192 TDI (00000000000000000557f554d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554d74000000000000000000000);
! 2113 expect 00
SDR 192 TDI (00000000000000000dd7f554d7c000000000000000000000);
SDR 192 TDI (00000000000000000557f554d7c000000000000000000000);
SDR 192 TDI (00000000000000000557f554d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554d7c000000000000000000000);
! 2114 expect 00
SDR 192 TDI (00000000000000000dd7f554dd4000000000000000000000);
SDR 192 TDI (00000000000000000557f554dd4000000000000000000000);
SDR 192 TDI (00000000000000000557f554dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554dd4000000000000000000000);
! 2115 expect 00
SDR 192 TDI (00000000000000000dd7f554ddc000000000000000000000);
SDR 192 TDI (00000000000000000557f554ddc000000000000000000000);
SDR 192 TDI (00000000000000000557f554ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554ddc000000000000000000000);
! 2116 expect 00
SDR 192 TDI (00000000000000000dd7f554df4000000000000000000000);
SDR 192 TDI (00000000000000000557f554df4000000000000000000000);
SDR 192 TDI (00000000000000000557f554df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554df4000000000000000000000);
! 2117 expect 00
SDR 192 TDI (00000000000000000dd7f554dfc000000000000000000000);
SDR 192 TDI (00000000000000000557f554dfc000000000000000000000);
SDR 192 TDI (00000000000000000557f554dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554dfc000000000000000000000);
! 2118 expect 00
SDR 192 TDI (00000000000000000dd7f554f54000000000000000000000);
SDR 192 TDI (00000000000000000557f554f54000000000000000000000);
SDR 192 TDI (00000000000000000557f554f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554f54000000000000000000000);
! 2119 expect 00
SDR 192 TDI (00000000000000000dd7f554f5c000000000000000000000);
SDR 192 TDI (00000000000000000557f554f5c000000000000000000000);
SDR 192 TDI (00000000000000000557f554f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554f5c000000000000000000000);
! 211a expect 00
SDR 192 TDI (00000000000000000dd7f554f74000000000000000000000);
SDR 192 TDI (00000000000000000557f554f74000000000000000000000);
SDR 192 TDI (00000000000000000557f554f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554f74000000000000000000000);
! 211b expect 00
SDR 192 TDI (00000000000000000dd7f554f7c000000000000000000000);
SDR 192 TDI (00000000000000000557f554f7c000000000000000000000);
SDR 192 TDI (00000000000000000557f554f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554f7c000000000000000000000);
! 211c expect 00
SDR 192 TDI (00000000000000000dd7f554fd4000000000000000000000);
SDR 192 TDI (00000000000000000557f554fd4000000000000000000000);
SDR 192 TDI (00000000000000000557f554fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554fd4000000000000000000000);
! 211d expect 00
SDR 192 TDI (00000000000000000dd7f554fdc000000000000000000000);
SDR 192 TDI (00000000000000000557f554fdc000000000000000000000);
SDR 192 TDI (00000000000000000557f554fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554fdc000000000000000000000);
! 211e expect 00
SDR 192 TDI (00000000000000000dd7f554ff4000000000000000000000);
SDR 192 TDI (00000000000000000557f554ff4000000000000000000000);
SDR 192 TDI (00000000000000000557f554ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554ff4000000000000000000000);
! 211f expect 00
SDR 192 TDI (00000000000000000dd7f554ffc000000000000000000000);
SDR 192 TDI (00000000000000000557f554ffc000000000000000000000);
SDR 192 TDI (00000000000000000557f554ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f554ffc000000000000000000000);
! 2120 expect 00
SDR 192 TDI (00000000000000000dd7f55c554000000000000000000000);
SDR 192 TDI (00000000000000000557f55c554000000000000000000000);
SDR 192 TDI (00000000000000000557f55c554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c554000000000000000000000);
! 2121 expect 00
SDR 192 TDI (00000000000000000dd7f55c55c000000000000000000000);
SDR 192 TDI (00000000000000000557f55c55c000000000000000000000);
SDR 192 TDI (00000000000000000557f55c55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c55c000000000000000000000);
! 2122 expect 00
SDR 192 TDI (00000000000000000dd7f55c574000000000000000000000);
SDR 192 TDI (00000000000000000557f55c574000000000000000000000);
SDR 192 TDI (00000000000000000557f55c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c574000000000000000000000);
! 2123 expect 00
SDR 192 TDI (00000000000000000dd7f55c57c000000000000000000000);
SDR 192 TDI (00000000000000000557f55c57c000000000000000000000);
SDR 192 TDI (00000000000000000557f55c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c57c000000000000000000000);
! 2124 expect 00
SDR 192 TDI (00000000000000000dd7f55c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557f55c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557f55c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c5d4000000000000000000000);
! 2125 expect 00
SDR 192 TDI (00000000000000000dd7f55c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557f55c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557f55c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c5dc000000000000000000000);
! 2126 expect 00
SDR 192 TDI (00000000000000000dd7f55c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557f55c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557f55c5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c5f4000000000000000000000);
! 2127 expect 00
SDR 192 TDI (00000000000000000dd7f55c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557f55c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557f55c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c5fc000000000000000000000);
! 2128 expect 00
SDR 192 TDI (00000000000000000dd7f55c754000000000000000000000);
SDR 192 TDI (00000000000000000557f55c754000000000000000000000);
SDR 192 TDI (00000000000000000557f55c754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c754000000000000000000000);
! 2129 expect 00
SDR 192 TDI (00000000000000000dd7f55c75c000000000000000000000);
SDR 192 TDI (00000000000000000557f55c75c000000000000000000000);
SDR 192 TDI (00000000000000000557f55c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c75c000000000000000000000);
! 212a expect 00
SDR 192 TDI (00000000000000000dd7f55c774000000000000000000000);
SDR 192 TDI (00000000000000000557f55c774000000000000000000000);
SDR 192 TDI (00000000000000000557f55c774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c774000000000000000000000);
! 212b expect 00
SDR 192 TDI (00000000000000000dd7f55c77c000000000000000000000);
SDR 192 TDI (00000000000000000557f55c77c000000000000000000000);
SDR 192 TDI (00000000000000000557f55c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c77c000000000000000000000);
! 212c expect 00
SDR 192 TDI (00000000000000000dd7f55c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557f55c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557f55c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c7d4000000000000000000000);
! 212d expect 00
SDR 192 TDI (00000000000000000dd7f55c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557f55c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557f55c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c7dc000000000000000000000);
! 212e expect 00
SDR 192 TDI (00000000000000000dd7f55c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557f55c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557f55c7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c7f4000000000000000000000);
! 212f expect 00
SDR 192 TDI (00000000000000000dd7f55c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557f55c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557f55c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55c7fc000000000000000000000);
! 2130 expect 00
SDR 192 TDI (00000000000000000dd7f55cd54000000000000000000000);
SDR 192 TDI (00000000000000000557f55cd54000000000000000000000);
SDR 192 TDI (00000000000000000557f55cd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cd54000000000000000000000);
! 2131 expect 00
SDR 192 TDI (00000000000000000dd7f55cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557f55cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557f55cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cd5c000000000000000000000);
! 2132 expect 00
SDR 192 TDI (00000000000000000dd7f55cd74000000000000000000000);
SDR 192 TDI (00000000000000000557f55cd74000000000000000000000);
SDR 192 TDI (00000000000000000557f55cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cd74000000000000000000000);
! 2133 expect 00
SDR 192 TDI (00000000000000000dd7f55cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557f55cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557f55cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cd7c000000000000000000000);
! 2134 expect 00
SDR 192 TDI (00000000000000000dd7f55cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557f55cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557f55cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cdd4000000000000000000000);
! 2135 expect 00
SDR 192 TDI (00000000000000000dd7f55cddc000000000000000000000);
SDR 192 TDI (00000000000000000557f55cddc000000000000000000000);
SDR 192 TDI (00000000000000000557f55cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cddc000000000000000000000);
! 2136 expect 00
SDR 192 TDI (00000000000000000dd7f55cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557f55cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557f55cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cdf4000000000000000000000);
! 2137 expect 00
SDR 192 TDI (00000000000000000dd7f55cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557f55cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557f55cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cdfc000000000000000000000);
! 2138 expect 00
SDR 192 TDI (00000000000000000dd7f55cf54000000000000000000000);
SDR 192 TDI (00000000000000000557f55cf54000000000000000000000);
SDR 192 TDI (00000000000000000557f55cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cf54000000000000000000000);
! 2139 expect 00
SDR 192 TDI (00000000000000000dd7f55cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557f55cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557f55cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cf5c000000000000000000000);
! 213a expect 00
SDR 192 TDI (00000000000000000dd7f55cf74000000000000000000000);
SDR 192 TDI (00000000000000000557f55cf74000000000000000000000);
SDR 192 TDI (00000000000000000557f55cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cf74000000000000000000000);
! 213b expect 00
SDR 192 TDI (00000000000000000dd7f55cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557f55cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557f55cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cf7c000000000000000000000);
! 213c expect 00
SDR 192 TDI (00000000000000000dd7f55cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557f55cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557f55cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cfd4000000000000000000000);
! 213d expect 00
SDR 192 TDI (00000000000000000dd7f55cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557f55cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557f55cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cfdc000000000000000000000);
! 213e expect 00
SDR 192 TDI (00000000000000000dd7f55cff4000000000000000000000);
SDR 192 TDI (00000000000000000557f55cff4000000000000000000000);
SDR 192 TDI (00000000000000000557f55cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cff4000000000000000000000);
! 213f expect 00
SDR 192 TDI (00000000000000000dd7f55cffc000000000000000000000);
SDR 192 TDI (00000000000000000557f55cffc000000000000000000000);
SDR 192 TDI (00000000000000000557f55cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f55cffc000000000000000000000);
! 2140 expect 00
SDR 192 TDI (00000000000000000dd7f574554000000000000000000000);
SDR 192 TDI (00000000000000000557f574554000000000000000000000);
SDR 192 TDI (00000000000000000557f574554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574554000000000000000000000);
! 2141 expect 00
SDR 192 TDI (00000000000000000dd7f57455c000000000000000000000);
SDR 192 TDI (00000000000000000557f57455c000000000000000000000);
SDR 192 TDI (00000000000000000557f57455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57455c000000000000000000000);
! 2142 expect 00
SDR 192 TDI (00000000000000000dd7f574574000000000000000000000);
SDR 192 TDI (00000000000000000557f574574000000000000000000000);
SDR 192 TDI (00000000000000000557f574574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574574000000000000000000000);
! 2143 expect 00
SDR 192 TDI (00000000000000000dd7f57457c000000000000000000000);
SDR 192 TDI (00000000000000000557f57457c000000000000000000000);
SDR 192 TDI (00000000000000000557f57457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57457c000000000000000000000);
! 2144 expect 00
SDR 192 TDI (00000000000000000dd7f5745d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5745d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5745d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5745d4000000000000000000000);
! 2145 expect 00
SDR 192 TDI (00000000000000000dd7f5745dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5745dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5745dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5745dc000000000000000000000);
! 2146 expect 00
SDR 192 TDI (00000000000000000dd7f5745f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5745f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5745f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5745f4000000000000000000000);
! 2147 expect 00
SDR 192 TDI (00000000000000000dd7f5745fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5745fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5745fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5745fc000000000000000000000);
! 2148 expect 00
SDR 192 TDI (00000000000000000dd7f574754000000000000000000000);
SDR 192 TDI (00000000000000000557f574754000000000000000000000);
SDR 192 TDI (00000000000000000557f574754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574754000000000000000000000);
! 2149 expect 00
SDR 192 TDI (00000000000000000dd7f57475c000000000000000000000);
SDR 192 TDI (00000000000000000557f57475c000000000000000000000);
SDR 192 TDI (00000000000000000557f57475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57475c000000000000000000000);
! 214a expect 00
SDR 192 TDI (00000000000000000dd7f574774000000000000000000000);
SDR 192 TDI (00000000000000000557f574774000000000000000000000);
SDR 192 TDI (00000000000000000557f574774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574774000000000000000000000);
! 214b expect 00
SDR 192 TDI (00000000000000000dd7f57477c000000000000000000000);
SDR 192 TDI (00000000000000000557f57477c000000000000000000000);
SDR 192 TDI (00000000000000000557f57477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57477c000000000000000000000);
! 214c expect 00
SDR 192 TDI (00000000000000000dd7f5747d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5747d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5747d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5747d4000000000000000000000);
! 214d expect 00
SDR 192 TDI (00000000000000000dd7f5747dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5747dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5747dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5747dc000000000000000000000);
! 214e expect 00
SDR 192 TDI (00000000000000000dd7f5747f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5747f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5747f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5747f4000000000000000000000);
! 214f expect 00
SDR 192 TDI (00000000000000000dd7f5747fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5747fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5747fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5747fc000000000000000000000);
! 2150 expect 00
SDR 192 TDI (00000000000000000dd7f574d54000000000000000000000);
SDR 192 TDI (00000000000000000557f574d54000000000000000000000);
SDR 192 TDI (00000000000000000557f574d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574d54000000000000000000000);
! 2151 expect 00
SDR 192 TDI (00000000000000000dd7f574d5c000000000000000000000);
SDR 192 TDI (00000000000000000557f574d5c000000000000000000000);
SDR 192 TDI (00000000000000000557f574d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574d5c000000000000000000000);
! 2152 expect 00
SDR 192 TDI (00000000000000000dd7f574d74000000000000000000000);
SDR 192 TDI (00000000000000000557f574d74000000000000000000000);
SDR 192 TDI (00000000000000000557f574d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574d74000000000000000000000);
! 2153 expect 00
SDR 192 TDI (00000000000000000dd7f574d7c000000000000000000000);
SDR 192 TDI (00000000000000000557f574d7c000000000000000000000);
SDR 192 TDI (00000000000000000557f574d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574d7c000000000000000000000);
! 2154 expect 00
SDR 192 TDI (00000000000000000dd7f574dd4000000000000000000000);
SDR 192 TDI (00000000000000000557f574dd4000000000000000000000);
SDR 192 TDI (00000000000000000557f574dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574dd4000000000000000000000);
! 2155 expect 00
SDR 192 TDI (00000000000000000dd7f574ddc000000000000000000000);
SDR 192 TDI (00000000000000000557f574ddc000000000000000000000);
SDR 192 TDI (00000000000000000557f574ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574ddc000000000000000000000);
! 2156 expect 00
SDR 192 TDI (00000000000000000dd7f574df4000000000000000000000);
SDR 192 TDI (00000000000000000557f574df4000000000000000000000);
SDR 192 TDI (00000000000000000557f574df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574df4000000000000000000000);
! 2157 expect 00
SDR 192 TDI (00000000000000000dd7f574dfc000000000000000000000);
SDR 192 TDI (00000000000000000557f574dfc000000000000000000000);
SDR 192 TDI (00000000000000000557f574dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574dfc000000000000000000000);
! 2158 expect 00
SDR 192 TDI (00000000000000000dd7f574f54000000000000000000000);
SDR 192 TDI (00000000000000000557f574f54000000000000000000000);
SDR 192 TDI (00000000000000000557f574f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574f54000000000000000000000);
! 2159 expect 00
SDR 192 TDI (00000000000000000dd7f574f5c000000000000000000000);
SDR 192 TDI (00000000000000000557f574f5c000000000000000000000);
SDR 192 TDI (00000000000000000557f574f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574f5c000000000000000000000);
! 215a expect 00
SDR 192 TDI (00000000000000000dd7f574f74000000000000000000000);
SDR 192 TDI (00000000000000000557f574f74000000000000000000000);
SDR 192 TDI (00000000000000000557f574f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574f74000000000000000000000);
! 215b expect 00
SDR 192 TDI (00000000000000000dd7f574f7c000000000000000000000);
SDR 192 TDI (00000000000000000557f574f7c000000000000000000000);
SDR 192 TDI (00000000000000000557f574f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574f7c000000000000000000000);
! 215c expect 00
SDR 192 TDI (00000000000000000dd7f574fd4000000000000000000000);
SDR 192 TDI (00000000000000000557f574fd4000000000000000000000);
SDR 192 TDI (00000000000000000557f574fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574fd4000000000000000000000);
! 215d expect 00
SDR 192 TDI (00000000000000000dd7f574fdc000000000000000000000);
SDR 192 TDI (00000000000000000557f574fdc000000000000000000000);
SDR 192 TDI (00000000000000000557f574fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574fdc000000000000000000000);
! 215e expect 00
SDR 192 TDI (00000000000000000dd7f574ff4000000000000000000000);
SDR 192 TDI (00000000000000000557f574ff4000000000000000000000);
SDR 192 TDI (00000000000000000557f574ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574ff4000000000000000000000);
! 215f expect 00
SDR 192 TDI (00000000000000000dd7f574ffc000000000000000000000);
SDR 192 TDI (00000000000000000557f574ffc000000000000000000000);
SDR 192 TDI (00000000000000000557f574ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f574ffc000000000000000000000);
! 2160 expect 00
SDR 192 TDI (00000000000000000dd7f57c554000000000000000000000);
SDR 192 TDI (00000000000000000557f57c554000000000000000000000);
SDR 192 TDI (00000000000000000557f57c554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c554000000000000000000000);
! 2161 expect 00
SDR 192 TDI (00000000000000000dd7f57c55c000000000000000000000);
SDR 192 TDI (00000000000000000557f57c55c000000000000000000000);
SDR 192 TDI (00000000000000000557f57c55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c55c000000000000000000000);
! 2162 expect 00
SDR 192 TDI (00000000000000000dd7f57c574000000000000000000000);
SDR 192 TDI (00000000000000000557f57c574000000000000000000000);
SDR 192 TDI (00000000000000000557f57c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c574000000000000000000000);
! 2163 expect 00
SDR 192 TDI (00000000000000000dd7f57c57c000000000000000000000);
SDR 192 TDI (00000000000000000557f57c57c000000000000000000000);
SDR 192 TDI (00000000000000000557f57c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c57c000000000000000000000);
! 2164 expect 00
SDR 192 TDI (00000000000000000dd7f57c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557f57c5d4000000000000000000000);
SDR 192 TDI (00000000000000000557f57c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c5d4000000000000000000000);
! 2165 expect 00
SDR 192 TDI (00000000000000000dd7f57c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557f57c5dc000000000000000000000);
SDR 192 TDI (00000000000000000557f57c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c5dc000000000000000000000);
! 2166 expect 00
SDR 192 TDI (00000000000000000dd7f57c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557f57c5f4000000000000000000000);
SDR 192 TDI (00000000000000000557f57c5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c5f4000000000000000000000);
! 2167 expect 00
SDR 192 TDI (00000000000000000dd7f57c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557f57c5fc000000000000000000000);
SDR 192 TDI (00000000000000000557f57c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c5fc000000000000000000000);
! 2168 expect 00
SDR 192 TDI (00000000000000000dd7f57c754000000000000000000000);
SDR 192 TDI (00000000000000000557f57c754000000000000000000000);
SDR 192 TDI (00000000000000000557f57c754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c754000000000000000000000);
! 2169 expect 00
SDR 192 TDI (00000000000000000dd7f57c75c000000000000000000000);
SDR 192 TDI (00000000000000000557f57c75c000000000000000000000);
SDR 192 TDI (00000000000000000557f57c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c75c000000000000000000000);
! 216a expect 00
SDR 192 TDI (00000000000000000dd7f57c774000000000000000000000);
SDR 192 TDI (00000000000000000557f57c774000000000000000000000);
SDR 192 TDI (00000000000000000557f57c774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c774000000000000000000000);
! 216b expect 00
SDR 192 TDI (00000000000000000dd7f57c77c000000000000000000000);
SDR 192 TDI (00000000000000000557f57c77c000000000000000000000);
SDR 192 TDI (00000000000000000557f57c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c77c000000000000000000000);
! 216c expect 00
SDR 192 TDI (00000000000000000dd7f57c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557f57c7d4000000000000000000000);
SDR 192 TDI (00000000000000000557f57c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c7d4000000000000000000000);
! 216d expect 00
SDR 192 TDI (00000000000000000dd7f57c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557f57c7dc000000000000000000000);
SDR 192 TDI (00000000000000000557f57c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c7dc000000000000000000000);
! 216e expect 00
SDR 192 TDI (00000000000000000dd7f57c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557f57c7f4000000000000000000000);
SDR 192 TDI (00000000000000000557f57c7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c7f4000000000000000000000);
! 216f expect 00
SDR 192 TDI (00000000000000000dd7f57c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557f57c7fc000000000000000000000);
SDR 192 TDI (00000000000000000557f57c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57c7fc000000000000000000000);
! 2170 expect 00
SDR 192 TDI (00000000000000000dd7f57cd54000000000000000000000);
SDR 192 TDI (00000000000000000557f57cd54000000000000000000000);
SDR 192 TDI (00000000000000000557f57cd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cd54000000000000000000000);
! 2171 expect 00
SDR 192 TDI (00000000000000000dd7f57cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557f57cd5c000000000000000000000);
SDR 192 TDI (00000000000000000557f57cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cd5c000000000000000000000);
! 2172 expect 00
SDR 192 TDI (00000000000000000dd7f57cd74000000000000000000000);
SDR 192 TDI (00000000000000000557f57cd74000000000000000000000);
SDR 192 TDI (00000000000000000557f57cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cd74000000000000000000000);
! 2173 expect 00
SDR 192 TDI (00000000000000000dd7f57cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557f57cd7c000000000000000000000);
SDR 192 TDI (00000000000000000557f57cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cd7c000000000000000000000);
! 2174 expect 00
SDR 192 TDI (00000000000000000dd7f57cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557f57cdd4000000000000000000000);
SDR 192 TDI (00000000000000000557f57cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cdd4000000000000000000000);
! 2175 expect 00
SDR 192 TDI (00000000000000000dd7f57cddc000000000000000000000);
SDR 192 TDI (00000000000000000557f57cddc000000000000000000000);
SDR 192 TDI (00000000000000000557f57cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cddc000000000000000000000);
! 2176 expect 00
SDR 192 TDI (00000000000000000dd7f57cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557f57cdf4000000000000000000000);
SDR 192 TDI (00000000000000000557f57cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cdf4000000000000000000000);
! 2177 expect 00
SDR 192 TDI (00000000000000000dd7f57cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557f57cdfc000000000000000000000);
SDR 192 TDI (00000000000000000557f57cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cdfc000000000000000000000);
! 2178 expect 00
SDR 192 TDI (00000000000000000dd7f57cf54000000000000000000000);
SDR 192 TDI (00000000000000000557f57cf54000000000000000000000);
SDR 192 TDI (00000000000000000557f57cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cf54000000000000000000000);
! 2179 expect 00
SDR 192 TDI (00000000000000000dd7f57cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557f57cf5c000000000000000000000);
SDR 192 TDI (00000000000000000557f57cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cf5c000000000000000000000);
! 217a expect 00
SDR 192 TDI (00000000000000000dd7f57cf74000000000000000000000);
SDR 192 TDI (00000000000000000557f57cf74000000000000000000000);
SDR 192 TDI (00000000000000000557f57cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cf74000000000000000000000);
! 217b expect 00
SDR 192 TDI (00000000000000000dd7f57cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557f57cf7c000000000000000000000);
SDR 192 TDI (00000000000000000557f57cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cf7c000000000000000000000);
! 217c expect 00
SDR 192 TDI (00000000000000000dd7f57cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557f57cfd4000000000000000000000);
SDR 192 TDI (00000000000000000557f57cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cfd4000000000000000000000);
! 217d expect 00
SDR 192 TDI (00000000000000000dd7f57cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557f57cfdc000000000000000000000);
SDR 192 TDI (00000000000000000557f57cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cfdc000000000000000000000);
! 217e expect 00
SDR 192 TDI (00000000000000000dd7f57cff4000000000000000000000);
SDR 192 TDI (00000000000000000557f57cff4000000000000000000000);
SDR 192 TDI (00000000000000000557f57cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cff4000000000000000000000);
! 217f expect 00
SDR 192 TDI (00000000000000000dd7f57cffc000000000000000000000);
SDR 192 TDI (00000000000000000557f57cffc000000000000000000000);
SDR 192 TDI (00000000000000000557f57cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f57cffc000000000000000000000);
! 2180 expect 00
SDR 192 TDI (00000000000000000dd7f5d4554000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4554000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4554000000000000000000000);
! 2181 expect 00
SDR 192 TDI (00000000000000000dd7f5d455c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d455c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d455c000000000000000000000);
! 2182 expect 00
SDR 192 TDI (00000000000000000dd7f5d4574000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4574000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4574000000000000000000000);
! 2183 expect 00
SDR 192 TDI (00000000000000000dd7f5d457c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d457c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d457c000000000000000000000);
! 2184 expect 00
SDR 192 TDI (00000000000000000dd7f5d45d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d45d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d45d4000000000000000000000);
! 2185 expect 00
SDR 192 TDI (00000000000000000dd7f5d45dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d45dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d45dc000000000000000000000);
! 2186 expect 00
SDR 192 TDI (00000000000000000dd7f5d45f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d45f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d45f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d45f4000000000000000000000);
! 2187 expect 00
SDR 192 TDI (00000000000000000dd7f5d45fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d45fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d45fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d45fc000000000000000000000);
! 2188 expect 00
SDR 192 TDI (00000000000000000dd7f5d4754000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4754000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4754000000000000000000000);
! 2189 expect 00
SDR 192 TDI (00000000000000000dd7f5d475c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d475c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d475c000000000000000000000);
! 218a expect 00
SDR 192 TDI (00000000000000000dd7f5d4774000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4774000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4774000000000000000000000);
! 218b expect 00
SDR 192 TDI (00000000000000000dd7f5d477c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d477c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d477c000000000000000000000);
! 218c expect 00
SDR 192 TDI (00000000000000000dd7f5d47d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d47d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d47d4000000000000000000000);
! 218d expect 00
SDR 192 TDI (00000000000000000dd7f5d47dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d47dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d47dc000000000000000000000);
! 218e expect 00
SDR 192 TDI (00000000000000000dd7f5d47f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d47f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d47f4000000000000000000000);
! 218f expect 00
SDR 192 TDI (00000000000000000dd7f5d47fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d47fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d47fc000000000000000000000);
! 2190 expect 00
SDR 192 TDI (00000000000000000dd7f5d4d54000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4d54000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4d54000000000000000000000);
! 2191 expect 00
SDR 192 TDI (00000000000000000dd7f5d4d5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4d5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4d5c000000000000000000000);
! 2192 expect 00
SDR 192 TDI (00000000000000000dd7f5d4d74000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4d74000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4d74000000000000000000000);
! 2193 expect 00
SDR 192 TDI (00000000000000000dd7f5d4d7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4d7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4d7c000000000000000000000);
! 2194 expect 00
SDR 192 TDI (00000000000000000dd7f5d4dd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4dd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4dd4000000000000000000000);
! 2195 expect 00
SDR 192 TDI (00000000000000000dd7f5d4ddc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4ddc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4ddc000000000000000000000);
! 2196 expect 00
SDR 192 TDI (00000000000000000dd7f5d4df4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4df4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4df4000000000000000000000);
! 2197 expect 00
SDR 192 TDI (00000000000000000dd7f5d4dfc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4dfc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4dfc000000000000000000000);
! 2198 expect 00
SDR 192 TDI (00000000000000000dd7f5d4f54000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4f54000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4f54000000000000000000000);
! 2199 expect 00
SDR 192 TDI (00000000000000000dd7f5d4f5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4f5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4f5c000000000000000000000);
! 219a expect 00
SDR 192 TDI (00000000000000000dd7f5d4f74000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4f74000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4f74000000000000000000000);
! 219b expect 00
SDR 192 TDI (00000000000000000dd7f5d4f7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4f7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4f7c000000000000000000000);
! 219c expect 00
SDR 192 TDI (00000000000000000dd7f5d4fd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4fd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4fd4000000000000000000000);
! 219d expect 00
SDR 192 TDI (00000000000000000dd7f5d4fdc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4fdc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4fdc000000000000000000000);
! 219e expect 00
SDR 192 TDI (00000000000000000dd7f5d4ff4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4ff4000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4ff4000000000000000000000);
! 219f expect 00
SDR 192 TDI (00000000000000000dd7f5d4ffc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4ffc000000000000000000000);
SDR 192 TDI (00000000000000000557f5d4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5d4ffc000000000000000000000);
! 21a0 expect 00
SDR 192 TDI (00000000000000000dd7f5dc554000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc554000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc554000000000000000000000);
! 21a1 expect 03
SDR 192 TDI (00000000000000000dd7f5dc55c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc55c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc55c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc55c000000000000000000000);
! 21a2 expect 03
SDR 192 TDI (00000000000000000dd7f5dc574000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc574000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc574000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc574000000000000000000000);
! 21a3 expect 04
SDR 192 TDI (00000000000000000dd7f5dc57c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc57c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc57c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc57c000000000000000000000);
! 21a4 expect 04
SDR 192 TDI (00000000000000000dd7f5dc5d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc5d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc5d4000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc5d4000000000000000000000);
! 21a5 expect 05
SDR 192 TDI (00000000000000000dd7f5dc5dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc5dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc5dc000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc5dc000000000000000000000);
! 21a6 expect 06
SDR 192 TDI (00000000000000000dd7f5dc5f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc5f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc5f4000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc5f4000000000000000000000);
! 21a7 expect 01
SDR 192 TDI (00000000000000000dd7f5dc5fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc5fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc5fc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc5fc000000000000000000000);
! 21a8 expect 02
SDR 192 TDI (00000000000000000dd7f5dc754000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc754000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc754000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc754000000000000000000000);
! 21a9 expect 02
SDR 192 TDI (00000000000000000dd7f5dc75c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc75c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc75c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc75c000000000000000000000);
! 21aa expect 02
SDR 192 TDI (00000000000000000dd7f5dc774000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc774000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc774000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc774000000000000000000000);
! 21ab expect 02
SDR 192 TDI (00000000000000000dd7f5dc77c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc77c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc77c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc77c000000000000000000000);
! 21ac expect 02
SDR 192 TDI (00000000000000000dd7f5dc7d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc7d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc7d4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc7d4000000000000000000000);
! 21ad expect 02
SDR 192 TDI (00000000000000000dd7f5dc7dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc7dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc7dc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc7dc000000000000000000000);
! 21ae expect 02
SDR 192 TDI (00000000000000000dd7f5dc7f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc7f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc7f4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc7f4000000000000000000000);
! 21af expect 00
SDR 192 TDI (00000000000000000dd7f5dc7fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc7fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dc7fc000000000000000000000);
! 21b0 expect 03
SDR 192 TDI (00000000000000000dd7f5dcd54000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcd54000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcd54000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcd54000000000000000000000);
! 21b1 expect 03
SDR 192 TDI (00000000000000000dd7f5dcd5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcd5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcd5c000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcd5c000000000000000000000);
! 21b2 expect 04
SDR 192 TDI (00000000000000000dd7f5dcd74000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcd74000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcd74000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcd74000000000000000000000);
! 21b3 expect 04
SDR 192 TDI (00000000000000000dd7f5dcd7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcd7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcd7c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcd7c000000000000000000000);
! 21b4 expect 05
SDR 192 TDI (00000000000000000dd7f5dcdd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcdd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcdd4000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcdd4000000000000000000000);
! 21b5 expect 01
SDR 192 TDI (00000000000000000dd7f5dcddc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcddc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcddc000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcddc000000000000000000000);
! 21b6 expect 01
SDR 192 TDI (00000000000000000dd7f5dcdf4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcdf4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcdf4000000000000000000000) TDO(000000000000000000000000000000000010000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcdf4000000000000000000000);
! 21b7 expect 02
SDR 192 TDI (00000000000000000dd7f5dcdfc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcdfc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcdfc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcdfc000000000000000000000);
! 21b8 expect 02
SDR 192 TDI (00000000000000000dd7f5dcf54000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcf54000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcf54000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcf54000000000000000000000);
! 21b9 expect 02
SDR 192 TDI (00000000000000000dd7f5dcf5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcf5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcf5c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcf5c000000000000000000000);
! 21ba expect 02
SDR 192 TDI (00000000000000000dd7f5dcf74000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcf74000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcf74000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcf74000000000000000000000);
! 21bb expect 02
SDR 192 TDI (00000000000000000dd7f5dcf7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcf7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcf7c000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcf7c000000000000000000000);
! 21bc expect 02
SDR 192 TDI (00000000000000000dd7f5dcfd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcfd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcfd4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcfd4000000000000000000000);
! 21bd expect 02
SDR 192 TDI (00000000000000000dd7f5dcfdc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcfdc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcfdc000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcfdc000000000000000000000);
! 21be expect 00
SDR 192 TDI (00000000000000000dd7f5dcff4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcff4000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcff4000000000000000000000);
! 21bf expect 00
SDR 192 TDI (00000000000000000dd7f5dcffc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcffc000000000000000000000);
SDR 192 TDI (00000000000000000557f5dcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5dcffc000000000000000000000);
! 21c0 expect 03
SDR 192 TDI (00000000000000000dd7f5f4554000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4554000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4554000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4554000000000000000000000);
! 21c1 expect c9
SDR 192 TDI (00000000000000000dd7f5f455c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f455c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f455c000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f455c000000000000000000000);
! 21c2 expect ce
SDR 192 TDI (00000000000000000dd7f5f4574000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4574000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4574000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4574000000000000000000000);
! 21c3 expect d4
SDR 192 TDI (00000000000000000dd7f5f457c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f457c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f457c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f457c000000000000000000000);
! 21c4 expect 03
SDR 192 TDI (00000000000000000dd7f5f45d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f45d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f45d4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f45d4000000000000000000000);
! 21c5 expect d3
SDR 192 TDI (00000000000000000dd7f5f45dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f45dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f45dc000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f45dc000000000000000000000);
! 21c6 expect c7
SDR 192 TDI (00000000000000000dd7f5f45f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f45f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f45f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f45f4000000000000000000000);
! 21c7 expect ce
SDR 192 TDI (00000000000000000dd7f5f45fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f45fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f45fc000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f45fc000000000000000000000);
! 21c8 expect 03
SDR 192 TDI (00000000000000000dd7f5f4754000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4754000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4754000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4754000000000000000000000);
! 21c9 expect c1
SDR 192 TDI (00000000000000000dd7f5f475c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f475c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f475c000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f475c000000000000000000000);
! 21ca expect c2
SDR 192 TDI (00000000000000000dd7f5f4774000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4774000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4774000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4774000000000000000000000);
! 21cb expect d3
SDR 192 TDI (00000000000000000dd7f5f477c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f477c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f477c000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f477c000000000000000000000);
! 21cc expect 03
SDR 192 TDI (00000000000000000dd7f5f47d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f47d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f47d4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f47d4000000000000000000000);
! 21cd expect d3
SDR 192 TDI (00000000000000000dd7f5f47dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f47dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f47dc000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f47dc000000000000000000000);
! 21ce expect d1
SDR 192 TDI (00000000000000000dd7f5f47f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f47f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f47f4000000000000000000000) TDO(0000000000000000000000000000000010100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f47f4000000000000000000000);
! 21cf expect d2
SDR 192 TDI (00000000000000000dd7f5f47fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f47fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f47fc000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f47fc000000000000000000000);
! 21d0 expect 03
SDR 192 TDI (00000000000000000dd7f5f4d54000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4d54000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4d54000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4d54000000000000000000000);
! 21d1 expect d4
SDR 192 TDI (00000000000000000dd7f5f4d5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4d5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4d5c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4d5c000000000000000000000);
! 21d2 expect c1
SDR 192 TDI (00000000000000000dd7f5f4d74000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4d74000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4d74000000000000000000000) TDO(0000000000000000000000000000000000100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4d74000000000000000000000);
! 21d3 expect c2
SDR 192 TDI (00000000000000000dd7f5f4d7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4d7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4d7c000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4d7c000000000000000000000);
! 21d4 expect 03
SDR 192 TDI (00000000000000000dd7f5f4dd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4dd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4dd4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4dd4000000000000000000000);
! 21d5 expect d2
SDR 192 TDI (00000000000000000dd7f5f4ddc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4ddc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4ddc000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4ddc000000000000000000000);
! 21d6 expect ce
SDR 192 TDI (00000000000000000dd7f5f4df4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4df4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4df4000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4df4000000000000000000000);
! 21d7 expect c4
SDR 192 TDI (00000000000000000dd7f5f4dfc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4dfc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4dfc000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4dfc000000000000000000000);
! 21d8 expect 03
SDR 192 TDI (00000000000000000dd7f5f4f54000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4f54000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4f54000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4f54000000000000000000000);
! 21d9 expect c3
SDR 192 TDI (00000000000000000dd7f5f4f5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4f5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4f5c000000000000000000000) TDO(0000000000000000000000000000000000500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4f5c000000000000000000000);
! 21da expect c8
SDR 192 TDI (00000000000000000dd7f5f4f74000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4f74000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4f74000000000000000000000) TDO(0000000000000000000000000000000004000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4f74000000000000000000000);
! 21db expect d2
SDR 192 TDI (00000000000000000dd7f5f4f7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4f7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4f7c000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4f7c000000000000000000000);
! 21dc expect 03
SDR 192 TDI (00000000000000000dd7f5f4fd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4fd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4fd4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4fd4000000000000000000000);
! 21dd expect d5
SDR 192 TDI (00000000000000000dd7f5f4fdc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4fdc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4fdc000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4fdc000000000000000000000);
! 21de expect c4
SDR 192 TDI (00000000000000000dd7f5f4ff4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4ff4000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4ff4000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4ff4000000000000000000000);
! 21df expect c6
SDR 192 TDI (00000000000000000dd7f5f4ffc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4ffc000000000000000000000);
SDR 192 TDI (00000000000000000557f5f4ffc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5f4ffc000000000000000000000);
! 21e0 expect 00
SDR 192 TDI (00000000000000000dd7f5fc554000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc554000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc554000000000000000000000);
! 21e1 expect 00
SDR 192 TDI (00000000000000000dd7f5fc55c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc55c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc55c000000000000000000000);
! 21e2 expect 00
SDR 192 TDI (00000000000000000dd7f5fc574000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc574000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc574000000000000000000000);
! 21e3 expect 00
SDR 192 TDI (00000000000000000dd7f5fc57c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc57c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc57c000000000000000000000);
! 21e4 expect 00
SDR 192 TDI (00000000000000000dd7f5fc5d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc5d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc5d4000000000000000000000);
! 21e5 expect 00
SDR 192 TDI (00000000000000000dd7f5fc5dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc5dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc5dc000000000000000000000);
! 21e6 expect 00
SDR 192 TDI (00000000000000000dd7f5fc5f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc5f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc5f4000000000000000000000);
! 21e7 expect 00
SDR 192 TDI (00000000000000000dd7f5fc5fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc5fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc5fc000000000000000000000);
! 21e8 expect 00
SDR 192 TDI (00000000000000000dd7f5fc754000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc754000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc754000000000000000000000);
! 21e9 expect 00
SDR 192 TDI (00000000000000000dd7f5fc75c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc75c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc75c000000000000000000000);
! 21ea expect 00
SDR 192 TDI (00000000000000000dd7f5fc774000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc774000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc774000000000000000000000);
! 21eb expect 00
SDR 192 TDI (00000000000000000dd7f5fc77c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc77c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc77c000000000000000000000);
! 21ec expect 00
SDR 192 TDI (00000000000000000dd7f5fc7d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc7d4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc7d4000000000000000000000);
! 21ed expect 00
SDR 192 TDI (00000000000000000dd7f5fc7dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc7dc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc7dc000000000000000000000);
! 21ee expect 00
SDR 192 TDI (00000000000000000dd7f5fc7f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc7f4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc7f4000000000000000000000);
! 21ef expect 00
SDR 192 TDI (00000000000000000dd7f5fc7fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc7fc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fc7fc000000000000000000000);
! 21f0 expect 1b
SDR 192 TDI (00000000000000000dd7f5fcd54000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcd54000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcd54000000000000000000000) TDO(000000000000000000000000000000001450000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcd54000000000000000000000);
! 21f1 expect 00
SDR 192 TDI (00000000000000000dd7f5fcd5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcd5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcd5c000000000000000000000);
! 21f2 expect 00
SDR 192 TDI (00000000000000000dd7f5fcd74000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcd74000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcd74000000000000000000000);
! 21f3 expect 00
SDR 192 TDI (00000000000000000dd7f5fcd7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcd7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcd7c000000000000000000000);
! 21f4 expect 00
SDR 192 TDI (00000000000000000dd7f5fcdd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcdd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcdd4000000000000000000000);
! 21f5 expect 00
SDR 192 TDI (00000000000000000dd7f5fcddc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcddc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcddc000000000000000000000);
! 21f6 expect 00
SDR 192 TDI (00000000000000000dd7f5fcdf4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcdf4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcdf4000000000000000000000);
! 21f7 expect 00
SDR 192 TDI (00000000000000000dd7f5fcdfc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcdfc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcdfc000000000000000000000);
! 21f8 expect 00
SDR 192 TDI (00000000000000000dd7f5fcf54000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcf54000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcf54000000000000000000000);
! 21f9 expect 00
SDR 192 TDI (00000000000000000dd7f5fcf5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcf5c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcf5c000000000000000000000);
! 21fa expect 00
SDR 192 TDI (00000000000000000dd7f5fcf74000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcf74000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcf74000000000000000000000);
! 21fb expect 00
SDR 192 TDI (00000000000000000dd7f5fcf7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcf7c000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcf7c000000000000000000000);
! 21fc expect 00
SDR 192 TDI (00000000000000000dd7f5fcfd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcfd4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcfd4000000000000000000000);
! 21fd expect 00
SDR 192 TDI (00000000000000000dd7f5fcfdc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcfdc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcfdc000000000000000000000);
! 21fe expect 00
SDR 192 TDI (00000000000000000dd7f5fcff4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcff4000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcff4000000000000000000000);
! 21ff expect 00
SDR 192 TDI (00000000000000000dd7f5fcffc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcffc000000000000000000000);
SDR 192 TDI (00000000000000000557f5fcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dd7f5fcffc000000000000000000000);
! 2200 expect 03
SDR 192 TDI (00000000000000000dddf554554000000000000000000000);
SDR 192 TDI (0000000000000000055df554554000000000000000000000);
SDR 192 TDI (0000000000000000055df554554000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554554000000000000000000000);
! 2201 expect d2
SDR 192 TDI (00000000000000000dddf55455c000000000000000000000);
SDR 192 TDI (0000000000000000055df55455c000000000000000000000);
SDR 192 TDI (0000000000000000055df55455c000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55455c000000000000000000000);
! 2202 expect c5
SDR 192 TDI (00000000000000000dddf554574000000000000000000000);
SDR 192 TDI (0000000000000000055df554574000000000000000000000);
SDR 192 TDI (0000000000000000055df554574000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554574000000000000000000000);
! 2203 expect cd
SDR 192 TDI (00000000000000000dddf55457c000000000000000000000);
SDR 192 TDI (0000000000000000055df55457c000000000000000000000);
SDR 192 TDI (0000000000000000055df55457c000000000000000000000) TDO(0000000000000000000000000000000005100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55457c000000000000000000000);
! 2204 expect 02
SDR 192 TDI (00000000000000000dddf5545d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5545d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5545d4000000000000000000000) TDO(000000000000000000000000000000000040000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5545d4000000000000000000000);
! 2205 expect c9
SDR 192 TDI (00000000000000000dddf5545dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5545dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5545dc000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5545dc000000000000000000000);
! 2206 expect c6
SDR 192 TDI (00000000000000000dddf5545f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5545f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5545f4000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5545f4000000000000000000000);
! 2207 expect 03
SDR 192 TDI (00000000000000000dddf5545fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5545fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5545fc000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5545fc000000000000000000000);
! 2208 expect cc
SDR 192 TDI (00000000000000000dddf554754000000000000000000000);
SDR 192 TDI (0000000000000000055df554754000000000000000000000);
SDR 192 TDI (0000000000000000055df554754000000000000000000000) TDO(0000000000000000000000000000000005000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554754000000000000000000000);
! 2209 expect c5
SDR 192 TDI (00000000000000000dddf55475c000000000000000000000);
SDR 192 TDI (0000000000000000055df55475c000000000000000000000);
SDR 192 TDI (0000000000000000055df55475c000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55475c000000000000000000000);
! 220a expect d4
SDR 192 TDI (00000000000000000dddf554774000000000000000000000);
SDR 192 TDI (0000000000000000055df554774000000000000000000000);
SDR 192 TDI (0000000000000000055df554774000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554774000000000000000000000);
! 220b expect 04
SDR 192 TDI (00000000000000000dddf55477c000000000000000000000);
SDR 192 TDI (0000000000000000055df55477c000000000000000000000);
SDR 192 TDI (0000000000000000055df55477c000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55477c000000000000000000000);
! 220c expect c7
SDR 192 TDI (00000000000000000dddf5547d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5547d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5547d4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5547d4000000000000000000000);
! 220d expect cf
SDR 192 TDI (00000000000000000dddf5547dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5547dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5547dc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5547dc000000000000000000000);
! 220e expect d4
SDR 192 TDI (00000000000000000dddf5547f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5547f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5547f4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5547f4000000000000000000000);
! 220f expect cf
SDR 192 TDI (00000000000000000dddf5547fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5547fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5547fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5547fc000000000000000000000);
! 2210 expect 05
SDR 192 TDI (00000000000000000dddf554d54000000000000000000000);
SDR 192 TDI (0000000000000000055df554d54000000000000000000000);
SDR 192 TDI (0000000000000000055df554d54000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554d54000000000000000000000);
! 2211 expect d0
SDR 192 TDI (00000000000000000dddf554d5c000000000000000000000);
SDR 192 TDI (0000000000000000055df554d5c000000000000000000000);
SDR 192 TDI (0000000000000000055df554d5c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554d5c000000000000000000000);
! 2212 expect d2
SDR 192 TDI (00000000000000000dddf554d74000000000000000000000);
SDR 192 TDI (0000000000000000055df554d74000000000000000000000);
SDR 192 TDI (0000000000000000055df554d74000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554d74000000000000000000000);
! 2213 expect c9
SDR 192 TDI (00000000000000000dddf554d7c000000000000000000000);
SDR 192 TDI (0000000000000000055df554d7c000000000000000000000);
SDR 192 TDI (0000000000000000055df554d7c000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554d7c000000000000000000000);
! 2214 expect ce
SDR 192 TDI (00000000000000000dddf554dd4000000000000000000000);
SDR 192 TDI (0000000000000000055df554dd4000000000000000000000);
SDR 192 TDI (0000000000000000055df554dd4000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554dd4000000000000000000000);
! 2215 expect d4
SDR 192 TDI (00000000000000000dddf554ddc000000000000000000000);
SDR 192 TDI (0000000000000000055df554ddc000000000000000000000);
SDR 192 TDI (0000000000000000055df554ddc000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554ddc000000000000000000000);
! 2216 expect 05
SDR 192 TDI (00000000000000000dddf554df4000000000000000000000);
SDR 192 TDI (0000000000000000055df554df4000000000000000000000);
SDR 192 TDI (0000000000000000055df554df4000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554df4000000000000000000000);
! 2217 expect c9
SDR 192 TDI (00000000000000000dddf554dfc000000000000000000000);
SDR 192 TDI (0000000000000000055df554dfc000000000000000000000);
SDR 192 TDI (0000000000000000055df554dfc000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554dfc000000000000000000000);
! 2218 expect ce
SDR 192 TDI (00000000000000000dddf554f54000000000000000000000);
SDR 192 TDI (0000000000000000055df554f54000000000000000000000);
SDR 192 TDI (0000000000000000055df554f54000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554f54000000000000000000000);
! 2219 expect d0
SDR 192 TDI (00000000000000000dddf554f5c000000000000000000000);
SDR 192 TDI (0000000000000000055df554f5c000000000000000000000);
SDR 192 TDI (0000000000000000055df554f5c000000000000000000000) TDO(0000000000000000000000000000000010000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554f5c000000000000000000000);
! 221a expect d5
SDR 192 TDI (00000000000000000dddf554f74000000000000000000000);
SDR 192 TDI (0000000000000000055df554f74000000000000000000000);
SDR 192 TDI (0000000000000000055df554f74000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554f74000000000000000000000);
! 221b expect d4
SDR 192 TDI (00000000000000000dddf554f7c000000000000000000000);
SDR 192 TDI (0000000000000000055df554f7c000000000000000000000);
SDR 192 TDI (0000000000000000055df554f7c000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554f7c000000000000000000000);
! 221c expect 03
SDR 192 TDI (00000000000000000dddf554fd4000000000000000000000);
SDR 192 TDI (0000000000000000055df554fd4000000000000000000000);
SDR 192 TDI (0000000000000000055df554fd4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554fd4000000000000000000000);
! 221d expect c6
SDR 192 TDI (00000000000000000dddf554fdc000000000000000000000);
SDR 192 TDI (0000000000000000055df554fdc000000000000000000000);
SDR 192 TDI (0000000000000000055df554fdc000000000000000000000) TDO(0000000000000000000000000000000001400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554fdc000000000000000000000);
! 221e expect cf
SDR 192 TDI (00000000000000000dddf554ff4000000000000000000000);
SDR 192 TDI (0000000000000000055df554ff4000000000000000000000);
SDR 192 TDI (0000000000000000055df554ff4000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554ff4000000000000000000000);
! 221f expect d2
SDR 192 TDI (00000000000000000dddf554ffc000000000000000000000);
SDR 192 TDI (0000000000000000055df554ffc000000000000000000000);
SDR 192 TDI (0000000000000000055df554ffc000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf554ffc000000000000000000000);
! 2220 expect 04
SDR 192 TDI (00000000000000000dddf55c554000000000000000000000);
SDR 192 TDI (0000000000000000055df55c554000000000000000000000);
SDR 192 TDI (0000000000000000055df55c554000000000000000000000) TDO(000000000000000000000000000000000100000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c554000000000000000000000);
! 2221 expect ce
SDR 192 TDI (00000000000000000dddf55c55c000000000000000000000);
SDR 192 TDI (0000000000000000055df55c55c000000000000000000000);
SDR 192 TDI (0000000000000000055df55c55c000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c55c000000000000000000000);
! 2222 expect c5
SDR 192 TDI (00000000000000000dddf55c574000000000000000000000);
SDR 192 TDI (0000000000000000055df55c574000000000000000000000);
SDR 192 TDI (0000000000000000055df55c574000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c574000000000000000000000);
! 2223 expect d8
SDR 192 TDI (00000000000000000dddf55c57c000000000000000000000);
SDR 192 TDI (0000000000000000055df55c57c000000000000000000000);
SDR 192 TDI (0000000000000000055df55c57c000000000000000000000) TDO(0000000000000000000000000000000014000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c57c000000000000000000000);
! 2224 expect d4
SDR 192 TDI (00000000000000000dddf55c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055df55c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055df55c5d4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c5d4000000000000000000000);
! 2225 expect 05
SDR 192 TDI (00000000000000000dddf55c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055df55c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055df55c5dc000000000000000000000) TDO(000000000000000000000000000000000110000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c5dc000000000000000000000);
! 2226 expect c7
SDR 192 TDI (00000000000000000dddf55c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055df55c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055df55c5f4000000000000000000000) TDO(0000000000000000000000000000000001500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c5f4000000000000000000000);
! 2227 expect cf
SDR 192 TDI (00000000000000000dddf55c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055df55c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055df55c5fc000000000000000000000) TDO(0000000000000000000000000000000005500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c5fc000000000000000000000);
! 2228 expect d3
SDR 192 TDI (00000000000000000dddf55c754000000000000000000000);
SDR 192 TDI (0000000000000000055df55c754000000000000000000000);
SDR 192 TDI (0000000000000000055df55c754000000000000000000000) TDO(0000000000000000000000000000000010500000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c754000000000000000000000);
! 2229 expect d5
SDR 192 TDI (00000000000000000dddf55c75c000000000000000000000);
SDR 192 TDI (0000000000000000055df55c75c000000000000000000000);
SDR 192 TDI (0000000000000000055df55c75c000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c75c000000000000000000000);
! 222a expect c2
SDR 192 TDI (00000000000000000dddf55c774000000000000000000000);
SDR 192 TDI (0000000000000000055df55c774000000000000000000000);
SDR 192 TDI (0000000000000000055df55c774000000000000000000000) TDO(0000000000000000000000000000000000400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c774000000000000000000000);
! 222b expect 06
SDR 192 TDI (00000000000000000dddf55c77c000000000000000000000);
SDR 192 TDI (0000000000000000055df55c77c000000000000000000000);
SDR 192 TDI (0000000000000000055df55c77c000000000000000000000) TDO(000000000000000000000000000000000140000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c77c000000000000000000000);
! 222c expect d2
SDR 192 TDI (00000000000000000dddf55c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055df55c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055df55c7d4000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c7d4000000000000000000000);
! 222d expect c5
SDR 192 TDI (00000000000000000dddf55c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055df55c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055df55c7dc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c7dc000000000000000000000);
! 222e expect d4
SDR 192 TDI (00000000000000000dddf55c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055df55c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055df55c7f4000000000000000000000) TDO(0000000000000000000000000000000011000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c7f4000000000000000000000);
! 222f expect d5
SDR 192 TDI (00000000000000000dddf55c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055df55c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055df55c7fc000000000000000000000) TDO(0000000000000000000000000000000011100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55c7fc000000000000000000000);
! 2230 expect d2
SDR 192 TDI (00000000000000000dddf55cd54000000000000000000000);
SDR 192 TDI (0000000000000000055df55cd54000000000000000000000);
SDR 192 TDI (0000000000000000055df55cd54000000000000000000000) TDO(0000000000000000000000000000000010400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cd54000000000000000000000);
! 2231 expect ce
SDR 192 TDI (00000000000000000dddf55cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055df55cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055df55cd5c000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cd5c000000000000000000000);
! 2232 expect 03
SDR 192 TDI (00000000000000000dddf55cd74000000000000000000000);
SDR 192 TDI (0000000000000000055df55cd74000000000000000000000);
SDR 192 TDI (0000000000000000055df55cd74000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cd74000000000000000000000);
! 2233 expect c4
SDR 192 TDI (00000000000000000dddf55cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055df55cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055df55cd7c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cd7c000000000000000000000);
! 2234 expect c9
SDR 192 TDI (00000000000000000dddf55cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055df55cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055df55cdd4000000000000000000000) TDO(0000000000000000000000000000000004100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cdd4000000000000000000000);
! 2235 expect cd
SDR 192 TDI (00000000000000000dddf55cddc000000000000000000000);
SDR 192 TDI (0000000000000000055df55cddc000000000000000000000);
SDR 192 TDI (0000000000000000055df55cddc000000000000000000000) TDO(0000000000000000000000000000000005100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cddc000000000000000000000);
! 2236 expect 03
SDR 192 TDI (00000000000000000dddf55cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055df55cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055df55cdf4000000000000000000000) TDO(000000000000000000000000000000000050000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cdf4000000000000000000000);
! 2237 expect c5
SDR 192 TDI (00000000000000000dddf55cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055df55cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055df55cdfc000000000000000000000) TDO(0000000000000000000000000000000001100000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cdfc000000000000000000000);
! 2238 expect ce
SDR 192 TDI (00000000000000000dddf55cf54000000000000000000000);
SDR 192 TDI (0000000000000000055df55cf54000000000000000000000);
SDR 192 TDI (0000000000000000055df55cf54000000000000000000000) TDO(0000000000000000000000000000000005400000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cf54000000000000000000000);
! 2239 expect c4
SDR 192 TDI (00000000000000000dddf55cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055df55cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055df55cf5c000000000000000000000) TDO(0000000000000000000000000000000001000000000000a0) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cf5c000000000000000000000);
! 223a expect 00
SDR 192 TDI (00000000000000000dddf55cf74000000000000000000000);
SDR 192 TDI (0000000000000000055df55cf74000000000000000000000);
SDR 192 TDI (0000000000000000055df55cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cf74000000000000000000000);
! 223b expect 00
SDR 192 TDI (00000000000000000dddf55cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055df55cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055df55cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cf7c000000000000000000000);
! 223c expect 00
SDR 192 TDI (00000000000000000dddf55cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055df55cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055df55cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cfd4000000000000000000000);
! 223d expect 00
SDR 192 TDI (00000000000000000dddf55cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055df55cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055df55cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cfdc000000000000000000000);
! 223e expect 00
SDR 192 TDI (00000000000000000dddf55cff4000000000000000000000);
SDR 192 TDI (0000000000000000055df55cff4000000000000000000000);
SDR 192 TDI (0000000000000000055df55cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cff4000000000000000000000);
! 223f expect 00
SDR 192 TDI (00000000000000000dddf55cffc000000000000000000000);
SDR 192 TDI (0000000000000000055df55cffc000000000000000000000);
SDR 192 TDI (0000000000000000055df55cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf55cffc000000000000000000000);
! 2240 expect 00
SDR 192 TDI (00000000000000000dddf574554000000000000000000000);
SDR 192 TDI (0000000000000000055df574554000000000000000000000);
SDR 192 TDI (0000000000000000055df574554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574554000000000000000000000);
! 2241 expect 00
SDR 192 TDI (00000000000000000dddf57455c000000000000000000000);
SDR 192 TDI (0000000000000000055df57455c000000000000000000000);
SDR 192 TDI (0000000000000000055df57455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57455c000000000000000000000);
! 2242 expect 00
SDR 192 TDI (00000000000000000dddf574574000000000000000000000);
SDR 192 TDI (0000000000000000055df574574000000000000000000000);
SDR 192 TDI (0000000000000000055df574574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574574000000000000000000000);
! 2243 expect 00
SDR 192 TDI (00000000000000000dddf57457c000000000000000000000);
SDR 192 TDI (0000000000000000055df57457c000000000000000000000);
SDR 192 TDI (0000000000000000055df57457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57457c000000000000000000000);
! 2244 expect 00
SDR 192 TDI (00000000000000000dddf5745d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5745d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5745d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5745d4000000000000000000000);
! 2245 expect 00
SDR 192 TDI (00000000000000000dddf5745dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5745dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5745dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5745dc000000000000000000000);
! 2246 expect 00
SDR 192 TDI (00000000000000000dddf5745f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5745f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5745f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5745f4000000000000000000000);
! 2247 expect 00
SDR 192 TDI (00000000000000000dddf5745fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5745fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5745fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5745fc000000000000000000000);
! 2248 expect 00
SDR 192 TDI (00000000000000000dddf574754000000000000000000000);
SDR 192 TDI (0000000000000000055df574754000000000000000000000);
SDR 192 TDI (0000000000000000055df574754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574754000000000000000000000);
! 2249 expect 00
SDR 192 TDI (00000000000000000dddf57475c000000000000000000000);
SDR 192 TDI (0000000000000000055df57475c000000000000000000000);
SDR 192 TDI (0000000000000000055df57475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57475c000000000000000000000);
! 224a expect 00
SDR 192 TDI (00000000000000000dddf574774000000000000000000000);
SDR 192 TDI (0000000000000000055df574774000000000000000000000);
SDR 192 TDI (0000000000000000055df574774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574774000000000000000000000);
! 224b expect 00
SDR 192 TDI (00000000000000000dddf57477c000000000000000000000);
SDR 192 TDI (0000000000000000055df57477c000000000000000000000);
SDR 192 TDI (0000000000000000055df57477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57477c000000000000000000000);
! 224c expect 00
SDR 192 TDI (00000000000000000dddf5747d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5747d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5747d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5747d4000000000000000000000);
! 224d expect 00
SDR 192 TDI (00000000000000000dddf5747dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5747dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5747dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5747dc000000000000000000000);
! 224e expect 00
SDR 192 TDI (00000000000000000dddf5747f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5747f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5747f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5747f4000000000000000000000);
! 224f expect 00
SDR 192 TDI (00000000000000000dddf5747fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5747fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5747fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5747fc000000000000000000000);
! 2250 expect 00
SDR 192 TDI (00000000000000000dddf574d54000000000000000000000);
SDR 192 TDI (0000000000000000055df574d54000000000000000000000);
SDR 192 TDI (0000000000000000055df574d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574d54000000000000000000000);
! 2251 expect 00
SDR 192 TDI (00000000000000000dddf574d5c000000000000000000000);
SDR 192 TDI (0000000000000000055df574d5c000000000000000000000);
SDR 192 TDI (0000000000000000055df574d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574d5c000000000000000000000);
! 2252 expect 00
SDR 192 TDI (00000000000000000dddf574d74000000000000000000000);
SDR 192 TDI (0000000000000000055df574d74000000000000000000000);
SDR 192 TDI (0000000000000000055df574d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574d74000000000000000000000);
! 2253 expect 00
SDR 192 TDI (00000000000000000dddf574d7c000000000000000000000);
SDR 192 TDI (0000000000000000055df574d7c000000000000000000000);
SDR 192 TDI (0000000000000000055df574d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574d7c000000000000000000000);
! 2254 expect 00
SDR 192 TDI (00000000000000000dddf574dd4000000000000000000000);
SDR 192 TDI (0000000000000000055df574dd4000000000000000000000);
SDR 192 TDI (0000000000000000055df574dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574dd4000000000000000000000);
! 2255 expect 00
SDR 192 TDI (00000000000000000dddf574ddc000000000000000000000);
SDR 192 TDI (0000000000000000055df574ddc000000000000000000000);
SDR 192 TDI (0000000000000000055df574ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574ddc000000000000000000000);
! 2256 expect 00
SDR 192 TDI (00000000000000000dddf574df4000000000000000000000);
SDR 192 TDI (0000000000000000055df574df4000000000000000000000);
SDR 192 TDI (0000000000000000055df574df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574df4000000000000000000000);
! 2257 expect 00
SDR 192 TDI (00000000000000000dddf574dfc000000000000000000000);
SDR 192 TDI (0000000000000000055df574dfc000000000000000000000);
SDR 192 TDI (0000000000000000055df574dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574dfc000000000000000000000);
! 2258 expect 00
SDR 192 TDI (00000000000000000dddf574f54000000000000000000000);
SDR 192 TDI (0000000000000000055df574f54000000000000000000000);
SDR 192 TDI (0000000000000000055df574f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574f54000000000000000000000);
! 2259 expect 00
SDR 192 TDI (00000000000000000dddf574f5c000000000000000000000);
SDR 192 TDI (0000000000000000055df574f5c000000000000000000000);
SDR 192 TDI (0000000000000000055df574f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574f5c000000000000000000000);
! 225a expect 00
SDR 192 TDI (00000000000000000dddf574f74000000000000000000000);
SDR 192 TDI (0000000000000000055df574f74000000000000000000000);
SDR 192 TDI (0000000000000000055df574f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574f74000000000000000000000);
! 225b expect 00
SDR 192 TDI (00000000000000000dddf574f7c000000000000000000000);
SDR 192 TDI (0000000000000000055df574f7c000000000000000000000);
SDR 192 TDI (0000000000000000055df574f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574f7c000000000000000000000);
! 225c expect 00
SDR 192 TDI (00000000000000000dddf574fd4000000000000000000000);
SDR 192 TDI (0000000000000000055df574fd4000000000000000000000);
SDR 192 TDI (0000000000000000055df574fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574fd4000000000000000000000);
! 225d expect 00
SDR 192 TDI (00000000000000000dddf574fdc000000000000000000000);
SDR 192 TDI (0000000000000000055df574fdc000000000000000000000);
SDR 192 TDI (0000000000000000055df574fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574fdc000000000000000000000);
! 225e expect 00
SDR 192 TDI (00000000000000000dddf574ff4000000000000000000000);
SDR 192 TDI (0000000000000000055df574ff4000000000000000000000);
SDR 192 TDI (0000000000000000055df574ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574ff4000000000000000000000);
! 225f expect 00
SDR 192 TDI (00000000000000000dddf574ffc000000000000000000000);
SDR 192 TDI (0000000000000000055df574ffc000000000000000000000);
SDR 192 TDI (0000000000000000055df574ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf574ffc000000000000000000000);
! 2260 expect 00
SDR 192 TDI (00000000000000000dddf57c554000000000000000000000);
SDR 192 TDI (0000000000000000055df57c554000000000000000000000);
SDR 192 TDI (0000000000000000055df57c554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c554000000000000000000000);
! 2261 expect 00
SDR 192 TDI (00000000000000000dddf57c55c000000000000000000000);
SDR 192 TDI (0000000000000000055df57c55c000000000000000000000);
SDR 192 TDI (0000000000000000055df57c55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c55c000000000000000000000);
! 2262 expect 00
SDR 192 TDI (00000000000000000dddf57c574000000000000000000000);
SDR 192 TDI (0000000000000000055df57c574000000000000000000000);
SDR 192 TDI (0000000000000000055df57c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c574000000000000000000000);
! 2263 expect 00
SDR 192 TDI (00000000000000000dddf57c57c000000000000000000000);
SDR 192 TDI (0000000000000000055df57c57c000000000000000000000);
SDR 192 TDI (0000000000000000055df57c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c57c000000000000000000000);
! 2264 expect 00
SDR 192 TDI (00000000000000000dddf57c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055df57c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055df57c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c5d4000000000000000000000);
! 2265 expect 00
SDR 192 TDI (00000000000000000dddf57c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055df57c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055df57c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c5dc000000000000000000000);
! 2266 expect 00
SDR 192 TDI (00000000000000000dddf57c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055df57c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055df57c5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c5f4000000000000000000000);
! 2267 expect 00
SDR 192 TDI (00000000000000000dddf57c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055df57c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055df57c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c5fc000000000000000000000);
! 2268 expect 00
SDR 192 TDI (00000000000000000dddf57c754000000000000000000000);
SDR 192 TDI (0000000000000000055df57c754000000000000000000000);
SDR 192 TDI (0000000000000000055df57c754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c754000000000000000000000);
! 2269 expect 00
SDR 192 TDI (00000000000000000dddf57c75c000000000000000000000);
SDR 192 TDI (0000000000000000055df57c75c000000000000000000000);
SDR 192 TDI (0000000000000000055df57c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c75c000000000000000000000);
! 226a expect 00
SDR 192 TDI (00000000000000000dddf57c774000000000000000000000);
SDR 192 TDI (0000000000000000055df57c774000000000000000000000);
SDR 192 TDI (0000000000000000055df57c774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c774000000000000000000000);
! 226b expect 00
SDR 192 TDI (00000000000000000dddf57c77c000000000000000000000);
SDR 192 TDI (0000000000000000055df57c77c000000000000000000000);
SDR 192 TDI (0000000000000000055df57c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c77c000000000000000000000);
! 226c expect 00
SDR 192 TDI (00000000000000000dddf57c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055df57c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055df57c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c7d4000000000000000000000);
! 226d expect 00
SDR 192 TDI (00000000000000000dddf57c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055df57c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055df57c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c7dc000000000000000000000);
! 226e expect 00
SDR 192 TDI (00000000000000000dddf57c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055df57c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055df57c7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c7f4000000000000000000000);
! 226f expect 00
SDR 192 TDI (00000000000000000dddf57c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055df57c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055df57c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57c7fc000000000000000000000);
! 2270 expect 00
SDR 192 TDI (00000000000000000dddf57cd54000000000000000000000);
SDR 192 TDI (0000000000000000055df57cd54000000000000000000000);
SDR 192 TDI (0000000000000000055df57cd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cd54000000000000000000000);
! 2271 expect 00
SDR 192 TDI (00000000000000000dddf57cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055df57cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055df57cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cd5c000000000000000000000);
! 2272 expect 00
SDR 192 TDI (00000000000000000dddf57cd74000000000000000000000);
SDR 192 TDI (0000000000000000055df57cd74000000000000000000000);
SDR 192 TDI (0000000000000000055df57cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cd74000000000000000000000);
! 2273 expect 00
SDR 192 TDI (00000000000000000dddf57cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055df57cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055df57cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cd7c000000000000000000000);
! 2274 expect 00
SDR 192 TDI (00000000000000000dddf57cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055df57cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055df57cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cdd4000000000000000000000);
! 2275 expect 00
SDR 192 TDI (00000000000000000dddf57cddc000000000000000000000);
SDR 192 TDI (0000000000000000055df57cddc000000000000000000000);
SDR 192 TDI (0000000000000000055df57cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cddc000000000000000000000);
! 2276 expect 00
SDR 192 TDI (00000000000000000dddf57cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055df57cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055df57cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cdf4000000000000000000000);
! 2277 expect 00
SDR 192 TDI (00000000000000000dddf57cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055df57cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055df57cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cdfc000000000000000000000);
! 2278 expect 00
SDR 192 TDI (00000000000000000dddf57cf54000000000000000000000);
SDR 192 TDI (0000000000000000055df57cf54000000000000000000000);
SDR 192 TDI (0000000000000000055df57cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cf54000000000000000000000);
! 2279 expect 00
SDR 192 TDI (00000000000000000dddf57cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055df57cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055df57cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cf5c000000000000000000000);
! 227a expect 00
SDR 192 TDI (00000000000000000dddf57cf74000000000000000000000);
SDR 192 TDI (0000000000000000055df57cf74000000000000000000000);
SDR 192 TDI (0000000000000000055df57cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cf74000000000000000000000);
! 227b expect 00
SDR 192 TDI (00000000000000000dddf57cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055df57cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055df57cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cf7c000000000000000000000);
! 227c expect 00
SDR 192 TDI (00000000000000000dddf57cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055df57cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055df57cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cfd4000000000000000000000);
! 227d expect 00
SDR 192 TDI (00000000000000000dddf57cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055df57cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055df57cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cfdc000000000000000000000);
! 227e expect 00
SDR 192 TDI (00000000000000000dddf57cff4000000000000000000000);
SDR 192 TDI (0000000000000000055df57cff4000000000000000000000);
SDR 192 TDI (0000000000000000055df57cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cff4000000000000000000000);
! 227f expect 00
SDR 192 TDI (00000000000000000dddf57cffc000000000000000000000);
SDR 192 TDI (0000000000000000055df57cffc000000000000000000000);
SDR 192 TDI (0000000000000000055df57cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf57cffc000000000000000000000);
! 2280 expect 00
SDR 192 TDI (00000000000000000dddf5d4554000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4554000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4554000000000000000000000);
! 2281 expect 00
SDR 192 TDI (00000000000000000dddf5d455c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d455c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d455c000000000000000000000);
! 2282 expect 00
SDR 192 TDI (00000000000000000dddf5d4574000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4574000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4574000000000000000000000);
! 2283 expect 00
SDR 192 TDI (00000000000000000dddf5d457c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d457c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d457c000000000000000000000);
! 2284 expect 00
SDR 192 TDI (00000000000000000dddf5d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d45d4000000000000000000000);
! 2285 expect 00
SDR 192 TDI (00000000000000000dddf5d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d45dc000000000000000000000);
! 2286 expect 00
SDR 192 TDI (00000000000000000dddf5d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d45f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d45f4000000000000000000000);
! 2287 expect 00
SDR 192 TDI (00000000000000000dddf5d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d45fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d45fc000000000000000000000);
! 2288 expect 00
SDR 192 TDI (00000000000000000dddf5d4754000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4754000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4754000000000000000000000);
! 2289 expect 00
SDR 192 TDI (00000000000000000dddf5d475c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d475c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d475c000000000000000000000);
! 228a expect 00
SDR 192 TDI (00000000000000000dddf5d4774000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4774000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4774000000000000000000000);
! 228b expect 00
SDR 192 TDI (00000000000000000dddf5d477c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d477c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d477c000000000000000000000);
! 228c expect 00
SDR 192 TDI (00000000000000000dddf5d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d47d4000000000000000000000);
! 228d expect 00
SDR 192 TDI (00000000000000000dddf5d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d47dc000000000000000000000);
! 228e expect 00
SDR 192 TDI (00000000000000000dddf5d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d47f4000000000000000000000);
! 228f expect 00
SDR 192 TDI (00000000000000000dddf5d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d47fc000000000000000000000);
! 2290 expect 00
SDR 192 TDI (00000000000000000dddf5d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4d54000000000000000000000);
! 2291 expect 00
SDR 192 TDI (00000000000000000dddf5d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4d5c000000000000000000000);
! 2292 expect 00
SDR 192 TDI (00000000000000000dddf5d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4d74000000000000000000000);
! 2293 expect 00
SDR 192 TDI (00000000000000000dddf5d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4d7c000000000000000000000);
! 2294 expect 00
SDR 192 TDI (00000000000000000dddf5d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4dd4000000000000000000000);
! 2295 expect 00
SDR 192 TDI (00000000000000000dddf5d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4ddc000000000000000000000);
! 2296 expect 00
SDR 192 TDI (00000000000000000dddf5d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4df4000000000000000000000);
! 2297 expect 00
SDR 192 TDI (00000000000000000dddf5d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4dfc000000000000000000000);
! 2298 expect 00
SDR 192 TDI (00000000000000000dddf5d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4f54000000000000000000000);
! 2299 expect 00
SDR 192 TDI (00000000000000000dddf5d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4f5c000000000000000000000);
! 229a expect 00
SDR 192 TDI (00000000000000000dddf5d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4f74000000000000000000000);
! 229b expect 00
SDR 192 TDI (00000000000000000dddf5d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4f7c000000000000000000000);
! 229c expect 00
SDR 192 TDI (00000000000000000dddf5d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4fd4000000000000000000000);
! 229d expect 00
SDR 192 TDI (00000000000000000dddf5d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4fdc000000000000000000000);
! 229e expect 00
SDR 192 TDI (00000000000000000dddf5d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4ff4000000000000000000000);
! 229f expect 00
SDR 192 TDI (00000000000000000dddf5d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055df5d4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5d4ffc000000000000000000000);
! 22a0 expect 00
SDR 192 TDI (00000000000000000dddf5dc554000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc554000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc554000000000000000000000);
! 22a1 expect 00
SDR 192 TDI (00000000000000000dddf5dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc55c000000000000000000000);
! 22a2 expect 00
SDR 192 TDI (00000000000000000dddf5dc574000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc574000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc574000000000000000000000);
! 22a3 expect 00
SDR 192 TDI (00000000000000000dddf5dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc57c000000000000000000000);
! 22a4 expect 00
SDR 192 TDI (00000000000000000dddf5dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc5d4000000000000000000000);
! 22a5 expect 00
SDR 192 TDI (00000000000000000dddf5dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc5dc000000000000000000000);
! 22a6 expect 00
SDR 192 TDI (00000000000000000dddf5dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc5f4000000000000000000000);
! 22a7 expect 00
SDR 192 TDI (00000000000000000dddf5dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc5fc000000000000000000000);
! 22a8 expect 00
SDR 192 TDI (00000000000000000dddf5dc754000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc754000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc754000000000000000000000);
! 22a9 expect 00
SDR 192 TDI (00000000000000000dddf5dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc75c000000000000000000000);
! 22aa expect 00
SDR 192 TDI (00000000000000000dddf5dc774000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc774000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc774000000000000000000000);
! 22ab expect 00
SDR 192 TDI (00000000000000000dddf5dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc77c000000000000000000000);
! 22ac expect 00
SDR 192 TDI (00000000000000000dddf5dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc7d4000000000000000000000);
! 22ad expect 00
SDR 192 TDI (00000000000000000dddf5dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc7dc000000000000000000000);
! 22ae expect 00
SDR 192 TDI (00000000000000000dddf5dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc7f4000000000000000000000);
! 22af expect 00
SDR 192 TDI (00000000000000000dddf5dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dc7fc000000000000000000000);
! 22b0 expect 00
SDR 192 TDI (00000000000000000dddf5dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcd54000000000000000000000);
! 22b1 expect 00
SDR 192 TDI (00000000000000000dddf5dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcd5c000000000000000000000);
! 22b2 expect 00
SDR 192 TDI (00000000000000000dddf5dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcd74000000000000000000000);
! 22b3 expect 00
SDR 192 TDI (00000000000000000dddf5dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcd7c000000000000000000000);
! 22b4 expect 00
SDR 192 TDI (00000000000000000dddf5dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcdd4000000000000000000000);
! 22b5 expect 00
SDR 192 TDI (00000000000000000dddf5dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcddc000000000000000000000);
! 22b6 expect 00
SDR 192 TDI (00000000000000000dddf5dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcdf4000000000000000000000);
! 22b7 expect 00
SDR 192 TDI (00000000000000000dddf5dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcdfc000000000000000000000);
! 22b8 expect 00
SDR 192 TDI (00000000000000000dddf5dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcf54000000000000000000000);
! 22b9 expect 00
SDR 192 TDI (00000000000000000dddf5dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcf5c000000000000000000000);
! 22ba expect 00
SDR 192 TDI (00000000000000000dddf5dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcf74000000000000000000000);
! 22bb expect 00
SDR 192 TDI (00000000000000000dddf5dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcf7c000000000000000000000);
! 22bc expect 00
SDR 192 TDI (00000000000000000dddf5dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcfd4000000000000000000000);
! 22bd expect 00
SDR 192 TDI (00000000000000000dddf5dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcfdc000000000000000000000);
! 22be expect 00
SDR 192 TDI (00000000000000000dddf5dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcff4000000000000000000000);
! 22bf expect 00
SDR 192 TDI (00000000000000000dddf5dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055df5dcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5dcffc000000000000000000000);
! 22c0 expect 00
SDR 192 TDI (00000000000000000dddf5f4554000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4554000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4554000000000000000000000);
! 22c1 expect 00
SDR 192 TDI (00000000000000000dddf5f455c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f455c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f455c000000000000000000000);
! 22c2 expect 00
SDR 192 TDI (00000000000000000dddf5f4574000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4574000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4574000000000000000000000);
! 22c3 expect 00
SDR 192 TDI (00000000000000000dddf5f457c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f457c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f457c000000000000000000000);
! 22c4 expect 00
SDR 192 TDI (00000000000000000dddf5f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f45d4000000000000000000000);
! 22c5 expect 00
SDR 192 TDI (00000000000000000dddf5f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f45dc000000000000000000000);
! 22c6 expect 00
SDR 192 TDI (00000000000000000dddf5f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f45f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f45f4000000000000000000000);
! 22c7 expect 00
SDR 192 TDI (00000000000000000dddf5f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f45fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f45fc000000000000000000000);
! 22c8 expect 00
SDR 192 TDI (00000000000000000dddf5f4754000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4754000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4754000000000000000000000);
! 22c9 expect 00
SDR 192 TDI (00000000000000000dddf5f475c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f475c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f475c000000000000000000000);
! 22ca expect 00
SDR 192 TDI (00000000000000000dddf5f4774000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4774000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4774000000000000000000000);
! 22cb expect 00
SDR 192 TDI (00000000000000000dddf5f477c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f477c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f477c000000000000000000000);
! 22cc expect 00
SDR 192 TDI (00000000000000000dddf5f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f47d4000000000000000000000);
! 22cd expect 00
SDR 192 TDI (00000000000000000dddf5f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f47dc000000000000000000000);
! 22ce expect 00
SDR 192 TDI (00000000000000000dddf5f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f47f4000000000000000000000);
! 22cf expect 00
SDR 192 TDI (00000000000000000dddf5f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f47fc000000000000000000000);
! 22d0 expect 00
SDR 192 TDI (00000000000000000dddf5f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4d54000000000000000000000);
! 22d1 expect 00
SDR 192 TDI (00000000000000000dddf5f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4d5c000000000000000000000);
! 22d2 expect 00
SDR 192 TDI (00000000000000000dddf5f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4d74000000000000000000000);
! 22d3 expect 00
SDR 192 TDI (00000000000000000dddf5f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4d7c000000000000000000000);
! 22d4 expect 00
SDR 192 TDI (00000000000000000dddf5f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4dd4000000000000000000000);
! 22d5 expect 00
SDR 192 TDI (00000000000000000dddf5f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4ddc000000000000000000000);
! 22d6 expect 00
SDR 192 TDI (00000000000000000dddf5f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4df4000000000000000000000);
! 22d7 expect 00
SDR 192 TDI (00000000000000000dddf5f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4dfc000000000000000000000);
! 22d8 expect 00
SDR 192 TDI (00000000000000000dddf5f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4f54000000000000000000000);
! 22d9 expect 00
SDR 192 TDI (00000000000000000dddf5f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4f5c000000000000000000000);
! 22da expect 00
SDR 192 TDI (00000000000000000dddf5f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4f74000000000000000000000);
! 22db expect 00
SDR 192 TDI (00000000000000000dddf5f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4f7c000000000000000000000);
! 22dc expect 00
SDR 192 TDI (00000000000000000dddf5f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4fd4000000000000000000000);
! 22dd expect 00
SDR 192 TDI (00000000000000000dddf5f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4fdc000000000000000000000);
! 22de expect 00
SDR 192 TDI (00000000000000000dddf5f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4ff4000000000000000000000);
! 22df expect 00
SDR 192 TDI (00000000000000000dddf5f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055df5f4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5f4ffc000000000000000000000);
! 22e0 expect 00
SDR 192 TDI (00000000000000000dddf5fc554000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc554000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc554000000000000000000000);
! 22e1 expect 00
SDR 192 TDI (00000000000000000dddf5fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc55c000000000000000000000);
! 22e2 expect 00
SDR 192 TDI (00000000000000000dddf5fc574000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc574000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc574000000000000000000000);
! 22e3 expect 00
SDR 192 TDI (00000000000000000dddf5fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc57c000000000000000000000);
! 22e4 expect 00
SDR 192 TDI (00000000000000000dddf5fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc5d4000000000000000000000);
! 22e5 expect 00
SDR 192 TDI (00000000000000000dddf5fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc5dc000000000000000000000);
! 22e6 expect 00
SDR 192 TDI (00000000000000000dddf5fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc5f4000000000000000000000);
! 22e7 expect 00
SDR 192 TDI (00000000000000000dddf5fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc5fc000000000000000000000);
! 22e8 expect 00
SDR 192 TDI (00000000000000000dddf5fc754000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc754000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc754000000000000000000000);
! 22e9 expect 00
SDR 192 TDI (00000000000000000dddf5fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc75c000000000000000000000);
! 22ea expect 00
SDR 192 TDI (00000000000000000dddf5fc774000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc774000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc774000000000000000000000);
! 22eb expect 00
SDR 192 TDI (00000000000000000dddf5fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc77c000000000000000000000);
! 22ec expect 00
SDR 192 TDI (00000000000000000dddf5fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc7d4000000000000000000000);
! 22ed expect 00
SDR 192 TDI (00000000000000000dddf5fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc7dc000000000000000000000);
! 22ee expect 00
SDR 192 TDI (00000000000000000dddf5fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc7f4000000000000000000000);
! 22ef expect 00
SDR 192 TDI (00000000000000000dddf5fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fc7fc000000000000000000000);
! 22f0 expect 00
SDR 192 TDI (00000000000000000dddf5fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcd54000000000000000000000);
! 22f1 expect 00
SDR 192 TDI (00000000000000000dddf5fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcd5c000000000000000000000);
! 22f2 expect 00
SDR 192 TDI (00000000000000000dddf5fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcd74000000000000000000000);
! 22f3 expect 00
SDR 192 TDI (00000000000000000dddf5fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcd7c000000000000000000000);
! 22f4 expect 00
SDR 192 TDI (00000000000000000dddf5fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcdd4000000000000000000000);
! 22f5 expect 00
SDR 192 TDI (00000000000000000dddf5fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcddc000000000000000000000);
! 22f6 expect 00
SDR 192 TDI (00000000000000000dddf5fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcdf4000000000000000000000);
! 22f7 expect 00
SDR 192 TDI (00000000000000000dddf5fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcdfc000000000000000000000);
! 22f8 expect 00
SDR 192 TDI (00000000000000000dddf5fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcf54000000000000000000000);
! 22f9 expect 00
SDR 192 TDI (00000000000000000dddf5fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcf5c000000000000000000000);
! 22fa expect 00
SDR 192 TDI (00000000000000000dddf5fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcf74000000000000000000000);
! 22fb expect 00
SDR 192 TDI (00000000000000000dddf5fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcf7c000000000000000000000);
! 22fc expect 00
SDR 192 TDI (00000000000000000dddf5fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcfd4000000000000000000000);
! 22fd expect 00
SDR 192 TDI (00000000000000000dddf5fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcfdc000000000000000000000);
! 22fe expect 00
SDR 192 TDI (00000000000000000dddf5fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcff4000000000000000000000);
! 22ff expect 00
SDR 192 TDI (00000000000000000dddf5fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055df5fcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000dddf5fcffc000000000000000000000);
! 2300 expect 00
SDR 192 TDI (00000000000000000ddff554554000000000000000000000);
SDR 192 TDI (0000000000000000055ff554554000000000000000000000);
SDR 192 TDI (0000000000000000055ff554554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554554000000000000000000000);
! 2301 expect 00
SDR 192 TDI (00000000000000000ddff55455c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55455c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55455c000000000000000000000);
! 2302 expect 00
SDR 192 TDI (00000000000000000ddff554574000000000000000000000);
SDR 192 TDI (0000000000000000055ff554574000000000000000000000);
SDR 192 TDI (0000000000000000055ff554574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554574000000000000000000000);
! 2303 expect 00
SDR 192 TDI (00000000000000000ddff55457c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55457c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55457c000000000000000000000);
! 2304 expect 00
SDR 192 TDI (00000000000000000ddff5545d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5545d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5545d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5545d4000000000000000000000);
! 2305 expect 00
SDR 192 TDI (00000000000000000ddff5545dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5545dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5545dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5545dc000000000000000000000);
! 2306 expect 00
SDR 192 TDI (00000000000000000ddff5545f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5545f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5545f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5545f4000000000000000000000);
! 2307 expect 00
SDR 192 TDI (00000000000000000ddff5545fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5545fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5545fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5545fc000000000000000000000);
! 2308 expect 00
SDR 192 TDI (00000000000000000ddff554754000000000000000000000);
SDR 192 TDI (0000000000000000055ff554754000000000000000000000);
SDR 192 TDI (0000000000000000055ff554754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554754000000000000000000000);
! 2309 expect 00
SDR 192 TDI (00000000000000000ddff55475c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55475c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55475c000000000000000000000);
! 230a expect 00
SDR 192 TDI (00000000000000000ddff554774000000000000000000000);
SDR 192 TDI (0000000000000000055ff554774000000000000000000000);
SDR 192 TDI (0000000000000000055ff554774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554774000000000000000000000);
! 230b expect 00
SDR 192 TDI (00000000000000000ddff55477c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55477c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55477c000000000000000000000);
! 230c expect 00
SDR 192 TDI (00000000000000000ddff5547d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5547d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5547d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5547d4000000000000000000000);
! 230d expect 00
SDR 192 TDI (00000000000000000ddff5547dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5547dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5547dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5547dc000000000000000000000);
! 230e expect 00
SDR 192 TDI (00000000000000000ddff5547f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5547f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5547f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5547f4000000000000000000000);
! 230f expect 00
SDR 192 TDI (00000000000000000ddff5547fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5547fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5547fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5547fc000000000000000000000);
! 2310 expect 00
SDR 192 TDI (00000000000000000ddff554d54000000000000000000000);
SDR 192 TDI (0000000000000000055ff554d54000000000000000000000);
SDR 192 TDI (0000000000000000055ff554d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554d54000000000000000000000);
! 2311 expect 00
SDR 192 TDI (00000000000000000ddff554d5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff554d5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff554d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554d5c000000000000000000000);
! 2312 expect 00
SDR 192 TDI (00000000000000000ddff554d74000000000000000000000);
SDR 192 TDI (0000000000000000055ff554d74000000000000000000000);
SDR 192 TDI (0000000000000000055ff554d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554d74000000000000000000000);
! 2313 expect 00
SDR 192 TDI (00000000000000000ddff554d7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff554d7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff554d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554d7c000000000000000000000);
! 2314 expect 00
SDR 192 TDI (00000000000000000ddff554dd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff554dd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff554dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554dd4000000000000000000000);
! 2315 expect 00
SDR 192 TDI (00000000000000000ddff554ddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff554ddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff554ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554ddc000000000000000000000);
! 2316 expect 00
SDR 192 TDI (00000000000000000ddff554df4000000000000000000000);
SDR 192 TDI (0000000000000000055ff554df4000000000000000000000);
SDR 192 TDI (0000000000000000055ff554df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554df4000000000000000000000);
! 2317 expect 00
SDR 192 TDI (00000000000000000ddff554dfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff554dfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff554dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554dfc000000000000000000000);
! 2318 expect 00
SDR 192 TDI (00000000000000000ddff554f54000000000000000000000);
SDR 192 TDI (0000000000000000055ff554f54000000000000000000000);
SDR 192 TDI (0000000000000000055ff554f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554f54000000000000000000000);
! 2319 expect 00
SDR 192 TDI (00000000000000000ddff554f5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff554f5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff554f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554f5c000000000000000000000);
! 231a expect 00
SDR 192 TDI (00000000000000000ddff554f74000000000000000000000);
SDR 192 TDI (0000000000000000055ff554f74000000000000000000000);
SDR 192 TDI (0000000000000000055ff554f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554f74000000000000000000000);
! 231b expect 00
SDR 192 TDI (00000000000000000ddff554f7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff554f7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff554f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554f7c000000000000000000000);
! 231c expect 00
SDR 192 TDI (00000000000000000ddff554fd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff554fd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff554fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554fd4000000000000000000000);
! 231d expect 00
SDR 192 TDI (00000000000000000ddff554fdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff554fdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff554fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554fdc000000000000000000000);
! 231e expect 00
SDR 192 TDI (00000000000000000ddff554ff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff554ff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff554ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554ff4000000000000000000000);
! 231f expect 00
SDR 192 TDI (00000000000000000ddff554ffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff554ffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff554ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff554ffc000000000000000000000);
! 2320 expect 00
SDR 192 TDI (00000000000000000ddff55c554000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c554000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c554000000000000000000000);
! 2321 expect 00
SDR 192 TDI (00000000000000000ddff55c55c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c55c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c55c000000000000000000000);
! 2322 expect 00
SDR 192 TDI (00000000000000000ddff55c574000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c574000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c574000000000000000000000);
! 2323 expect 00
SDR 192 TDI (00000000000000000ddff55c57c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c57c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c57c000000000000000000000);
! 2324 expect 00
SDR 192 TDI (00000000000000000ddff55c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c5d4000000000000000000000);
! 2325 expect 00
SDR 192 TDI (00000000000000000ddff55c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c5dc000000000000000000000);
! 2326 expect 00
SDR 192 TDI (00000000000000000ddff55c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c5f4000000000000000000000);
! 2327 expect 00
SDR 192 TDI (00000000000000000ddff55c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c5fc000000000000000000000);
! 2328 expect 00
SDR 192 TDI (00000000000000000ddff55c754000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c754000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c754000000000000000000000);
! 2329 expect 00
SDR 192 TDI (00000000000000000ddff55c75c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c75c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c75c000000000000000000000);
! 232a expect 00
SDR 192 TDI (00000000000000000ddff55c774000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c774000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c774000000000000000000000);
! 232b expect 00
SDR 192 TDI (00000000000000000ddff55c77c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c77c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c77c000000000000000000000);
! 232c expect 00
SDR 192 TDI (00000000000000000ddff55c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c7d4000000000000000000000);
! 232d expect 00
SDR 192 TDI (00000000000000000ddff55c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c7dc000000000000000000000);
! 232e expect 00
SDR 192 TDI (00000000000000000ddff55c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c7f4000000000000000000000);
! 232f expect 00
SDR 192 TDI (00000000000000000ddff55c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55c7fc000000000000000000000);
! 2330 expect 00
SDR 192 TDI (00000000000000000ddff55cd54000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cd54000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cd54000000000000000000000);
! 2331 expect 00
SDR 192 TDI (00000000000000000ddff55cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cd5c000000000000000000000);
! 2332 expect 00
SDR 192 TDI (00000000000000000ddff55cd74000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cd74000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cd74000000000000000000000);
! 2333 expect 00
SDR 192 TDI (00000000000000000ddff55cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cd7c000000000000000000000);
! 2334 expect 00
SDR 192 TDI (00000000000000000ddff55cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cdd4000000000000000000000);
! 2335 expect 00
SDR 192 TDI (00000000000000000ddff55cddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cddc000000000000000000000);
! 2336 expect 00
SDR 192 TDI (00000000000000000ddff55cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cdf4000000000000000000000);
! 2337 expect 00
SDR 192 TDI (00000000000000000ddff55cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cdfc000000000000000000000);
! 2338 expect 00
SDR 192 TDI (00000000000000000ddff55cf54000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cf54000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cf54000000000000000000000);
! 2339 expect 00
SDR 192 TDI (00000000000000000ddff55cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cf5c000000000000000000000);
! 233a expect 00
SDR 192 TDI (00000000000000000ddff55cf74000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cf74000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cf74000000000000000000000);
! 233b expect 00
SDR 192 TDI (00000000000000000ddff55cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cf7c000000000000000000000);
! 233c expect 00
SDR 192 TDI (00000000000000000ddff55cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cfd4000000000000000000000);
! 233d expect 00
SDR 192 TDI (00000000000000000ddff55cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cfdc000000000000000000000);
! 233e expect 00
SDR 192 TDI (00000000000000000ddff55cff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cff4000000000000000000000);
! 233f expect 00
SDR 192 TDI (00000000000000000ddff55cffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff55cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff55cffc000000000000000000000);
! 2340 expect 00
SDR 192 TDI (00000000000000000ddff574554000000000000000000000);
SDR 192 TDI (0000000000000000055ff574554000000000000000000000);
SDR 192 TDI (0000000000000000055ff574554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574554000000000000000000000);
! 2341 expect 00
SDR 192 TDI (00000000000000000ddff57455c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57455c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57455c000000000000000000000);
! 2342 expect 00
SDR 192 TDI (00000000000000000ddff574574000000000000000000000);
SDR 192 TDI (0000000000000000055ff574574000000000000000000000);
SDR 192 TDI (0000000000000000055ff574574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574574000000000000000000000);
! 2343 expect 00
SDR 192 TDI (00000000000000000ddff57457c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57457c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57457c000000000000000000000);
! 2344 expect 00
SDR 192 TDI (00000000000000000ddff5745d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5745d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5745d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5745d4000000000000000000000);
! 2345 expect 00
SDR 192 TDI (00000000000000000ddff5745dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5745dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5745dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5745dc000000000000000000000);
! 2346 expect 00
SDR 192 TDI (00000000000000000ddff5745f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5745f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5745f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5745f4000000000000000000000);
! 2347 expect 00
SDR 192 TDI (00000000000000000ddff5745fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5745fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5745fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5745fc000000000000000000000);
! 2348 expect 00
SDR 192 TDI (00000000000000000ddff574754000000000000000000000);
SDR 192 TDI (0000000000000000055ff574754000000000000000000000);
SDR 192 TDI (0000000000000000055ff574754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574754000000000000000000000);
! 2349 expect 00
SDR 192 TDI (00000000000000000ddff57475c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57475c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57475c000000000000000000000);
! 234a expect 00
SDR 192 TDI (00000000000000000ddff574774000000000000000000000);
SDR 192 TDI (0000000000000000055ff574774000000000000000000000);
SDR 192 TDI (0000000000000000055ff574774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574774000000000000000000000);
! 234b expect 00
SDR 192 TDI (00000000000000000ddff57477c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57477c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57477c000000000000000000000);
! 234c expect 00
SDR 192 TDI (00000000000000000ddff5747d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5747d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5747d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5747d4000000000000000000000);
! 234d expect 00
SDR 192 TDI (00000000000000000ddff5747dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5747dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5747dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5747dc000000000000000000000);
! 234e expect 00
SDR 192 TDI (00000000000000000ddff5747f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5747f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5747f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5747f4000000000000000000000);
! 234f expect 00
SDR 192 TDI (00000000000000000ddff5747fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5747fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5747fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5747fc000000000000000000000);
! 2350 expect 00
SDR 192 TDI (00000000000000000ddff574d54000000000000000000000);
SDR 192 TDI (0000000000000000055ff574d54000000000000000000000);
SDR 192 TDI (0000000000000000055ff574d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574d54000000000000000000000);
! 2351 expect 00
SDR 192 TDI (00000000000000000ddff574d5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff574d5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff574d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574d5c000000000000000000000);
! 2352 expect 00
SDR 192 TDI (00000000000000000ddff574d74000000000000000000000);
SDR 192 TDI (0000000000000000055ff574d74000000000000000000000);
SDR 192 TDI (0000000000000000055ff574d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574d74000000000000000000000);
! 2353 expect 00
SDR 192 TDI (00000000000000000ddff574d7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff574d7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff574d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574d7c000000000000000000000);
! 2354 expect 00
SDR 192 TDI (00000000000000000ddff574dd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff574dd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff574dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574dd4000000000000000000000);
! 2355 expect 00
SDR 192 TDI (00000000000000000ddff574ddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff574ddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff574ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574ddc000000000000000000000);
! 2356 expect 00
SDR 192 TDI (00000000000000000ddff574df4000000000000000000000);
SDR 192 TDI (0000000000000000055ff574df4000000000000000000000);
SDR 192 TDI (0000000000000000055ff574df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574df4000000000000000000000);
! 2357 expect 00
SDR 192 TDI (00000000000000000ddff574dfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff574dfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff574dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574dfc000000000000000000000);
! 2358 expect 00
SDR 192 TDI (00000000000000000ddff574f54000000000000000000000);
SDR 192 TDI (0000000000000000055ff574f54000000000000000000000);
SDR 192 TDI (0000000000000000055ff574f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574f54000000000000000000000);
! 2359 expect 00
SDR 192 TDI (00000000000000000ddff574f5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff574f5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff574f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574f5c000000000000000000000);
! 235a expect 00
SDR 192 TDI (00000000000000000ddff574f74000000000000000000000);
SDR 192 TDI (0000000000000000055ff574f74000000000000000000000);
SDR 192 TDI (0000000000000000055ff574f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574f74000000000000000000000);
! 235b expect 00
SDR 192 TDI (00000000000000000ddff574f7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff574f7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff574f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574f7c000000000000000000000);
! 235c expect 00
SDR 192 TDI (00000000000000000ddff574fd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff574fd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff574fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574fd4000000000000000000000);
! 235d expect 00
SDR 192 TDI (00000000000000000ddff574fdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff574fdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff574fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574fdc000000000000000000000);
! 235e expect 00
SDR 192 TDI (00000000000000000ddff574ff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff574ff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff574ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574ff4000000000000000000000);
! 235f expect 00
SDR 192 TDI (00000000000000000ddff574ffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff574ffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff574ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff574ffc000000000000000000000);
! 2360 expect 00
SDR 192 TDI (00000000000000000ddff57c554000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c554000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c554000000000000000000000);
! 2361 expect 00
SDR 192 TDI (00000000000000000ddff57c55c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c55c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c55c000000000000000000000);
! 2362 expect 00
SDR 192 TDI (00000000000000000ddff57c574000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c574000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c574000000000000000000000);
! 2363 expect 00
SDR 192 TDI (00000000000000000ddff57c57c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c57c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c57c000000000000000000000);
! 2364 expect 00
SDR 192 TDI (00000000000000000ddff57c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c5d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c5d4000000000000000000000);
! 2365 expect 00
SDR 192 TDI (00000000000000000ddff57c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c5dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c5dc000000000000000000000);
! 2366 expect 00
SDR 192 TDI (00000000000000000ddff57c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c5f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c5f4000000000000000000000);
! 2367 expect 00
SDR 192 TDI (00000000000000000ddff57c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c5fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c5fc000000000000000000000);
! 2368 expect 00
SDR 192 TDI (00000000000000000ddff57c754000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c754000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c754000000000000000000000);
! 2369 expect 00
SDR 192 TDI (00000000000000000ddff57c75c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c75c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c75c000000000000000000000);
! 236a expect 00
SDR 192 TDI (00000000000000000ddff57c774000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c774000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c774000000000000000000000);
! 236b expect 00
SDR 192 TDI (00000000000000000ddff57c77c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c77c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c77c000000000000000000000);
! 236c expect 00
SDR 192 TDI (00000000000000000ddff57c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c7d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c7d4000000000000000000000);
! 236d expect 00
SDR 192 TDI (00000000000000000ddff57c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c7dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c7dc000000000000000000000);
! 236e expect 00
SDR 192 TDI (00000000000000000ddff57c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c7f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c7f4000000000000000000000);
! 236f expect 00
SDR 192 TDI (00000000000000000ddff57c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c7fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57c7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57c7fc000000000000000000000);
! 2370 expect 00
SDR 192 TDI (00000000000000000ddff57cd54000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cd54000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cd54000000000000000000000);
! 2371 expect 00
SDR 192 TDI (00000000000000000ddff57cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cd5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cd5c000000000000000000000);
! 2372 expect 00
SDR 192 TDI (00000000000000000ddff57cd74000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cd74000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cd74000000000000000000000);
! 2373 expect 00
SDR 192 TDI (00000000000000000ddff57cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cd7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cd7c000000000000000000000);
! 2374 expect 00
SDR 192 TDI (00000000000000000ddff57cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cdd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cdd4000000000000000000000);
! 2375 expect 00
SDR 192 TDI (00000000000000000ddff57cddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cddc000000000000000000000);
! 2376 expect 00
SDR 192 TDI (00000000000000000ddff57cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cdf4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cdf4000000000000000000000);
! 2377 expect 00
SDR 192 TDI (00000000000000000ddff57cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cdfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cdfc000000000000000000000);
! 2378 expect 00
SDR 192 TDI (00000000000000000ddff57cf54000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cf54000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cf54000000000000000000000);
! 2379 expect 00
SDR 192 TDI (00000000000000000ddff57cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cf5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cf5c000000000000000000000);
! 237a expect 00
SDR 192 TDI (00000000000000000ddff57cf74000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cf74000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cf74000000000000000000000);
! 237b expect 00
SDR 192 TDI (00000000000000000ddff57cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cf7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cf7c000000000000000000000);
! 237c expect 00
SDR 192 TDI (00000000000000000ddff57cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cfd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cfd4000000000000000000000);
! 237d expect 00
SDR 192 TDI (00000000000000000ddff57cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cfdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cfdc000000000000000000000);
! 237e expect 00
SDR 192 TDI (00000000000000000ddff57cff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cff4000000000000000000000);
! 237f expect 00
SDR 192 TDI (00000000000000000ddff57cffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff57cffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff57cffc000000000000000000000);
! 2380 expect 00
SDR 192 TDI (00000000000000000ddff5d4554000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4554000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4554000000000000000000000);
! 2381 expect 00
SDR 192 TDI (00000000000000000ddff5d455c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d455c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d455c000000000000000000000);
! 2382 expect 00
SDR 192 TDI (00000000000000000ddff5d4574000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4574000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4574000000000000000000000);
! 2383 expect 00
SDR 192 TDI (00000000000000000ddff5d457c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d457c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d457c000000000000000000000);
! 2384 expect 00
SDR 192 TDI (00000000000000000ddff5d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d45d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d45d4000000000000000000000);
! 2385 expect 00
SDR 192 TDI (00000000000000000ddff5d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d45dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d45dc000000000000000000000);
! 2386 expect 00
SDR 192 TDI (00000000000000000ddff5d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d45f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d45f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d45f4000000000000000000000);
! 2387 expect 00
SDR 192 TDI (00000000000000000ddff5d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d45fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d45fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d45fc000000000000000000000);
! 2388 expect 00
SDR 192 TDI (00000000000000000ddff5d4754000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4754000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4754000000000000000000000);
! 2389 expect 00
SDR 192 TDI (00000000000000000ddff5d475c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d475c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d475c000000000000000000000);
! 238a expect 00
SDR 192 TDI (00000000000000000ddff5d4774000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4774000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4774000000000000000000000);
! 238b expect 00
SDR 192 TDI (00000000000000000ddff5d477c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d477c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d477c000000000000000000000);
! 238c expect 00
SDR 192 TDI (00000000000000000ddff5d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d47d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d47d4000000000000000000000);
! 238d expect 00
SDR 192 TDI (00000000000000000ddff5d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d47dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d47dc000000000000000000000);
! 238e expect 00
SDR 192 TDI (00000000000000000ddff5d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d47f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d47f4000000000000000000000);
! 238f expect 00
SDR 192 TDI (00000000000000000ddff5d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d47fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d47fc000000000000000000000);
! 2390 expect 00
SDR 192 TDI (00000000000000000ddff5d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4d54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4d54000000000000000000000);
! 2391 expect 00
SDR 192 TDI (00000000000000000ddff5d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4d5c000000000000000000000);
! 2392 expect 00
SDR 192 TDI (00000000000000000ddff5d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4d74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4d74000000000000000000000);
! 2393 expect 00
SDR 192 TDI (00000000000000000ddff5d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4d7c000000000000000000000);
! 2394 expect 00
SDR 192 TDI (00000000000000000ddff5d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4dd4000000000000000000000);
! 2395 expect 00
SDR 192 TDI (00000000000000000ddff5d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4ddc000000000000000000000);
! 2396 expect 00
SDR 192 TDI (00000000000000000ddff5d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4df4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4df4000000000000000000000);
! 2397 expect 00
SDR 192 TDI (00000000000000000ddff5d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4dfc000000000000000000000);
! 2398 expect 00
SDR 192 TDI (00000000000000000ddff5d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4f54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4f54000000000000000000000);
! 2399 expect 00
SDR 192 TDI (00000000000000000ddff5d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4f5c000000000000000000000);
! 239a expect 00
SDR 192 TDI (00000000000000000ddff5d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4f74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4f74000000000000000000000);
! 239b expect 00
SDR 192 TDI (00000000000000000ddff5d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4f7c000000000000000000000);
! 239c expect 00
SDR 192 TDI (00000000000000000ddff5d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4fd4000000000000000000000);
! 239d expect 00
SDR 192 TDI (00000000000000000ddff5d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4fdc000000000000000000000);
! 239e expect 00
SDR 192 TDI (00000000000000000ddff5d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4ff4000000000000000000000);
! 239f expect 00
SDR 192 TDI (00000000000000000ddff5d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5d4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5d4ffc000000000000000000000);
! 23a0 expect 00
SDR 192 TDI (00000000000000000ddff5dc554000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc554000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc554000000000000000000000);
! 23a1 expect 00
SDR 192 TDI (00000000000000000ddff5dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc55c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc55c000000000000000000000);
! 23a2 expect 00
SDR 192 TDI (00000000000000000ddff5dc574000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc574000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc574000000000000000000000);
! 23a3 expect 00
SDR 192 TDI (00000000000000000ddff5dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc57c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc57c000000000000000000000);
! 23a4 expect 00
SDR 192 TDI (00000000000000000ddff5dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc5d4000000000000000000000);
! 23a5 expect 00
SDR 192 TDI (00000000000000000ddff5dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc5dc000000000000000000000);
! 23a6 expect 00
SDR 192 TDI (00000000000000000ddff5dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc5f4000000000000000000000);
! 23a7 expect 00
SDR 192 TDI (00000000000000000ddff5dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc5fc000000000000000000000);
! 23a8 expect 00
SDR 192 TDI (00000000000000000ddff5dc754000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc754000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc754000000000000000000000);
! 23a9 expect 00
SDR 192 TDI (00000000000000000ddff5dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc75c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc75c000000000000000000000);
! 23aa expect 00
SDR 192 TDI (00000000000000000ddff5dc774000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc774000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc774000000000000000000000);
! 23ab expect 00
SDR 192 TDI (00000000000000000ddff5dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc77c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc77c000000000000000000000);
! 23ac expect 00
SDR 192 TDI (00000000000000000ddff5dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc7d4000000000000000000000);
! 23ad expect 00
SDR 192 TDI (00000000000000000ddff5dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc7dc000000000000000000000);
! 23ae expect 00
SDR 192 TDI (00000000000000000ddff5dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc7f4000000000000000000000);
! 23af expect 00
SDR 192 TDI (00000000000000000ddff5dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dc7fc000000000000000000000);
! 23b0 expect 00
SDR 192 TDI (00000000000000000ddff5dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcd54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcd54000000000000000000000);
! 23b1 expect 00
SDR 192 TDI (00000000000000000ddff5dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcd5c000000000000000000000);
! 23b2 expect 00
SDR 192 TDI (00000000000000000ddff5dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcd74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcd74000000000000000000000);
! 23b3 expect 00
SDR 192 TDI (00000000000000000ddff5dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcd7c000000000000000000000);
! 23b4 expect 00
SDR 192 TDI (00000000000000000ddff5dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcdd4000000000000000000000);
! 23b5 expect 00
SDR 192 TDI (00000000000000000ddff5dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcddc000000000000000000000);
! 23b6 expect 00
SDR 192 TDI (00000000000000000ddff5dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcdf4000000000000000000000);
! 23b7 expect 00
SDR 192 TDI (00000000000000000ddff5dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcdfc000000000000000000000);
! 23b8 expect 00
SDR 192 TDI (00000000000000000ddff5dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcf54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcf54000000000000000000000);
! 23b9 expect 00
SDR 192 TDI (00000000000000000ddff5dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcf5c000000000000000000000);
! 23ba expect 00
SDR 192 TDI (00000000000000000ddff5dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcf74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcf74000000000000000000000);
! 23bb expect 00
SDR 192 TDI (00000000000000000ddff5dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcf7c000000000000000000000);
! 23bc expect 00
SDR 192 TDI (00000000000000000ddff5dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcfd4000000000000000000000);
! 23bd expect 00
SDR 192 TDI (00000000000000000ddff5dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcfdc000000000000000000000);
! 23be expect 00
SDR 192 TDI (00000000000000000ddff5dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcff4000000000000000000000);
! 23bf expect 00
SDR 192 TDI (00000000000000000ddff5dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5dcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5dcffc000000000000000000000);
! 23c0 expect 00
SDR 192 TDI (00000000000000000ddff5f4554000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4554000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4554000000000000000000000);
! 23c1 expect 00
SDR 192 TDI (00000000000000000ddff5f455c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f455c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f455c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f455c000000000000000000000);
! 23c2 expect 00
SDR 192 TDI (00000000000000000ddff5f4574000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4574000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4574000000000000000000000);
! 23c3 expect 00
SDR 192 TDI (00000000000000000ddff5f457c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f457c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f457c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f457c000000000000000000000);
! 23c4 expect 00
SDR 192 TDI (00000000000000000ddff5f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f45d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f45d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f45d4000000000000000000000);
! 23c5 expect 00
SDR 192 TDI (00000000000000000ddff5f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f45dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f45dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f45dc000000000000000000000);
! 23c6 expect 00
SDR 192 TDI (00000000000000000ddff5f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f45f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f45f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f45f4000000000000000000000);
! 23c7 expect 00
SDR 192 TDI (00000000000000000ddff5f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f45fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f45fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f45fc000000000000000000000);
! 23c8 expect 00
SDR 192 TDI (00000000000000000ddff5f4754000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4754000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4754000000000000000000000);
! 23c9 expect 00
SDR 192 TDI (00000000000000000ddff5f475c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f475c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f475c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f475c000000000000000000000);
! 23ca expect 00
SDR 192 TDI (00000000000000000ddff5f4774000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4774000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4774000000000000000000000);
! 23cb expect 00
SDR 192 TDI (00000000000000000ddff5f477c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f477c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f477c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f477c000000000000000000000);
! 23cc expect 00
SDR 192 TDI (00000000000000000ddff5f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f47d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f47d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f47d4000000000000000000000);
! 23cd expect 00
SDR 192 TDI (00000000000000000ddff5f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f47dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f47dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f47dc000000000000000000000);
! 23ce expect 00
SDR 192 TDI (00000000000000000ddff5f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f47f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f47f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f47f4000000000000000000000);
! 23cf expect 00
SDR 192 TDI (00000000000000000ddff5f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f47fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f47fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f47fc000000000000000000000);
! 23d0 expect 00
SDR 192 TDI (00000000000000000ddff5f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4d54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4d54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4d54000000000000000000000);
! 23d1 expect 00
SDR 192 TDI (00000000000000000ddff5f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4d5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4d5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4d5c000000000000000000000);
! 23d2 expect 00
SDR 192 TDI (00000000000000000ddff5f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4d74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4d74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4d74000000000000000000000);
! 23d3 expect 00
SDR 192 TDI (00000000000000000ddff5f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4d7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4d7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4d7c000000000000000000000);
! 23d4 expect 00
SDR 192 TDI (00000000000000000ddff5f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4dd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4dd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4dd4000000000000000000000);
! 23d5 expect 00
SDR 192 TDI (00000000000000000ddff5f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4ddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4ddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4ddc000000000000000000000);
! 23d6 expect 00
SDR 192 TDI (00000000000000000ddff5f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4df4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4df4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4df4000000000000000000000);
! 23d7 expect 00
SDR 192 TDI (00000000000000000ddff5f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4dfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4dfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4dfc000000000000000000000);
! 23d8 expect 00
SDR 192 TDI (00000000000000000ddff5f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4f54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4f54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4f54000000000000000000000);
! 23d9 expect 00
SDR 192 TDI (00000000000000000ddff5f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4f5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4f5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4f5c000000000000000000000);
! 23da expect 00
SDR 192 TDI (00000000000000000ddff5f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4f74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4f74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4f74000000000000000000000);
! 23db expect 00
SDR 192 TDI (00000000000000000ddff5f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4f7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4f7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4f7c000000000000000000000);
! 23dc expect 00
SDR 192 TDI (00000000000000000ddff5f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4fd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4fd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4fd4000000000000000000000);
! 23dd expect 00
SDR 192 TDI (00000000000000000ddff5f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4fdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4fdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4fdc000000000000000000000);
! 23de expect 00
SDR 192 TDI (00000000000000000ddff5f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4ff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4ff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4ff4000000000000000000000);
! 23df expect 00
SDR 192 TDI (00000000000000000ddff5f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4ffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5f4ffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5f4ffc000000000000000000000);
! 23e0 expect 00
SDR 192 TDI (00000000000000000ddff5fc554000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc554000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc554000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc554000000000000000000000);
! 23e1 expect 00
SDR 192 TDI (00000000000000000ddff5fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc55c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc55c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc55c000000000000000000000);
! 23e2 expect 00
SDR 192 TDI (00000000000000000ddff5fc574000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc574000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc574000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc574000000000000000000000);
! 23e3 expect 00
SDR 192 TDI (00000000000000000ddff5fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc57c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc57c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc57c000000000000000000000);
! 23e4 expect 00
SDR 192 TDI (00000000000000000ddff5fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc5d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc5d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc5d4000000000000000000000);
! 23e5 expect 00
SDR 192 TDI (00000000000000000ddff5fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc5dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc5dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc5dc000000000000000000000);
! 23e6 expect 00
SDR 192 TDI (00000000000000000ddff5fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc5f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc5f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc5f4000000000000000000000);
! 23e7 expect 00
SDR 192 TDI (00000000000000000ddff5fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc5fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc5fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc5fc000000000000000000000);
! 23e8 expect 00
SDR 192 TDI (00000000000000000ddff5fc754000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc754000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc754000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc754000000000000000000000);
! 23e9 expect 00
SDR 192 TDI (00000000000000000ddff5fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc75c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc75c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc75c000000000000000000000);
! 23ea expect 00
SDR 192 TDI (00000000000000000ddff5fc774000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc774000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc774000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc774000000000000000000000);
! 23eb expect 00
SDR 192 TDI (00000000000000000ddff5fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc77c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc77c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc77c000000000000000000000);
! 23ec expect 00
SDR 192 TDI (00000000000000000ddff5fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc7d4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc7d4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc7d4000000000000000000000);
! 23ed expect 00
SDR 192 TDI (00000000000000000ddff5fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc7dc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc7dc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc7dc000000000000000000000);
! 23ee expect 00
SDR 192 TDI (00000000000000000ddff5fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc7f4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc7f4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc7f4000000000000000000000);
! 23ef expect 00
SDR 192 TDI (00000000000000000ddff5fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc7fc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fc7fc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fc7fc000000000000000000000);
! 23f0 expect 00
SDR 192 TDI (00000000000000000ddff5fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcd54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcd54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcd54000000000000000000000);
! 23f1 expect 00
SDR 192 TDI (00000000000000000ddff5fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcd5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcd5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcd5c000000000000000000000);
! 23f2 expect 00
SDR 192 TDI (00000000000000000ddff5fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcd74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcd74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcd74000000000000000000000);
! 23f3 expect 00
SDR 192 TDI (00000000000000000ddff5fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcd7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcd7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcd7c000000000000000000000);
! 23f4 expect 00
SDR 192 TDI (00000000000000000ddff5fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcdd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcdd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcdd4000000000000000000000);
! 23f5 expect 00
SDR 192 TDI (00000000000000000ddff5fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcddc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcddc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcddc000000000000000000000);
! 23f6 expect 00
SDR 192 TDI (00000000000000000ddff5fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcdf4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcdf4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcdf4000000000000000000000);
! 23f7 expect 00
SDR 192 TDI (00000000000000000ddff5fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcdfc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcdfc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcdfc000000000000000000000);
! 23f8 expect 00
SDR 192 TDI (00000000000000000ddff5fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcf54000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcf54000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcf54000000000000000000000);
! 23f9 expect 00
SDR 192 TDI (00000000000000000ddff5fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcf5c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcf5c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcf5c000000000000000000000);
! 23fa expect 00
SDR 192 TDI (00000000000000000ddff5fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcf74000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcf74000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcf74000000000000000000000);
! 23fb expect 00
SDR 192 TDI (00000000000000000ddff5fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcf7c000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcf7c000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcf7c000000000000000000000);
! 23fc expect 00
SDR 192 TDI (00000000000000000ddff5fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcfd4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcfd4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcfd4000000000000000000000);
! 23fd expect 00
SDR 192 TDI (00000000000000000ddff5fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcfdc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcfdc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcfdc000000000000000000000);
! 23fe expect 00
SDR 192 TDI (00000000000000000ddff5fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcff4000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcff4000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcff4000000000000000000000);
! 23ff expect 00
SDR 192 TDI (00000000000000000ddff5fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcffc000000000000000000000);
SDR 192 TDI (0000000000000000055ff5fcffc000000000000000000000) TDO(000000000000000000000000000000000000000000000000) MASK(0000000000000000000000000000000015500000000000a8);
SDR 192 TDI (00000000000000000ddff5fcffc000000000000000000000);
!end
SDR 192 TDI (00000000000000000ddff5fcffc000000000000000000000);
