{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:44:37 2018 " "Info: Processing started: Sun Jun 03 15:44:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_16bit_2k.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo_16bit_2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_16Bit_2K-RTL " "Info: Found design unit 1: FIFO_16Bit_2K-RTL" {  } { { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16Bit_2K " "Info: Found entity 1: FIFO_16Bit_2K" {  } { { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb2_sdram_project.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file usb2_sdram_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB2_SDRAM_Project-RTL " "Info: Found design unit 1: USB2_SDRAM_Project-RTL" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB2_SDRAM_Project " "Info: Found entity 1: USB2_SDRAM_Project" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_Controller-RTL " "Info: Found design unit 1: SDRAM_Controller-RTL" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Info: Found entity 1: SDRAM_Controller" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-RTL " "Info: Found design unit 1: Controller-RTL" {  } { { "Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_core-SYN " "Info: Found design unit 1: pll_core-SYN" {  } { { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_Core " "Info: Found entity 1: PLL_Core" {  } { { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKGen-RTL " "Info: Found design unit 1: CLKGen-RTL" {  } { { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLKGen " "Info: Found entity 1: CLKGen" {  } { { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_core-SYN " "Info: Found design unit 1: fifo_core-SYN" {  } { { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Core " "Info: Found entity 1: FIFO_Core" {  } { { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enfilter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file enfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encode_Filter-RTL " "Info: Found design unit 1: Encode_Filter-RTL" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Encode_Filter " "Info: Found entity 1: Encode_Filter" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_4x.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file encode_4x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encode_4x-RTL " "Info: Found design unit 1: Encode_4x-RTL" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Encode_4x " "Info: Found entity 1: Encode_4x" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcheck.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ledcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Check-RTL " "Info: Found design unit 1: LED_Check-RTL" {  } { { "LEDCheck.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED_Check " "Info: Found entity 1: LED_Check" {  } { { "LEDCheck.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodecp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file encodecp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encode_CP-RTL " "Info: Found design unit 1: Encode_CP-RTL" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Encode_CP " "Info: Found entity 1: Encode_CP" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "USB2_SDRAM_Project " "Info: Elaborating entity \"USB2_SDRAM_Project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Laser_En USB2_SDRAM_Project.vhd(33) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(33): used implicit default value for signal \"Laser_En\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Laser_ST USB2_SDRAM_Project.vhd(34) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(34): used implicit default value for signal \"Laser_ST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Laser_Clk USB2_SDRAM_Project.vhd(35) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(35): used implicit default value for signal \"Laser_Clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_RD_CP USB2_SDRAM_Project.vhd(261) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(261): used implicit default value for signal \"FIFO_RD_CP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 261 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EMPTY_tt USB2_SDRAM_Project.vhd(263) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(263): object \"EMPTY_tt\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDRAMEMPTY_tt USB2_SDRAM_Project.vhd(264) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(264): object \"SDRAMEMPTY_tt\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_Out_en USB2_SDRAM_Project.vhd(275) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(275): object \"EN_Out_en\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rEncode_Delay USB2_SDRAM_Project.vhd(276) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(276): object \"rEncode_Delay\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CPU_Read_4_t USB2_SDRAM_Project.vhd(290) " "Warning (10541): VHDL Signal Declaration warning at USB2_SDRAM_Project.vhd(290): used implicit default value for signal \"CPU_Read_4_t\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 290 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rMode_Sel USB2_SDRAM_Project.vhd(291) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(291): object \"rMode_Sel\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLaser_Data USB2_SDRAM_Project.vhd(293) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(293): object \"rLaser_Data\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLaser_En USB2_SDRAM_Project.vhd(294) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(294): object \"rLaser_En\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLaser_Set USB2_SDRAM_Project.vhd(295) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(295): object \"rLaser_Set\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_Laser_CP USB2_SDRAM_Project.vhd(296) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(296): object \"CPU_Laser_CP\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRam_Addr_Clr USB2_SDRAM_Project.vhd(299) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(299): object \"rRam_Addr_Clr\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRam_Read_T USB2_SDRAM_Project.vhd(300) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(300): object \"rRam_Read_T\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_Laser_CP USB2_SDRAM_Project.vhd(304) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(304): object \"EN_Laser_CP\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_Laser_STR USB2_SDRAM_Project.vhd(305) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(305): object \"EN_Laser_STR\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_Laser_RD USB2_SDRAM_Project.vhd(306) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(306): object \"EN_Laser_RD\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Read_1_t USB2_SDRAM_Project.vhd(401) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(401): signal \"CPU_Read_1_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Read_2_t USB2_SDRAM_Project.vhd(402) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(402): signal \"CPU_Read_2_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Read_3_t USB2_SDRAM_Project.vhd(403) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(403): signal \"CPU_Read_3_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Read_4_t USB2_SDRAM_Project.vhd(404) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(404): signal \"CPU_Read_4_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_1 USB2_SDRAM_Project.vhd(414) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(414): signal \"CPU_Command_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(416) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(416): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(419) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(419): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(422) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_3 USB2_SDRAM_Project.vhd(422) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal \"CPU_Command_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_4 USB2_SDRAM_Project.vhd(422) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(422): signal \"CPU_Command_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(425) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_3 USB2_SDRAM_Project.vhd(425) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal \"CPU_Command_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_4 USB2_SDRAM_Project.vhd(425) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(425): signal \"CPU_Command_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(431) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(431): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_Counter USB2_SDRAM_Project.vhd(434) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(434): signal \"EN_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_Counter USB2_SDRAM_Project.vhd(435) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(435): signal \"EN_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN_Counter USB2_SDRAM_Project.vhd(436) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(436): signal \"EN_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(439) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(439): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_3 USB2_SDRAM_Project.vhd(439) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(439): signal \"CPU_Command_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(442) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(442): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_3 USB2_SDRAM_Project.vhd(442) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(442): signal \"CPU_Command_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Command_2 USB2_SDRAM_Project.vhd(463) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(463): signal \"CPU_Command_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Check_Led USB2_SDRAM_Project.vhd(466) " "Warning (10492): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(466): signal \"Check_Led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_DIV USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"EN_DIV\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_Conter_Min USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"EN_Conter_Min\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_Conter_Max USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"EN_Conter_Max\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_Clr USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"EN_Clr\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rEncode_Word USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"rEncode_Word\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_Read_1_t USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"CPU_Read_1_t\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_Read_2_t USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"CPU_Read_2_t\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_Read_3_t USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"CPU_Read_3_t\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Check_Led USB2_SDRAM_Project.vhd(411) " "Warning (10631): VHDL Process Statement warning at USB2_SDRAM_Project.vhd(411): inferring latch(es) for signal or variable \"Check_Led\", which holds its previous value in one or more paths through the process" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "CPU_Read_4 USB2_SDRAM_Project.vhd(286) " "Warning (10873): Using initial value X (don't care) for net \"CPU_Read_4\" at USB2_SDRAM_Project.vhd(286)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 286 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Check_Led\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"Check_Led\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_3_t\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_3_t\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_2_t\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_2_t\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Read_1_t\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"CPU_Read_1_t\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rEncode_Word\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"rEncode_Word\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Clr USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Clr\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[8\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[8\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[9\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[9\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[10\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[10\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[11\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[11\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[12\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[12\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[13\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[13\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[14\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[14\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[15\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[15\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[16\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[16\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[17\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[17\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[18\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[18\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[19\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[19\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[20\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[20\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[21\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[21\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[22\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[22\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Max\[23\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Max\[23\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[8\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[8\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[9\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[9\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[10\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[10\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[11\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[11\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[12\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[12\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[13\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[13\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[14\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[14\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[15\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[15\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[16\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[16\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[17\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[17\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[18\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[18\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[19\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[19\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[20\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[20\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[21\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[21\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[22\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[22\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_Conter_Min\[23\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_Conter_Min\[23\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[0\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[0\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[1\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[1\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[2\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[2\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[3\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[3\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[4\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[4\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[5\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[5\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[6\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[6\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_DIV\[7\] USB2_SDRAM_Project.vhd(411) " "Info (10041): Inferred latch for \"EN_DIV\[7\]\" at USB2_SDRAM_Project.vhd(411)" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKGen CLKGen:U0 " "Info: Elaborating entity \"CLKGen\" for hierarchy \"CLKGen:U0\"" {  } { { "USB2_SDRAM_Project.vhd" "U0" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 484 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Core CLKGen:U0\|PLL_Core:U0 " "Info: Elaborating entity \"PLL_Core\" for hierarchy \"CLKGen:U0\|PLL_Core:U0\"" {  } { { "CLKGen.vhd" "U0" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\"" {  } { { "PLL_Core.vhd" "altpll_component" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\"" {  } { { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Instantiated megafunction \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Info: Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Info: Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 8 " "Info: Parameter \"clk1_divide_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Info: Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Info: Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_Core " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_Core\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_core_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_core_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Core_altpll " "Info: Found entity 1: PLL_Core_altpll" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Core_altpll CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated " "Info: Elaborating entity \"PLL_Core_altpll\" for hierarchy \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16Bit_2K FIFO_16Bit_2K:U1 " "Info: Elaborating entity \"FIFO_16Bit_2K\" for hierarchy \"FIFO_16Bit_2K:U1\"" {  } { { "USB2_SDRAM_Project.vhd" "U1" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Core FIFO_16Bit_2K:U1\|FIFO_Core:U0 " "Info: Elaborating entity \"FIFO_Core\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\"" {  } { { "FIFO_16Bit_2K.vhd" "U0" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\"" {  } { { "FIFO_Core.vhd" "dcfifo_component" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\"" {  } { { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d7n1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_d7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d7n1 " "Info: Found entity 1: dcfifo_d7n1" {  } { { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d7n1 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated " "Info: Elaborating entity \"dcfifo_d7n1\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Info: Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_d7n1.tdf" "rdptr_g_gray2bin" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Info: Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_graycounter_777:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_777\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_d7n1.tdf" "rdptr_g1p" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Info: Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_3lc\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_d7n1.tdf" "wrptr_g1p" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gm31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gm31 " "Info: Found entity 1: altsyncram_gm31" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gm31 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram " "Info: Elaborating entity \"altsyncram_gm31\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\"" {  } { { "db/dcfifo_d7n1.tdf" "fifo_ram" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:rs_brp " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_d7n1.tdf" "rs_brp" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_d7n1.tdf" "rs_dgwp" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_re9:dffpipe13 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe13" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Info: Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_d7n1.tdf" "ws_dgrp" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Info: Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15 " "Info: Elaborating entity \"dffpipe_se9\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe15" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Info: Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/cmpr_c66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_c66\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_d7n1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 91 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_d7n1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 99 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U2 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:U2\"" {  } { { "USB2_SDRAM_Project.vhd" "U2" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Controller SDRAM_Controller:U3 " "Info: Elaborating entity \"SDRAM_Controller\" for hierarchy \"SDRAM_Controller:U3\"" {  } { { "USB2_SDRAM_Project.vhd" "U3" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 525 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encode_Filter Encode_Filter:U6 " "Info: Elaborating entity \"Encode_Filter\" for hierarchy \"Encode_Filter:U6\"" {  } { { "USB2_SDRAM_Project.vhd" "U6" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 595 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dfilter5 ENFilter.vhd(26) " "Warning (10492): VHDL Process Statement warning at ENFilter.vhd(26): signal \"dfilter5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D ENFilter.vhd(26) " "Warning (10492): VHDL Process Statement warning at ENFilter.vhd(26): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dfilter5 ENFilter.vhd(28) " "Warning (10492): VHDL Process Statement warning at ENFilter.vhd(28): signal \"dfilter5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_t ENFilter.vhd(34) " "Warning (10492): VHDL Process Statement warning at ENFilter.vhd(34): signal \"Q_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q_t ENFilter.vhd(24) " "Warning (10631): VHDL Process Statement warning at ENFilter.vhd(24): inferring latch(es) for signal or variable \"Q_t\", which holds its previous value in one or more paths through the process" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_t ENFilter.vhd(24) " "Info (10041): Inferred latch for \"Q_t\" at ENFilter.vhd(24)" {  } { { "ENFilter.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/ENFilter.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encode_4x Encode_4x:U8 " "Info: Elaborating entity \"Encode_4x\" for hierarchy \"Encode_4x:U8\"" {  } { { "USB2_SDRAM_Project.vhd" "U8" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 613 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Counter Encode_4x.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at Encode_4x.vhd(13): used implicit default value for signal \"Counter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_A_Delay Encode_4x.vhd(42) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(42): signal \"En_A_Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_A Encode_4x.vhd(42) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(42): signal \"En_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_B_Delay Encode_4x.vhd(43) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(43): signal \"En_B_Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_B Encode_4x.vhd(43) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(43): signal \"En_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_Count_En Encode_4x.vhd(52) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(52): signal \"En_Count_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "En_Count_Dir Encode_4x.vhd(53) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(53): signal \"En_Count_Dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div_Counter Encode_4x.vhd(54) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(54): signal \"Div_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div Encode_4x.vhd(54) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(54): signal \"Div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(56) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(56): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(58) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Min Encode_4x.vhd(58) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal \"CN_Min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Max Encode_4x.vhd(58) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(58): signal \"CN_Max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div_Counter Encode_4x.vhd(62) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(62): signal \"Div_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div_Counter Encode_4x.vhd(65) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(65): signal \"Div_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div Encode_4x.vhd(66) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(66): signal \"Div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(67) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(67): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(69) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Min Encode_4x.vhd(69) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal \"CN_Min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Max Encode_4x.vhd(69) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(69): signal \"CN_Max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div_Counter Encode_4x.vhd(73) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(73): signal \"Div_Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cInt_t Encode_4x.vhd(79) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(79): signal \"cInt_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter_t Encode_4x.vhd(84) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal \"Counter_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Min Encode_4x.vhd(84) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal \"CN_Min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CN_Max Encode_4x.vhd(84) " "Warning (10492): VHDL Process Statement warning at Encode_4x.vhd(84): signal \"CN_Max\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Counter_t Encode_4x.vhd(46) " "Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable \"Counter_t\", which holds its previous value in one or more paths through the process" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Div_Counter Encode_4x.vhd(46) " "Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable \"Div_Counter\", which holds its previous value in one or more paths through the process" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cInt_t Encode_4x.vhd(46) " "Warning (10631): VHDL Process Statement warning at Encode_4x.vhd(46): inferring latch(es) for signal or variable \"cInt_t\", which holds its previous value in one or more paths through the process" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cInt_t Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"cInt_t\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[0\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[0\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[1\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[1\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[2\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[2\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[3\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[3\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[4\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[4\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[5\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[5\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[6\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[6\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Div_Counter\[7\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Div_Counter\[7\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[0\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[0\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[1\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[1\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[2\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[2\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[3\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[3\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[4\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[4\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[5\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[5\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[6\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[6\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[7\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[7\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[8\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[8\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[9\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[9\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[10\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[10\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[11\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[11\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[12\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[12\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[13\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[13\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[14\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[14\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[15\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[15\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[16\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[16\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[17\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[17\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[18\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[18\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[19\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[19\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[20\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[20\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[21\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[21\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[22\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[22\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter_t\[23\] Encode_4x.vhd(46) " "Info (10041): Inferred latch for \"Counter_t\[23\]\" at Encode_4x.vhd(46)" {  } { { "Encode_4x.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Encode_4x.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Check LED_Check:U9 " "Info: Elaborating entity \"LED_Check\" for hierarchy \"LED_Check:U9\"" {  } { { "USB2_SDRAM_Project.vhd" "U9" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 629 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encode_CP Encode_CP:U10 " "Info: Elaborating entity \"Encode_CP\" for hierarchy \"Encode_CP:U10\"" {  } { { "USB2_SDRAM_Project.vhd" "U10" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 638 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Word EncodeCP.vhd(30) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(30): signal \"Word\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rWord EncodeCP.vhd(34) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(34): signal \"rWord\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(35) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(35): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(39) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(39): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(43) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(43): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(48) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(48): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(52) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(52): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Delay EncodeCP.vhd(53) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(53): signal \"Delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rWord EncodeCP.vhd(55) " "Warning (10492): VHDL Process Statement warning at EncodeCP.vhd(55): signal \"rWord\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rWord EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"rWord\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Delay EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"Delay\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "STR EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"STR\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CP EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"CP\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD EncodeCP.vhd(27) " "Warning (10631): VHDL Process Statement warning at EncodeCP.vhd(27): inferring latch(es) for signal or variable \"RD\", which holds its previous value in one or more paths through the process" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"RD\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CP EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"CP\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STR EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"STR\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[0\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[0\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[1\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[1\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[2\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[2\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[3\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[3\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[4\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[4\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[5\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[5\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[6\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[6\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Delay\[7\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"Delay\[7\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[0\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[0\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[1\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[1\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[2\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[2\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[3\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[3\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[4\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[4\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[5\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[5\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[6\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[6\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWord\[7\] EncodeCP.vhd(27) " "Info (10041): Inferred latch for \"rWord\[7\]\" at EncodeCP.vhd(27)" {  } { { "EncodeCP.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/EncodeCP.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd" 16 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 23 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 24 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 25 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 26 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 27 -1 0 } } { "Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/Controller.vhd" 44 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_3lc.tdf" 47 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 64 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 68 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_777.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/a_graycounter_777.tdf" 47 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[0\] CPU_Read_1\[0\]~_emulated CPU_Read_1\[0\]~latch " "Warning (13310): Register \"CPU_Read_1\[0\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[0\]~_emulated\" and latch \"CPU_Read_1\[0\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[1\] CPU_Read_1\[1\]~_emulated CPU_Read_1\[1\]~latch " "Warning (13310): Register \"CPU_Read_1\[1\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[1\]~_emulated\" and latch \"CPU_Read_1\[1\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[2\] CPU_Read_1\[2\]~_emulated CPU_Read_1\[2\]~latch " "Warning (13310): Register \"CPU_Read_1\[2\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[2\]~_emulated\" and latch \"CPU_Read_1\[2\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[3\] CPU_Read_1\[3\]~_emulated CPU_Read_1\[3\]~latch " "Warning (13310): Register \"CPU_Read_1\[3\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[3\]~_emulated\" and latch \"CPU_Read_1\[3\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[4\] CPU_Read_1\[4\]~_emulated CPU_Read_1\[4\]~latch " "Warning (13310): Register \"CPU_Read_1\[4\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[4\]~_emulated\" and latch \"CPU_Read_1\[4\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[5\] CPU_Read_1\[5\]~_emulated CPU_Read_1\[5\]~latch " "Warning (13310): Register \"CPU_Read_1\[5\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[5\]~_emulated\" and latch \"CPU_Read_1\[5\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[6\] CPU_Read_1\[6\]~_emulated CPU_Read_1\[6\]~latch " "Warning (13310): Register \"CPU_Read_1\[6\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[6\]~_emulated\" and latch \"CPU_Read_1\[6\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU_Read_1\[7\] CPU_Read_1\[7\]~_emulated CPU_Read_1\[7\]~latch " "Warning (13310): Register \"CPU_Read_1\[7\]\" is converted into an equivalent circuit using register \"CPU_Read_1\[7\]~_emulated\" and latch \"CPU_Read_1\[7\]~latch\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SLWR VCC " "Warning (13410): Pin \"SLWR\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Laser_En GND " "Warning (13410): Pin \"Laser_En\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Laser_ST GND " "Warning (13410): Pin \"Laser_ST\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Laser_Clk GND " "Warning (13410): Pin \"Laser_Clk\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CKE0 VCC " "Warning (13410): Pin \"CKE0\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CSn0 GND " "Warning (13410): Pin \"CSn0\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CKE1 VCC " "Warning (13410): Pin \"CKE1\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "CSn1 GND " "Warning (13410): Pin \"CSn1\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 14 " "Info: 14 registers lost all their fanouts during netlist optimizations. The first 14 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[11\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_brp\|dffe12a\[11\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_brp\|dffe12a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[11\] " "Info: Register \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_brp\|dffe12a\[11\] " "Info: Register \"FIFO_16Bit_2K:U1\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_brp\|dffe12a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[0\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[1\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[2\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[3\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[4\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[5\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[6\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[7\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[8\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[9\] " "Info: Register \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe12a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 " "Info: Adding node \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAGB " "Warning (15610): No output dependent on input pin \"FLAGB\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Laser_On " "Warning (15610): No output dependent on input pin \"Laser_On\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encode_A " "Warning (15610): No output dependent on input pin \"Encode_A\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Encode_B " "Warning (15610): No output dependent on input pin \"Encode_B\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "998 " "Info: Implemented 998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Info: Implemented 69 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Info: Implemented 40 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "830 " "Info: Implemented 830 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Info: Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:44:45 2018 " "Info: Processing ended: Sun Jun 03 15:44:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
