Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Wed Feb 18 14:16:40 2026
| Host              : RMP-RESEARCH4 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_clock_utilization -file Redesign_wrapper_clock_utilization_routed.rpt
| Design            : Redesign_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Clock Region Cell Placement per Global Clock: Region X1Y0
26. Clock Region Cell Placement per Global Clock: Region X2Y0
27. Clock Region Cell Placement per Global Clock: Region X3Y0
28. Clock Region Cell Placement per Global Clock: Region X1Y1
29. Clock Region Cell Placement per Global Clock: Region X2Y1
30. Clock Region Cell Placement per Global Clock: Region X3Y1
31. Clock Region Cell Placement per Global Clock: Region X1Y2
32. Clock Region Cell Placement per Global Clock: Region X2Y2
33. Clock Region Cell Placement per Global Clock: Region X3Y2
34. Clock Region Cell Placement per Global Clock: Region X0Y3
35. Clock Region Cell Placement per Global Clock: Region X1Y3
36. Clock Region Cell Placement per Global Clock: Region X2Y3
37. Clock Region Cell Placement per Global Clock: Region X3Y3
38. Clock Region Cell Placement per Global Clock: Region X0Y4
39. Clock Region Cell Placement per Global Clock: Region X1Y4
40. Clock Region Cell Placement per Global Clock: Region X2Y4
41. Clock Region Cell Placement per Global Clock: Region X3Y4
42. Clock Region Cell Placement per Global Clock: Region X0Y5
43. Clock Region Cell Placement per Global Clock: Region X1Y5
44. Clock Region Cell Placement per Global Clock: Region X2Y5
45. Clock Region Cell Placement per Global Clock: Region X3Y5
46. Clock Region Cell Placement per Global Clock: Region X0Y6
47. Clock Region Cell Placement per Global Clock: Region X1Y6
48. Clock Region Cell Placement per Global Clock: Region X2Y6
49. Clock Region Cell Placement per Global Clock: Region X3Y6

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   16 |       116 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       168 |   0 |            0 |      0 |
| BUFG_PS    |    1 |        72 |   0 |            0 |      0 |
| MMCM       |    0 |         4 |   0 |            0 |      0 |
| PLL        |    0 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                                                                                                                                                                           | Net                                                                                                                                                                         |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y58 | X1Y2         | X1Y3 |                   |                  |                25 |      167601 |               0 |        6.000 | clk_pl_0 | Redesign_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                    | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                   |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y76  | X3Y3         | X3Y3 | n/a               |                  |                 7 |           0 |            1676 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/q0[31]_i_1__11_bufg_place/O                       | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                                     |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y88  | X3Y3         | X3Y3 | n/a               |                  |                12 |           0 |            1088 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/q0[31]_i_1_bufg_place/O                           | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                                  |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y87  | X3Y3         | X3Y3 | n/a               |                  |                16 |           0 |            1216 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/q1[31]_i_1__0_bufg_place/O                            | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                               |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y86  | X3Y3         | X3Y3 | n/a               |                  |                16 |           0 |            6976 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/q1[31]_i_1_bufg_place/O                               | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                                |
| g5        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y74  | X3Y3         | X3Y3 | n/a               |                  |                16 |           0 |            8192 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2_reg_bufg_place/O              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2                      |
| g6        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y81  | X3Y3         | X3Y3 | n/a               |                  |                 9 |           0 |            2328 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3_reg_bufg_place/O              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3                      |
| g7        | src7      | BUFGCE/O        | None       | BUFGCE_X0Y78  | X3Y3         | X3Y3 | n/a               |                  |                 9 |           0 |            1024 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/empty_827_fu_2522[31]_i_1_bufg_place/O                | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                                    |
| g8        | src8      | BUFGCE/O        | None       | BUFGCE_X0Y72  | X3Y3         | X3Y3 | n/a               |                  |                 9 |           0 |            4096 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/q0[15]_i_1_bufg_place/O                  | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0                   |
| g9        | src9      | BUFGCE/O        | None       | BUFGCE_X0Y80  | X3Y3         | X3Y3 | n/a               |                  |                11 |           0 |            8192 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_229_load309_fu_928[31]_i_1_bufg_place/O | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440           |
| g10       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y26  | X3Y1         | X3Y1 | n/a               |                  |                 2 |           0 |            1024 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_reg[31]_bufg_place/O                                                                                 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_state32                                                                                     |
| g11       | src11     | BUFGCE/O        | None       | BUFGCE_X0Y61  | X3Y2         | X3Y2 | n/a               |                  |                 6 |           0 |            1824 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/q0[15]_i_1__2_bufg_place/O             | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2 |
| g12       | src12     | BUFGCE/O        | None       | BUFGCE_X0Y55  | X3Y2         | X3Y2 | n/a               |                  |                 6 |           0 |            2272 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/q0[15]_i_1__1_bufg_place/O             | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0          |
| g13       | src13     | BUFGCE/O        | None       | BUFGCE_X0Y51  | X3Y2         | X3Y2 | n/a               |                  |                 7 |           0 |            4096 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/q0[15]_i_1__0_bufg_place/O                            | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0]                                         |
| g14       | src14     | BUFGCE/O        | None       | BUFGCE_X0Y25  | X3Y1         | X3Y1 | n/a               |                  |                 7 |           0 |            4096 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_10982[15]_i_1_bufg_place/O                                                                                 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                                                             |
| g15       | src15     | BUFGCE/O        | None       | BUFGCE_X0Y44  | X3Y1         | X3Y1 | n/a               |                  |                 7 |           0 |            4160 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/ap_CS_fsm_reg[134]_bufg_place/O                                                                                | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                                                                |
| g16       | src16     | BUFGCE/O        | None       | BUFGCE_X0Y84  | X3Y3         | X3Y3 | n/a               |                  |                 7 |           0 |            2039 |          n/a | n/a      | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/tmp_product_i_1_bufg_place/O                                                                                  | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                                         |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site          | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                                                                                                                                | Net                                                                                                                                                                                    |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]    | None       | PS8_X0Y0      | X0Y0         |           1 |               0 |               6.000 | clk_pl_0     | Redesign_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                                                                          | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                 |
| src1      | g1        | LUT5/O          | None       | SLICE_X55Y284 | X1Y4         |           1 |            1096 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/q0[31]_i_1__11/O                       | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197_bufg_place                                     |
| src2      | g2        | LUT6/O          | None       | SLICE_X59Y265 | X2Y4         |           1 |              34 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/q0[31]_i_1/O                           | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0_bufg_place                                  |
| src3      | g3        | LUT2/O          | None       | SLICE_X62Y234 | X2Y3         |           1 |               0 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/q1[31]_i_1__0/O                            | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1_bufg_place                               |
| src4      | g4        | LUT2/O          | None       | SLICE_X56Y279 | X2Y4         |           1 |              18 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/q1[31]_i_1/O                               | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1_bufg_place                                |
| src5      | g5        | FDRE/Q          | None       | SLICE_X54Y276 | X1Y4         |           1 |               0 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2_reg/Q              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2_bufg_place                      |
| src6      | g6        | FDRE/Q          | None       | SLICE_X96Y180 | X3Y3         |           1 |               8 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3_reg/Q              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3_bufg_place                      |
| src7      | g7        | LUT2/O          | None       | SLICE_X62Y332 | X2Y5         |           1 |            1450 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/empty_827_fu_2522[31]_i_1/O                | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in_bufg_place                                    |
| src8      | g8        | LUT4/O          | None       | SLICE_X63Y225 | X2Y3         |           1 |              36 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/q0[15]_i_1/O                  | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0_bufg_place                   |
| src9      | g9        | LUT3/O          | None       | SLICE_X62Y237 | X2Y3         |           1 |               0 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_229_load309_fu_928[31]_i_1/O | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440_bufg_place           |
| src10     | g10       | FDRE/Q          | None       | SLICE_X57Y36  | X2Y0         |           1 |               0 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_reg[31]/Q                                                                                 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_state32_bufg_place                                                                                     |
| src11     | g11       | LUT6/O          | None       | SLICE_X62Y105 | X2Y1         |           1 |             114 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/q0[15]_i_1__2/O             | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2_bufg_place |
| src12     | g12       | LUT6/O          | None       | SLICE_X62Y105 | X2Y1         |           1 |             142 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/q0[15]_i_1__1/O             | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0_bufg_place          |
| src13     | g13       | LUT5/O          | None       | SLICE_X72Y124 | X2Y2         |           1 |               0 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/q0[15]_i_1__0/O                            | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0]_bufg_place                                         |
| src14     | g14       | LUT2/O          | None       | SLICE_X48Y77  | X1Y1         |           1 |               0 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_10982[15]_i_1/O                                                                                 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767_bufg_place                                                                                             |
| src15     | g15       | FDRE/Q          | None       | SLICE_X53Y47  | X1Y0         |           1 |               0 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/ap_CS_fsm_reg[134]/Q                                                                                | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local_bufg_place                                                                                |
| src16     | g16       | LUT2/O          | None       | SLICE_X50Y249 | X1Y4         |           1 |              30 |                     |              | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/tmp_product_i_1/O                                                                                  | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0_bufg_place                                                                                         |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     1 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y1              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     4 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |    24 |     0 |     0 |     0 |     0 |
| X2Y2              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     7 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y3              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |    13 |    24 |    10 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y4              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y4              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |    11 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y5              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y5              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     9 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y6              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y6              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     8 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      2 |      24 |   6776 |   19200 |    248 |    5280 |     10 |      48 |      9 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |   2935 |   20160 |      4 |    5280 |      5 |      72 |     17 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      4 |      24 |   6958 |   19200 |   1059 |    5280 |     22 |      48 |      6 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      4 |      24 |   5423 |   20160 |    340 |    5280 |      9 |      72 |     24 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |      4 |      24 |    498 |   19200 |     96 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      7 |      24 |   8233 |   19200 |   1827 |    5280 |     13 |      48 |      8 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |      7 |      24 |   8182 |   20160 |   2495 |    5280 |     13 |      72 |     13 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |      7 |      24 |   1983 |   19200 |    536 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y3              |      6 |      24 |   1717 |   27840 |      0 |    7200 |      0 |      96 |      5 |     144 |      0 |       4 |      0 |       0 |
| X1Y3              |     12 |      24 |   6285 |   25920 |   2585 |    7200 |     30 |      72 |     99 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |     12 |      24 |   5458 |   20160 |   3121 |    5280 |     58 |      72 |     66 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |     13 |      24 |   3786 |   19200 |    299 |    4800 |     28 |      72 |      3 |      48 |      0 |       0 |      0 |       0 |
| X0Y4              |      9 |      24 |   8774 |   27840 |    868 |    7200 |     57 |      96 |     11 |     144 |      0 |       4 |      0 |       0 |
| X1Y4              |     11 |      24 |  10235 |   25920 |   1615 |    7200 |     55 |      72 |     57 |     144 |      0 |       0 |      0 |       0 |
| X2Y4              |     11 |      24 |   6717 |   20160 |   1255 |    5280 |     70 |      72 |     28 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |     11 |      24 |   6429 |   19200 |    819 |    4800 |     60 |      72 |      2 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |      7 |      24 |   9176 |   27840 |   1136 |    7200 |     86 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y5              |      7 |      24 |   7619 |   25920 |    570 |    7200 |     52 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y5              |      8 |      24 |   5238 |   20160 |    322 |    5280 |     62 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |      9 |      24 |   5280 |   19200 |    576 |    4800 |     54 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      6 |      24 |   7703 |   27840 |    808 |    7200 |     22 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y6              |      7 |      24 |   8743 |   25920 |    541 |    7200 |      4 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y6              |      7 |      24 |   5827 |   20160 |    454 |    5280 |     14 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |      8 |      24 |   5035 |   19200 |    294 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y6 |  6 |  7 |  7 |  8 |
| Y5 |  7 |  7 |  8 |  9 |
| Y4 |  9 | 11 | 11 | 11 |
| Y3 |  6 | 12 | 12 | 16 |
| Y2 |  0 |  7 |  7 |  7 |
| Y1 |  0 |  4 |  4 |  5 |
| Y0 |  0 |  2 |  2 |  1 |
+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    1 |    24 |  4.17 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y2              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X0Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y3              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |   16 |    24 | 66.67 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |   10 |    24 | 41.67 |
| X0Y4              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y4              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    8 |    24 | 33.33 |
| X0Y5              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y5              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X0Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g0        | BUFG_PS/O       | X1Y2              | clk_pl_0 |       6.000 | {0.000 3.000} | X1Y3     |      167601 |        0 |              0 |        0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+------------+--------+-------+-----------------------+
|    | X0     | X1         | X2     | X3    | HORIZONTAL PROG DELAY |
+----+--------+------------+--------+-------+-----------------------+
| Y6 |   8522 |       9286 |   6288 |  5329 |                     1 |
| Y5 |  10355 |       8218 |   5591 |  5883 |                     2 |
| Y4 |   9682 |      11939 |   8035 |  7280 |                     3 |
| Y3 |   1722 |   (R) 8985 |   8674 |  4103 |                     3 |
| Y2 |      0 |  (D) 10075 |  10697 |  2519 |                     2 |
| Y1 |      0 |       8034 |   5792 |   594 |                     1 |
| Y0 |      1 |       7038 |   2959 |     0 |                     0 |
+----+--------+------------+--------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1676 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+------+-----------+-----------------------+
|    | X0   | X1   | X2   | X3        | HORIZONTAL PROG DELAY |
+----+------+------+------+-----------+-----------------------+
| Y6 |    0 |    0 |    0 |        95 |                     0 |
| Y5 |    0 |    0 |   56 |       200 |                     0 |
| Y4 |  334 |  333 |  306 |       352 |                     0 |
| Y3 |    0 |    0 |    0 | (R) (D) 0 |                     - |
| Y2 |    0 |    0 |    0 |         0 |                     - |
| Y1 |    0 |    0 |    0 |         0 |                     - |
| Y0 |    0 |    0 |    0 |         0 |                     - |
+----+------+------+------+-----------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1088 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+-----+-----------+-----------------------+
|    | X0   | X1   | X2  | X3        | HORIZONTAL PROG DELAY |
+----+------+------+-----+-----------+-----------------------+
| Y6 |  181 |  158 |  82 |        51 |                     0 |
| Y5 |  196 |   70 |  35 |        50 |                     0 |
| Y4 |   90 |   44 |  84 |        47 |                     0 |
| Y3 |    0 |    0 |   0 | (R) (D) 0 |                     - |
| Y2 |    0 |    0 |   0 |         0 |                     - |
| Y1 |    0 |    0 |   0 |         0 |                     - |
| Y0 |    0 |    0 |   0 |         0 |                     - |
+----+------+------+-----+-----------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1216 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+-----+------------+-----------------------+
|    | X0   | X1   | X2  | X3         | HORIZONTAL PROG DELAY |
+----+------+------+-----+------------+-----------------------+
| Y6 |  271 |  127 |  54 |         54 |                     0 |
| Y5 |  202 |    7 |   2 |         17 |                     0 |
| Y4 |  174 |   54 |  17 |         17 |                     0 |
| Y3 |   76 |   69 |  38 | (R) (D) 37 |                     0 |
| Y2 |    0 |    0 |   0 |          0 |                     - |
| Y1 |    0 |    0 |   0 |          0 |                     - |
| Y0 |    0 |    0 |   0 |          0 |                     - |
+----+------+------+-----+------------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        6976 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+------+-------------+-----------------------+
|    | X0   | X1   | X2   | X3          | HORIZONTAL PROG DELAY |
+----+------+------+------+-------------+-----------------------+
| Y6 |  891 |  568 |  411 |         771 |                     0 |
| Y5 |  618 |   18 |   11 |         371 |                     0 |
| Y4 |  871 |  337 |  160 |         249 |                     0 |
| Y3 |  295 |  280 |  257 | (R) (D) 868 |                     0 |
| Y2 |    0 |    0 |    0 |           0 |                     - |
| Y1 |    0 |    0 |    0 |           0 |                     - |
| Y0 |    0 |    0 |    0 |           0 |                     - |
+----+------+------+------+-------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                    |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        8192 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+------+-------------+-----------------------+
|    | X0    | X1   | X2   | X3          | HORIZONTAL PROG DELAY |
+----+-------+------+------+-------------+-----------------------+
| Y6 |  1164 |  680 |  468 |         840 |                     0 |
| Y5 |   822 |   20 |   14 |         380 |                     0 |
| Y4 |  1044 |  372 |  174 |         270 |                     0 |
| Y3 |   372 |  362 |  284 | (R) (D) 926 |                     0 |
| Y2 |     0 |    0 |    0 |           0 |                     - |
| Y1 |     0 |    0 |    0 |           0 |                     - |
| Y0 |     0 |    0 |    0 |           0 |                     - |
+----+-------+------+------+-------------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                    |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        2328 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------+------+-------------+-----------------------+
|    | X0  | X1   | X2   | X3          | HORIZONTAL PROG DELAY |
+----+-----+------+------+-------------+-----------------------+
| Y6 |   0 |    0 |    0 |           0 |                     - |
| Y5 |   0 |    0 |    0 |          89 |                     0 |
| Y4 |  10 |  284 |  234 |         367 |                     0 |
| Y3 |  62 |  242 |  271 | (R) (D) 769 |                     0 |
| Y2 |   0 |    0 |    0 |           0 |                     - |
| Y1 |   0 |    0 |    0 |           0 |                     - |
| Y0 |   0 |    0 |    0 |           0 |                     - |
+----+-----+------+------+-------------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
| g7        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1024 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------+------+-----------+-----------------------+
|    | X0   | X1   | X2   | X3        | HORIZONTAL PROG DELAY |
+----+------+------+------+-----------+-----------------------+
| Y6 |    0 |   12 |   21 |         0 |                     0 |
| Y5 |  121 |  340 |  214 |        49 |                     0 |
| Y4 |    0 |   99 |  137 |        31 |                     0 |
| Y3 |    0 |    0 |    0 | (R) (D) 0 |                     - |
| Y2 |    0 |    0 |    0 |         0 |                     - |
| Y1 |    0 |    0 |    0 |         0 |                     - |
| Y0 |    0 |    0 |    0 |         0 |                     - |
+----+------+------+------+-----------+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        4096 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+-------+------------+-----------------------+
|    | X0 | X1    | X2    | X3         | HORIZONTAL PROG DELAY |
+----+----+-------+-------+------------+-----------------------+
| Y6 |  0 |     0 |     0 |          0 |                     - |
| Y5 |  0 |     0 |     0 |          0 |                     - |
| Y4 |  0 |   560 |   464 |         32 |                     0 |
| Y3 |  0 |  1616 |  1072 | (R) (D) 80 |                     0 |
| Y2 |  0 |   128 |   128 |         16 |                     0 |
| Y1 |  0 |     0 |     0 |          0 |                     - |
| Y0 |  0 |     0 |     0 |          0 |                     - |
+----+----+-------+-------+------------+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        8192 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+-------+-----------+-----------------------+
|    | X0    | X1   | X2    | X3        | HORIZONTAL PROG DELAY |
+----+-------+------+-------+-----------+-----------------------+
| Y6 |    80 |    8 |     0 |         0 |                     0 |
| Y5 |  1705 |  179 |    52 |        37 |                     0 |
| Y4 |  1904 |  863 |  1143 |      2219 |                     0 |
| Y3 |     0 |    0 |     0 | (R) (D) 2 |                     0 |
| Y2 |     0 |    0 |     0 |         0 |                     - |
| Y1 |     0 |    0 |     0 |         0 |                     - |
| Y0 |     0 |    0 |     0 |         0 |                     - |
+----+-------+------+-------+-----------+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
| g10       | BUFGCE/O        | X3Y1              |       |             |               | X3Y1     |        1024 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_state32 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-----------+-----------------------+
|    | X0 | X1   | X2   | X3        | HORIZONTAL PROG DELAY |
+----+----+------+------+-----------+-----------------------+
| Y6 |  0 |    0 |    0 |         0 |                     - |
| Y5 |  0 |    0 |    0 |         0 |                     - |
| Y4 |  0 |    0 |    0 |         0 |                     - |
| Y3 |  0 |    0 |    0 |         0 |                     - |
| Y2 |  0 |    0 |    0 |         0 |                     - |
| Y1 |  0 |    0 |    0 | (R) (D) 0 |                     - |
| Y0 |  0 |  622 |  402 |         0 |                     0 |
+----+----+------+------+-----------+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFGCE/O        | X3Y2              |       |             |               | X3Y2     |        1824 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+------------+-----------------------+
|    | X0 | X1   | X2   | X3         | HORIZONTAL PROG DELAY |
+----+----+------+------+------------+-----------------------+
| Y6 |  0 |    0 |    0 |          0 |                     - |
| Y5 |  0 |    0 |    0 |          0 |                     - |
| Y4 |  0 |    0 |    0 |          0 |                     - |
| Y3 |  0 |  420 |  937 |         66 |                     0 |
| Y2 |  0 |   93 |  291 | (R) (D) 17 |                     0 |
| Y1 |  0 |    0 |    0 |          0 |                     - |
| Y0 |  0 |    0 |    0 |          0 |                     - |
+----+----+------+------+------------+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFGCE/O        | X3Y2              |       |             |               | X3Y2     |        2272 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-------+-----------+-----------------------+
|    | X0 | X1   | X2    | X3        | HORIZONTAL PROG DELAY |
+----+----+------+-------+-----------+-----------------------+
| Y6 |  0 |    0 |     0 |         0 |                     - |
| Y5 |  0 |    0 |     0 |         0 |                     - |
| Y4 |  0 |    0 |     0 |         0 |                     - |
| Y3 |  0 |  466 |  1110 |       153 |                     0 |
| Y2 |  0 |  118 |   424 | (R) (D) 1 |                     0 |
| Y1 |  0 |    0 |     0 |         0 |                     - |
| Y0 |  0 |    0 |     0 |         0 |                     - |
+----+----+------+-------+-----------+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFGCE/O        | X3Y2              |       |             |               | X3Y2     |        4096 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+-------+-------------+-----------------------+
|    | X0 | X1    | X2    | X3          | HORIZONTAL PROG DELAY |
+----+----+-------+-------+-------------+-----------------------+
| Y6 |  0 |     0 |     0 |           0 |                     - |
| Y5 |  0 |     0 |     0 |           0 |                     - |
| Y4 |  0 |     0 |     0 |           0 |                     - |
| Y3 |  0 |    78 |     0 |           0 |                     0 |
| Y2 |  0 |  1445 |  1652 | (R) (D) 502 |                     0 |
| Y1 |  0 |    11 |   312 |          96 |                     0 |
| Y0 |  0 |     0 |     0 |           0 |                     - |
+----+----+-------+-------+-------------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| g14       | BUFGCE/O        | X3Y1              |       |             |               | X3Y1     |        4096 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+-------+-------------+-----------------------+
|    | X0 | X1    | X2    | X3          | HORIZONTAL PROG DELAY |
+----+----+-------+-------+-------------+-----------------------+
| Y6 |  0 |     0 |     0 |           0 |                     - |
| Y5 |  0 |     0 |     0 |           0 |                     - |
| Y4 |  0 |     0 |     0 |           0 |                     - |
| Y3 |  0 |    60 |     0 |           0 |                     0 |
| Y2 |  0 |  1426 |  1720 |         442 |                     0 |
| Y1 |  0 |    16 |   310 | (R) (D) 122 |                     0 |
| Y0 |  0 |     0 |     0 |           0 |                     - |
+----+----+-------+-------+-------------+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| g15       | BUFGCE/O        | X3Y1              |       |             |               | X3Y1     |        4160 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+-------+-------------+-----------------------+
|    | X0 | X1    | X2    | X3          | HORIZONTAL PROG DELAY |
+----+----+-------+-------+-------------+-----------------------+
| Y6 |  0 |     0 |     0 |           0 |                     - |
| Y5 |  0 |     0 |     0 |           0 |                     - |
| Y4 |  0 |     0 |     0 |           0 |                     - |
| Y3 |  0 |    69 |     0 |           0 |                     0 |
| Y2 |  0 |  1398 |  1720 |         446 |                     0 |
| Y1 |  0 |    88 |   318 | (R) (D) 121 |                     0 |
| Y0 |  0 |     0 |     0 |           0 |                     - |
+----+----+-------+-------+-------------+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------+
| g16       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        2039 |        0 |              0 |        0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-----+-----------+-----------------------+
|    | X0   | X1    | X2  | X3        | HORIZONTAL PROG DELAY |
+----+------+-------+-----+-----------+-----------------------+
| Y6 |    0 |     0 |   0 |         0 |                     - |
| Y5 |    0 |     0 |   0 |         0 |                     - |
| Y4 |  230 |   536 |  32 |        45 |                     0 |
| Y3 |  150 |  1031 |  15 | (R) (D) 0 |                     0 |
| Y2 |    0 |     0 |   0 |         0 |                     - |
| Y1 |    0 |     0 |   0 |         0 |                     - |
| Y0 |    0 |     0 |   0 |         0 |                     - |
+----+------+-------+-----+-----------+-----------------------+


25. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        7038 |               0 | 6776 |         248 |    5 |   9 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                               |
| g10       | 2     | BUFGCE/O        | None       |           0 |             622 |  622 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_state32 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        2959 |               0 | 2935 |           4 |    3 |  17 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                               |
| g10       | 2     | BUFGCE/O        | None       |           0 |             402 |  402 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_state32 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
| g10+      | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_state32 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


28. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        8034 |               0 | 6958 |        1059 |   11 |   6 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                           |
| g13       | 3     | BUFGCE/O        | None       |           0 |              11 |   11 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0] |
| g14       | 1     | BUFGCE/O        | None       |           0 |              16 |   16 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                     |
| g15       | 20    | BUFGCE/O        | None       |           0 |              88 |   88 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        5792 |               0 | 5423 |         340 |    5 |  24 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                           |
| g13       | 3     | BUFGCE/O        | None       |           0 |             312 |  312 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0] |
| g14       | 1     | BUFGCE/O        | None       |           0 |             310 |  310 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                     |
| g15       | 20    | BUFGCE/O        | None       |           0 |             318 |  318 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         594 |               0 | 498 |          96 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                           |
| g10+      | 2     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/ap_CS_fsm_state32                                             |
| g13       | 3     | BUFGCE/O        | None       |           0 |              96 |  96 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0] |
| g14       | 1     | BUFGCE/O        | None       |           0 |             122 | 122 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                     |
| g15       | 20    | BUFGCE/O        | None       |           0 |             121 | 121 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


31. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |       10075 |               0 | 8233 |        1827 |    7 |   8 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                   |
| g8        | 0     | BUFGCE/O        | None       |           0 |             128 |  128 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0                   |
| g11       | 13    | BUFGCE/O        | None       |           0 |              93 |   93 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2 |
| g12       | 7     | BUFGCE/O        | None       |           0 |             118 |  118 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0          |
| g13       | 3     | BUFGCE/O        | None       |           0 |            1445 | 1445 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0]                                         |
| g14       | 1     | BUFGCE/O        | None       |           0 |            1426 | 1426 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                                                             |
| g15       | 20    | BUFGCE/O        | None       |           0 |            1398 | 1398 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |       10697 |               0 | 8182 |        2495 |    7 |  13 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                   |
| g8        | 0     | BUFGCE/O        | None       |           0 |             128 |  128 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0                   |
| g11       | 13    | BUFGCE/O        | None       |           0 |             291 |  291 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2 |
| g12       | 7     | BUFGCE/O        | None       |           0 |             424 |  424 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0          |
| g13       | 3     | BUFGCE/O        | None       |           0 |            1652 | 1652 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0]                                         |
| g14       | 1     | BUFGCE/O        | None       |           0 |            1720 | 1720 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                                                             |
| g15       | 20    | BUFGCE/O        | None       |           0 |            1720 | 1720 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        2519 |               0 | 1983 |         536 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                   |
| g8        | 0     | BUFGCE/O        | None       |           0 |              16 |   16 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0                   |
| g11       | 13    | BUFGCE/O        | None       |           0 |              17 |   17 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2 |
| g12       | 7     | BUFGCE/O        | None       |           0 |               1 |    1 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0          |
| g13       | 3     | BUFGCE/O        | None       |           0 |             502 |  502 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0]                                         |
| g14       | 1     | BUFGCE/O        | None       |           0 |             442 |  442 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                                                             |
| g15       | 20    | BUFGCE/O        | None       |           0 |             446 |  446 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        1722 |               0 | 1717 |           0 |    0 |   5 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                              |
| g3        | 15    | BUFGCE/O        | None       |           0 |              76 |   76 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1          |
| g4        | 14    | BUFGCE/O        | None       |           0 |             295 |  295 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1           |
| g5        | 2     | BUFGCE/O        | None       |           0 |             372 |  372 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2 |
| g6        | 9     | BUFGCE/O        | None       |           0 |              62 |   62 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3 |
| g16       | 12    | BUFGCE/O        | None       |           0 |             150 |  150 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        8985 |               0 | 6285 |        2585 |   16 |  99 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                   |
| g3        | 15    | BUFGCE/O        | None       |           0 |              69 |   69 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                               |
| g4        | 14    | BUFGCE/O        | None       |           0 |             280 |  280 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                                |
| g5        | 2     | BUFGCE/O        | None       |           0 |             362 |  362 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2                      |
| g6        | 9     | BUFGCE/O        | None       |           0 |             242 |  242 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3                      |
| g8        | 0     | BUFGCE/O        | None       |           0 |            1616 | 1616 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0                   |
| g11       | 13    | BUFGCE/O        | None       |           0 |             420 |  420 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2 |
| g12       | 7     | BUFGCE/O        | None       |           0 |             466 |  466 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0          |
| g13       | 3     | BUFGCE/O        | None       |           0 |              78 |   78 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0]                                         |
| g14       | 1     | BUFGCE/O        | None       |           0 |              60 |   60 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                                                             |
| g15       | 20    | BUFGCE/O        | None       |           0 |              69 |   69 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                                                                |
| g16       | 12    | BUFGCE/O        | None       |           0 |            1031 | 1030 |           1 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        8674 |               0 | 5458 |        3121 |   29 |  66 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                   |
| g3        | 15    | BUFGCE/O        | None       |           0 |              38 |   38 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                               |
| g4        | 14    | BUFGCE/O        | None       |           0 |             257 |  257 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                                |
| g5        | 2     | BUFGCE/O        | None       |           0 |             284 |  284 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2                      |
| g6        | 9     | BUFGCE/O        | None       |           0 |             271 |  271 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3                      |
| g8        | 0     | BUFGCE/O        | None       |           0 |            1072 | 1072 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0                   |
| g11       | 13    | BUFGCE/O        | None       |           0 |             937 |  937 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2 |
| g12       | 7     | BUFGCE/O        | None       |           0 |            1110 | 1110 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0          |
| g13+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0]                                         |
| g14+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                                                             |
| g15+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                                                                |
| g16       | 12    | BUFGCE/O        | None       |           0 |              15 |   15 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        4103 |               0 | 3786 |         299 |   15 |   3 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                   |
| g1+       | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                                     |
| g2+       | 16    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                                  |
| g3        | 15    | BUFGCE/O        | None       |           0 |              37 |   37 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                               |
| g4        | 14    | BUFGCE/O        | None       |           0 |             868 |  868 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                                |
| g5        | 2     | BUFGCE/O        | None       |           0 |             926 |  926 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2                      |
| g6        | 9     | BUFGCE/O        | None       |           0 |             769 |  769 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3                      |
| g7+       | 6     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                                    |
| g8        | 0     | BUFGCE/O        | None       |           0 |              80 |   80 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0                   |
| g9        | 8     | BUFGCE/O        | None       |           0 |               2 |    2 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440           |
| g11       | 13    | BUFGCE/O        | None       |           0 |              66 |   66 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/ap_enable_reg_pp0_iter1_reg_2 |
| g12       | 7     | BUFGCE/O        | None       |           0 |             153 |  153 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Fetch_Layer_U0/grp_Fetch_Layer_Pipeline_STREAM_WT_OC_STREAM_WT_KY_STREAM_WT_KX_fu_1875/weight_cache_127_ce0          |
| g13+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/grp_Write_Layer_Pipeline_RD_STREAM_H_RD_STREAM_W_fu_9077/E[0]                                         |
| g14+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/reg_12767                                                                                             |
| g15+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Write_Layer_U0/tile_buf_100_ce1_local                                                                                |
| g16+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        9682 |               0 | 8774 |         868 |   29 |  11 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g1        | 4     | BUFGCE/O        | None       |           0 |             334 |  334 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                           |
| g2        | 16    | BUFGCE/O        | None       |           0 |              90 |   90 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |             174 |  174 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             871 |  871 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |            1044 | 1044 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g6        | 9     | BUFGCE/O        | None       |           0 |              10 |   10 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3            |
| g9        | 8     | BUFGCE/O        | None       |           0 |            1904 | 1904 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
| g16       | 12    | BUFGCE/O        | None       |           0 |             230 |  220 |           0 |    0 |  10 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |       11939 |               0 | 10235 |        1615 |   32 |  57 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g1        | 4     | BUFGCE/O        | None       |           0 |             333 |   333 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                           |
| g2        | 16    | BUFGCE/O        | None       |           0 |              44 |    44 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |              54 |    54 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             337 |   337 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |             372 |   372 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g6        | 9     | BUFGCE/O        | None       |           0 |             284 |   284 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3            |
| g7        | 6     | BUFGCE/O        | None       |           0 |              99 |    99 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g8        | 0     | BUFGCE/O        | None       |           0 |             560 |   560 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0         |
| g9        | 8     | BUFGCE/O        | None       |           0 |             863 |   863 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
| g16       | 12    | BUFGCE/O        | None       |           0 |             536 |   514 |           0 |    0 |  22 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        8035 |               0 | 6717 |        1255 |   35 |  28 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g1        | 4     | BUFGCE/O        | None       |           0 |             306 |  306 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                           |
| g2        | 16    | BUFGCE/O        | None       |           0 |              84 |   84 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |              17 |   17 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             160 |  160 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |             174 |  174 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g6        | 9     | BUFGCE/O        | None       |           0 |             234 |  234 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3            |
| g7        | 6     | BUFGCE/O        | None       |           0 |             137 |  137 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g8        | 0     | BUFGCE/O        | None       |           0 |             464 |  464 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0         |
| g9        | 8     | BUFGCE/O        | None       |           0 |            1143 | 1143 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
| g16       | 12    | BUFGCE/O        | None       |           0 |              32 |   32 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        7280 |               0 | 6429 |         819 |   30 |   2 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g1        | 4     | BUFGCE/O        | None       |           0 |             352 |  352 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                           |
| g2        | 16    | BUFGCE/O        | None       |           0 |              47 |   47 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |              17 |   17 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             249 |  249 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |             270 |  270 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g6        | 9     | BUFGCE/O        | None       |           0 |             367 |  367 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3            |
| g7        | 6     | BUFGCE/O        | None       |           0 |              31 |   31 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g8        | 0     | BUFGCE/O        | None       |           0 |              32 |   32 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_READ_WT_OC_READ_WT_KY_READ_WT_KX_fu_6245/wt_buf_15_ce0         |
| g9        | 8     | BUFGCE/O        | None       |           0 |            2219 | 2219 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
| g16       | 12    | BUFGCE/O        | None       |           0 |              45 |   45 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/output_stream_U/full_n_reg_0                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |       10355 |               0 | 9176 |        1136 |   43 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g2        | 16    | BUFGCE/O        | None       |           0 |             196 |  196 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |             202 |  202 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             618 |  618 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |             822 |  822 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g7        | 6     | BUFGCE/O        | None       |           0 |             121 |  121 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g9        | 8     | BUFGCE/O        | None       |           0 |            1705 | 1705 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


43. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        8218 |               0 | 7619 |         570 |   29 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g2        | 16    | BUFGCE/O        | None       |           0 |              70 |   70 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |               7 |    7 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |              18 |   18 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |              20 |   20 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g7        | 6     | BUFGCE/O        | None       |           0 |             340 |  340 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g9        | 8     | BUFGCE/O        | None       |           0 |             179 |  179 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


44. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        5591 |               0 | 5238 |         322 |   31 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g1        | 4     | BUFGCE/O        | None       |           0 |              56 |   56 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                           |
| g2        | 16    | BUFGCE/O        | None       |           0 |              35 |   35 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |               2 |    2 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |              11 |   11 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |              14 |   14 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g7        | 6     | BUFGCE/O        | None       |           0 |             214 |  214 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g9        | 8     | BUFGCE/O        | None       |           0 |              52 |   52 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        5883 |               0 | 5280 |         576 |   27 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g1        | 4     | BUFGCE/O        | None       |           0 |             200 |  200 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                           |
| g2        | 16    | BUFGCE/O        | None       |           0 |              50 |   50 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |              17 |   17 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             371 |  371 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |             380 |  380 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g6        | 9     | BUFGCE/O        | None       |           0 |              89 |   89 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter3            |
| g7        | 6     | BUFGCE/O        | None       |           0 |              49 |   49 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g9        | 8     | BUFGCE/O        | None       |           0 |              37 |   37 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        8522 |               0 | 7703 |         808 |   11 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g2        | 16    | BUFGCE/O        | None       |           0 |             181 |  181 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |             271 |  271 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             891 |  891 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |            1164 | 1164 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g9        | 8     | BUFGCE/O        | None       |           0 |              80 |   80 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        9286 |               0 | 8743 |         541 |    2 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g2        | 16    | BUFGCE/O        | None       |           0 |             158 |  158 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |             127 |  127 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             568 |  568 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |             680 |  680 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g7        | 6     | BUFGCE/O        | None       |           0 |              12 |   12 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g9        | 8     | BUFGCE/O        | None       |           0 |               8 |    8 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        6288 |               0 | 5827 |         454 |    7 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g2        | 16    | BUFGCE/O        | None       |           0 |              82 |   82 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |              54 |   54 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             411 |  411 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |             468 |  468 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g7        | 6     | BUFGCE/O        | None       |           0 |              21 |   21 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g9+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        5329 |               0 | 5035 |         294 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                         |
| g1        | 4     | BUFGCE/O        | None       |           0 |              95 |   95 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/I197                           |
| g2        | 16    | BUFGCE/O        | None       |           0 |              51 |   51 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_CLEAR_ACC_H_CLEAR_ACC_W_fu_5983/p_0_in0                        |
| g3        | 15    | BUFGCE/O        | None       |           0 |              54 |   54 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_88_ce1                     |
| g4        | 14    | BUFGCE/O        | None       |           0 |             771 |  771 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/acc_buf_9_ce1                      |
| g5        | 2     | BUFGCE/O        | None       |           0 |             840 |  840 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/ap_enable_reg_pp0_iter2            |
| g7+       | 6     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_COMPUTE_I_COMPUTE_J_fu_7085/p_2839_in                          |
| g9+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | Redesign_i/conv_engine_1/inst/grp_conv_dataflow_fu_210/Execute_Layer_U0/grp_Execute_Layer_Pipeline_STREAM_OUT_H_STREAM_OUT_W_fu_6787/acc_buf_100_load567_fu_14440 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


