Procise 2023.1 beta
SVN Version : 28586
Build  time : 2023/05/05 09:08:23
Start  time : 2023-07-19 10:19:38
>>set_device fmk50t4
  set_device elapsed_time 4.35 seconds, cpu_time 2.92 seconds
  set_device used memory 523MB, procise used peak memory 592MB, current used memory 465MB
>>load_design -stage_post_map -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  read_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir/.dec009b63c4e8681edbf28a3ba6a217f.phy
  Read FDC C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc
  load_design elapsed_time 0.48 seconds, cpu_time 0.38 seconds
  load_design used memory 11MB, procise used peak memory 592MB, current used memory 495MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.37 seconds, cpu_time 0.27 seconds
  load_design used memory 8MB, procise used peak memory 1739MB, current used memory 1739MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.52 seconds, cpu_time 0.25 seconds
  load_design used memory 1MB, procise used peak memory 1740MB, current used memory 1740MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
    WARNING: CONSTRAINT-1505: UCF Warning! no matched net {reset}
    WARNING: CONSTRAINT-1004: reset is not a defined TNM or TNM_NET
  yyparse returns 0! total 18 lines parsed!
  rtl_analyze elapsed_time 0.12 seconds, cpu_time 0.13 seconds
  rtl_analyze used memory 6MB, procise used peak memory 1740MB, current used memory 1734MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.534              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.14 seconds, cpu_time 0.11 seconds
  synthesize used memory 30MB, procise used peak memory 1756MB, current used memory 1732MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 1756MB, current used memory 1731MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.494s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.498s
  Phase 1.1.7 Constrain Clocks/Macros
  Run Behav Simulation.
  model sim path: .
  Phase 1.1.7 Constrain Clocks/Macros | Time: 34.477s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 34.498s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 34.498s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 34.498s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 34.498s
  Phase 1.1 Placer Initialization Core | Time: 34.512s
  Phase 1 Placer Initialization | Time: 34.512s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 44
  .  
  .  .  .  .  .  .  
  .  .  
  Phase 2.1 Distribute Placement | Time: 35.055s
  hpwl = 84.1
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 35.064s
  hpwl = 102.8
  Phase 2 Global Placement | Time: 35.065s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                6/8150           0.07%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 41.597s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 41.597s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 41.597s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 41.597s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         7.058              1.000        0.299  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 43.99 seconds, cpu_time 27.17 seconds
  place used memory 1097MB, procise used peak memory 2828MB, current used memory 1799MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1035MB, procise used peak memory 2828MB, current used memory 1793MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 2 dummy TIE HIGH nets.
  DataModel: remove 0 TIE LOW nets.
  DataModel: created 0 dummy TIE LOW nets.
  DataModel: remove 2 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 35 nets, 16 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 37 routing nodes have overflow, Time : 0.09 s
  Router: 19 routing nodes have overflow, Time : 0.00 s
  Router: 2 routing nodes have overflow, Time : 0.02 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.24 seconds, cpu_time 0.20 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 6.569, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 6.569, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.184, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 6.569, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.184, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 6.569, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 97.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.95 seconds, cpu_time 0.66 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.558              1.000        0.184  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 2.08 seconds, cpu_time 1.58 seconds
  route used memory 298MB, procise used peak memory 2828MB, current used memory 1912MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 179MB, procise used peak memory 2828MB, current used memory 1888MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.81 seconds, cpu_time 0.69 seconds
  bitgen used memory 312MB, procise used peak memory 2828MB, current used memory 1899MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 2828MB, current used memory 1895MB
>>init_chain -cable_type usb-jtag-smt2
  hw_server:  Set FTDI speed to 15000khz successfully
  hw_server:  FTDI speed is already 15000khz
  hw_server:  JTAG tap: Procise found HwServer chain_info: 0x0222c143 (mfg:0x0a1(FMSH), part:0x222c(fmk50), ver:0x0)
  ----------------------------------------------------------------------
  device_id:    00000010001000101100000101000011
  manufacturer: FMSH
  part_name:    fmk50
  part_id:      0
  ir_length:    6
  version:      0
  step_id:      0
  hw_server:  SVF instructions execute success
  init_chain elapsed_time 2.70 seconds, cpu_time 0.23 seconds
  init_chain used memory 0MB, procise used peak memory 2828MB, current used memory 1901MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1448 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.19 seconds, cpu_time 0.16 seconds
  program_bit used memory 4MB, procise used peak memory 2828MB, current used memory 1906MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.48 seconds, cpu_time 0.16 seconds
  load_design used memory 1MB, procise used peak memory 2828MB, current used memory 1832MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
    WARNING: CONSTRAINT-1505: UCF Warning! no matched net {reset}
    WARNING: CONSTRAINT-1004: reset is not a defined TNM or TNM_NET
  yyparse returns 0! total 18 lines parsed!
  rtl_analyze elapsed_time 0.10 seconds, cpu_time 0.09 seconds
  rtl_analyze used memory 2MB, procise used peak memory 2828MB, current used memory 1811MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.534              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.14 seconds, cpu_time 0.05 seconds
  synthesize used memory 29MB, procise used peak memory 2828MB, current used memory 1828MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 2828MB, current used memory 1810MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.487s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.496s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 36.367s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 36.378s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 36.378s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 36.378s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 36.378s
  Phase 1.1 Placer Initialization Core | Time: 36.392s
  Phase 1 Placer Initialization | Time: 36.392s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 44
  .  
  .  .  .  .  .  .  
  .  .  
  Phase 2.1 Distribute Placement | Time: 36.911s
  hpwl = 84.1
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 36.921s
  hpwl = 102.8
  Phase 2 Global Placement | Time: 36.922s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                6/8150           0.07%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 43.473s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 43.473s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 43.473s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 43.473s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         7.058              1.000        0.299  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 45.94 seconds, cpu_time 23.30 seconds
  place used memory 1098MB, procise used peak memory 2908MB, current used memory 1835MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1073MB, procise used peak memory 2908MB, current used memory 1830MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 2 dummy TIE HIGH nets.
  DataModel: remove 0 TIE LOW nets.
  DataModel: created 0 dummy TIE LOW nets.
  DataModel: remove 2 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 35 nets, 16 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 37 routing nodes have overflow, Time : 0.03 s
  Router: 19 routing nodes have overflow, Time : 0.00 s
  Router: 2 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.24 seconds, cpu_time 0.08 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 6.569, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 6.569, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.184, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 6.569, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.184, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 6.569, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 97.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.29 seconds, cpu_time 0.16 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.558              1.000        0.184  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.30 seconds, cpu_time 0.77 seconds
  route used memory 292MB, procise used peak memory 2908MB, current used memory 1948MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 2908MB, current used memory 1923MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.89 seconds, cpu_time 0.61 seconds
  bitgen used memory 311MB, procise used peak memory 2908MB, current used memory 1928MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 2908MB, current used memory 1923MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1432 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.18 seconds, cpu_time 0.13 seconds
  program_bit used memory 4MB, procise used peak memory 2908MB, current used memory 1920MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1420 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.18 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 2908MB, current used memory 1925MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
    ERROR: GUI-0064: Error occurs while reloading design hierarchy:
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(84): ERROR: unexpected EOF (VERI-1138)
    ERROR: GUI-0065: Command "load_design -stage_elaborate -no_hier" has error:.
  >>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
    ERROR: GUI-0064: Error occurs while reloading design hierarchy:
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(84): ERROR: unexpected EOF (VERI-1138)
    ERROR: GUI-0065: Command "load_design -stage_elaborate -no_hier" has error:.
  >>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.36 seconds, cpu_time 0.30 seconds
  load_design used memory 0MB, procise used peak memory 2908MB, current used memory 1837MB
>>rtl_analyze
  rtl_analyze -> elaborate
  WARN(ELAB-W-109): C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(5), empty port "clk" on module "main" declaration.  
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
    WARNING: CONSTRAINT-1505: UCF Warning! no matched net {reset}
    WARNING: CONSTRAINT-1004: reset is not a defined TNM or TNM_NET
  yyparse returns 0! total 18 lines parsed!
  rtl_analyze elapsed_time 0.09 seconds, cpu_time 0.08 seconds
  rtl_analyze used memory 2MB, procise used peak memory 2908MB, current used memory 1829MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                      N/A           N/A                N/A          N/A  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize used memory 0MB, procise used peak memory 2908MB, current used memory 1827MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 2908MB, current used memory 1827MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.469s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          6 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      0 out of      32    0%
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.474s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 35.15s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
  Warning: dangling model pin 'clk'. 
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.165s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 35.165s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 35.165s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.165s
  Phase 1.1 Placer Initialization Core | Time: 35.176s
  Phase 1 Placer Initialization | Time: 35.176s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 6
  Phase 2.1 Distribute Placement | Time: 35.226s
  hpwl = 0.0
  hpwl = 0.0
  Phase 2 Global Placement | Time: 35.228s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  IOU33M                            3/120            2.50%
  IOU33S                            3/120            2.50%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement | Time: 41.587s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                      N/A           N/A                N/A          N/A  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 41.73 seconds, cpu_time 23.42 seconds
  place used memory 1097MB, procise used peak memory 2924MB, current used memory 1849MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 0MB, procise used peak memory 2924MB, current used memory 1844MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 2 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 4 dummy TIE LOW nets.
  DataModel: remove 6 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 14 nets, 12 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.13 s
  Router: routability driven finished elapsed_time 0.13 seconds, cpu_time 0.13 seconds
  Router: pre-processing for timing-driven reroute...
  Router: no valid timing constraint.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 0.
  Router: CLOCK wirelength  : 0.
  Router: P/G wirelength    : 0.
  Router: created 6 dummy I/O insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                      N/A           N/A                N/A          N/A  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.24 seconds, cpu_time 0.92 seconds
  route used memory 290MB, procise used peak memory 2924MB, current used memory 1946MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 2924MB, current used memory 1935MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.84 seconds, cpu_time 0.34 seconds
  bitgen used memory 305MB, procise used peak memory 2924MB, current used memory 1936MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 2924MB, current used memory 1933MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1432 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 4.18 seconds, cpu_time 0.11 seconds
  program_bit used memory 4MB, procise used peak memory 2924MB, current used memory 1937MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
    ERROR: GUI-0064: Error occurs while reloading design hierarchy:
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(72): ERROR: 'lt1_S' is not declared (VERI-1128)
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(73): ERROR: 'lt2_S' is not declared (VERI-1128)
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): ERROR: module 'main' is ignored due to previous errors (VERI-1072)
    ERROR: GUI-0065: Command "load_design -stage_elaborate -no_hier" has error:.
  >>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.36 seconds, cpu_time 0.23 seconds
  load_design used memory 0MB, procise used peak memory 2924MB, current used memory 1849MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
    WARNING: CONSTRAINT-1505: UCF Warning! no matched net {reset}
    WARNING: CONSTRAINT-1004: reset is not a defined TNM or TNM_NET
  yyparse returns 0! total 18 lines parsed!
  rtl_analyze elapsed_time 0.09 seconds, cpu_time 0.06 seconds
  rtl_analyze used memory 2MB, procise used peak memory 2924MB, current used memory 1839MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.801              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.09 seconds, cpu_time 0.02 seconds
  synthesize used memory 28MB, procise used peak memory 2924MB, current used memory 1850MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 2924MB, current used memory 1841MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.497s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.505s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 35.868s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.885s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 35.885s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 35.885s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.885s
  Phase 1.1 Placer Initialization Core | Time: 35.894s
  Phase 1 Placer Initialization | Time: 35.894s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 20
  .  
  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 36.71s
  hpwl = 76.7
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 36.724s
  hpwl = 80.3
  Phase 2 Global Placement | Time: 36.725s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                2/8150           0.02%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 43.539s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 43.539s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 43.539s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 43.539s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.931              1.000        0.354  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 46.02 seconds, cpu_time 31.56 seconds
  place used memory 1099MB, procise used peak memory 2940MB, current used memory 1862MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1078MB, procise used peak memory 2940MB, current used memory 1861MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 0 TIE HIGH nets.
  DataModel: create 0 dummy TIE HIGH nets.
  DataModel: remove 0 TIE LOW nets.
  DataModel: created 0 dummy TIE LOW nets.
  DataModel: remove 0 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 15 nets, 10 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.09 s
  Router: routability driven finished elapsed_time 0.17 seconds, cpu_time 0.11 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 73.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.22 seconds, cpu_time 0.11 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.978              1.000        0.250  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.27 seconds, cpu_time 0.84 seconds
  route used memory 292MB, procise used peak memory 2940MB, current used memory 1972MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 2940MB, current used memory 1953MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.85 seconds, cpu_time 0.64 seconds
  bitgen used memory 310MB, procise used peak memory 2940MB, current used memory 1958MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 2940MB, current used memory 1954MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1444 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.15 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 2940MB, current used memory 1957MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1420 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.10 seconds, cpu_time 0.14 seconds
  program_bit used memory 4MB, procise used peak memory 2940MB, current used memory 1955MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.43 seconds, cpu_time 0.28 seconds
  load_design used memory 11MB, procise used peak memory 2940MB, current used memory 1868MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.38 seconds, cpu_time 0.22 seconds
  load_design used memory 0MB, procise used peak memory 2940MB, current used memory 1870MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 16 lines parsed!
  rtl_analyze elapsed_time 0.11 seconds, cpu_time 0.11 seconds
  rtl_analyze used memory 1MB, procise used peak memory 2940MB, current used memory 1857MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                    1.000        -0.199              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.09 seconds, cpu_time 0.05 seconds
  synthesize used memory 28MB, procise used peak memory 2940MB, current used memory 1865MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 2940MB, current used memory 1858MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.486s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.493s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 49.104s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 49.117s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 49.117s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 49.117s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 49.117s
  Phase 1.1 Placer Initialization Core | Time: 49.128s
  Phase 1 Placer Initialization | Time: 49.128s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 20
  .  
  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 49.894s
  hpwl = 76.7
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 49.96s
  hpwl = 80.3
  Phase 2 Global Placement | Time: 49.963s
  The worst negtive slack is: -1.059000.
  The total negtive slack is: -10.043993.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                2/8150           0.02%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 56.34s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 56.34s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 56.34s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 56.34s
  The worst negtive slack is: -1.059000.
  The total negtive slack is: -12.162000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                    1.000        -1.059              1.000        0.323  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 59.17 seconds, cpu_time 29.25 seconds
  place used memory 1092MB, procise used peak memory 2950MB, current used memory 1883MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 0MB, procise used peak memory 2950MB, current used memory 1879MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 0 TIE HIGH nets.
  DataModel: create 0 dummy TIE HIGH nets.
  DataModel: remove 0 TIE LOW nets.
  DataModel: created 0 dummy TIE LOW nets.
  DataModel: remove 0 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 15 nets, 10 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.13 s
  Router: routability driven finished elapsed_time 0.18 seconds, cpu_time 0.13 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : -1.015, total negative slack : -17.082.
  Router: start timing-driven reroute...
  Router: worst slack : -0.854, total negative slack : -13.552.
  Router: 8 routing nodes have overflow, Time : 0.02 s
  Router: worst slack : -0.855, total negative slack : -13.564.
  Router: 8 routing nodes have overflow, Time : 0.03 s
  Router: worst slack : -0.855, total negative slack : -13.809.
  Router: 8 routing nodes have overflow, Time : 0.03 s
  Router: worst slack : -0.855, total negative slack : -13.564.
  Router: 8 routing nodes have overflow, Time : 0.02 s
  Router: worst slack : -0.855, total negative slack : -13.936.
  Router: 8 routing nodes have overflow, Time : 0.02 s
  Router: worst slack : -0.855, total negative slack : -14.181.
  Router: 8 routing nodes have overflow, Time : 0.03 s
  Router: worst slack : -0.855, total negative slack : -13.995.
  Router: 4 routing nodes have overflow, Time : 0.05 s
  Router: worst slack : -0.855, total negative slack : -14.181.
  Router: 8 routing nodes have overflow, Time : 0.05 s
  Router: worst slack : -0.892, total negative slack : -14.707.
  Router: 4 routing nodes have overflow, Time : 0.03 s
  Router: worst slack : -0.951, total negative slack : -15.101.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.214, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : -0.951, total negative slack : -15.101.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.214, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : -0.951, total negative slack : -15.101.
  Router: successfully routed after 10 iterations.
  Router: SIGNAL wirelength : 76.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.88 seconds, cpu_time 0.53 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                    1.000        -0.951              1.000        0.214  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.96 seconds, cpu_time 1.25 seconds
  route used memory 291MB, procise used peak memory 2950MB, current used memory 1973MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 197MB, procise used peak memory 2950MB, current used memory 1970MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.91 seconds, cpu_time 0.69 seconds
  bitgen used memory 305MB, procise used peak memory 2950MB, current used memory 1971MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 2950MB, current used memory 1970MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1492 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.15 seconds, cpu_time 0.08 seconds
  program_bit used memory 4MB, procise used peak memory 2950MB, current used memory 1973MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.45 seconds, cpu_time 0.13 seconds
  load_design used memory 10MB, procise used peak memory 2950MB, current used memory 1875MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.42 seconds, cpu_time 0.20 seconds
  load_design used memory 0MB, procise used peak memory 2950MB, current used memory 1886MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.10 seconds, cpu_time 0.11 seconds
  rtl_analyze used memory 1MB, procise used peak memory 2950MB, current used memory 1876MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.801              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.10 seconds, cpu_time 0.06 seconds
  synthesize used memory 28MB, procise used peak memory 2950MB, current used memory 1893MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 2950MB, current used memory 1876MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.495s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.5s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 37.175s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 37.186s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 37.186s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 37.186s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 37.186s
  Phase 1.1 Placer Initialization Core | Time: 37.197s
  Phase 1 Placer Initialization | Time: 37.198s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 20
  .  
  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 37.905s
  hpwl = 76.7
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 37.916s
  hpwl = 80.3
  Phase 2 Global Placement | Time: 37.917s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                2/8150           0.02%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 44.484s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 44.485s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 44.485s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 44.485s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.931              1.000        0.354  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 46.91 seconds, cpu_time 26.25 seconds
  place used memory 1105MB, procise used peak memory 2981MB, current used memory 1897MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1087MB, procise used peak memory 2981MB, current used memory 1895MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 0 TIE HIGH nets.
  DataModel: create 0 dummy TIE HIGH nets.
  DataModel: remove 0 TIE LOW nets.
  DataModel: created 0 dummy TIE LOW nets.
  DataModel: remove 0 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 15 nets, 10 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.08 s
  Router: routability driven finished elapsed_time 0.18 seconds, cpu_time 0.08 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 73.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.26 seconds, cpu_time 0.20 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.978              1.000        0.250  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.28 seconds, cpu_time 0.69 seconds
  route used memory 290MB, procise used peak memory 2981MB, current used memory 1997MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 2981MB, current used memory 1987MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.03 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 1.69 seconds, cpu_time 0.72 seconds
  bitgen used memory 303MB, procise used peak memory 2981MB, current used memory 1989MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 2981MB, current used memory 1989MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1492 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.21 seconds, cpu_time 0.06 seconds
  program_bit used memory 4MB, procise used peak memory 2981MB, current used memory 1990MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.43 seconds, cpu_time 0.27 seconds
  load_design used memory 1MB, procise used peak memory 2981MB, current used memory 1897MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.09 seconds, cpu_time 0.08 seconds
  rtl_analyze used memory 1MB, procise used peak memory 2981MB, current used memory 1892MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.801              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.09 seconds, cpu_time 0.06 seconds
  synthesize used memory 27MB, procise used peak memory 2981MB, current used memory 1897MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 2981MB, current used memory 1893MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.489s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.497s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 35.558s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.569s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 35.57s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 35.57s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.57s
  Phase 1.1 Placer Initialization Core | Time: 35.584s
  Phase 1 Placer Initialization | Time: 35.584s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 20
  .  
  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 36.37s
  hpwl = 76.7
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 36.378s
  hpwl = 80.3
  Phase 2 Global Placement | Time: 36.38s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                2/8150           0.02%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 42.489s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 42.489s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 42.49s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 42.49s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.931              1.000        0.354  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 45.14 seconds, cpu_time 28.11 seconds
  place used memory 1101MB, procise used peak memory 2994MB, current used memory 1911MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1083MB, procise used peak memory 2994MB, current used memory 1910MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 0 TIE HIGH nets.
  DataModel: create 0 dummy TIE HIGH nets.
  DataModel: remove 0 TIE LOW nets.
  DataModel: created 0 dummy TIE LOW nets.
  DataModel: remove 0 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 15 nets, 10 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.08 s
  Router: routability driven finished elapsed_time 0.19 seconds, cpu_time 0.08 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 73.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.25 seconds, cpu_time 0.13 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.978              1.000        0.250  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.25 seconds, cpu_time 0.67 seconds
  route used memory 292MB, procise used peak memory 2994MB, current used memory 2027MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 2994MB, current used memory 2003MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.85 seconds, cpu_time 0.63 seconds
  bitgen used memory 306MB, procise used peak memory 2994MB, current used memory 2005MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 2994MB, current used memory 2001MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1516 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.12 seconds, cpu_time 0.06 seconds
  program_bit used memory 5MB, procise used peak memory 2994MB, current used memory 2006MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1520 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.31 seconds, cpu_time 0.05 seconds
  program_bit used memory 4MB, procise used peak memory 2994MB, current used memory 2001MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.40 seconds, cpu_time 0.33 seconds
  load_design used memory 0MB, procise used peak memory 2994MB, current used memory 1922MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.09 seconds, cpu_time 0.09 seconds
  rtl_analyze used memory 1MB, procise used peak memory 2994MB, current used memory 1908MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.801              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.09 seconds, cpu_time 0.06 seconds
  synthesize used memory 27MB, procise used peak memory 2994MB, current used memory 1912MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 2994MB, current used memory 1906MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.493s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.5s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 33.905s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.924s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 33.925s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 33.925s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.925s
  Phase 1.1 Placer Initialization Core | Time: 33.939s
  Phase 1 Placer Initialization | Time: 33.939s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 16
  .  
  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 34.428s
  hpwl = 70.0
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 34.44s
  hpwl = 70.8
  Phase 2 Global Placement | Time: 34.442s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                2/8150           0.02%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 41.165s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 41.165s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 41.166s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 41.166s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.931              1.000        0.354  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 43.75 seconds, cpu_time 24.52 seconds
  place used memory 1099MB, procise used peak memory 3005MB, current used memory 1926MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 0MB, procise used peak memory 3005MB, current used memory 1923MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 1 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 2 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 18 nets, 12 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.05 s
  Router: routability driven finished elapsed_time 0.18 seconds, cpu_time 0.05 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 68.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.20 seconds, cpu_time 0.17 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.978              1.000        0.250  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.31 seconds, cpu_time 0.77 seconds
  route used memory 291MB, procise used peak memory 3005MB, current used memory 2038MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 176MB, procise used peak memory 3005MB, current used memory 2015MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.94 seconds, cpu_time 0.45 seconds
  bitgen used memory 307MB, procise used peak memory 3005MB, current used memory 2016MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3005MB, current used memory 2015MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1524 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.23 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 3005MB, current used memory 2018MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.43 seconds, cpu_time 0.23 seconds
  load_design used memory 9MB, procise used peak memory 3005MB, current used memory 1923MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
    ERROR: CONSTRAINT-0302: {C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf:12} ucf_yyerror {syntax error}
  yyparse returns 1! total 11 lines parsed!
    ERROR: GUI-0065: Command "rtl_analyze" has error:.
  >>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.37 seconds, cpu_time 0.20 seconds
  load_design used memory 8MB, procise used peak memory 3005MB, current used memory 1921MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
    ERROR: CONSTRAINT-0302: {C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf:12} ucf_yyerror {syntax error}
  yyparse returns 1! total 11 lines parsed!
    ERROR: GUI-0065: Command "rtl_analyze" has error:.
  >>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.37 seconds, cpu_time 0.33 seconds
  load_design used memory 7MB, procise used peak memory 3005MB, current used memory 1920MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.09 seconds, cpu_time 0.08 seconds
  rtl_analyze used memory 2MB, procise used peak memory 3005MB, current used memory 1918MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                    1.000        -0.199              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.09 seconds, cpu_time 0.06 seconds
  synthesize used memory 27MB, procise used peak memory 3005MB, current used memory 1919MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3005MB, current used memory 1918MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.481s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.489s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 33.521s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.534s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 33.535s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 33.535s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.535s
  Phase 1.1 Placer Initialization Core | Time: 33.544s
  Phase 1 Placer Initialization | Time: 33.544s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 16
  .  
  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 34.063s
  hpwl = 70.6
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 34.116s
  hpwl = 73.8
  Phase 2 Global Placement | Time: 34.117s
  The worst negtive slack is: -1.059000.
  The total negtive slack is: -5.021996.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                2/8150           0.02%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 40.399s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 40.399s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 40.399s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 40.399s
  The worst negtive slack is: -1.059000.
  The total negtive slack is: -6.081000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                    1.000        -1.059              1.000        0.323  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 42.79 seconds, cpu_time 25.81 seconds
  place used memory 1100MB, procise used peak memory 3018MB, current used memory 1943MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1075MB, procise used peak memory 3018MB, current used memory 1937MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 1 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 2 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 18 nets, 12 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.08 s
  Router: routability driven finished elapsed_time 0.18 seconds, cpu_time 0.09 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : -1.015, total negative slack : -8.545.
  Router: start timing-driven reroute...
  Router: worst slack : -0.854, total negative slack : -6.785.
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: worst slack : -0.854, total negative slack : -6.785.
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: worst slack : -0.854, total negative slack : -6.905.
  Router: 4 routing nodes have overflow, Time : 0.02 s
  Router: worst slack : -0.854, total negative slack : -6.785.
  Router: 4 routing nodes have overflow, Time : 0.02 s
  Router: worst slack : -0.854, total negative slack : -6.971.
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: worst slack : -0.854, total negative slack : -7.091.
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: worst slack : -0.854, total negative slack : -6.998.
  Router: 2 routing nodes have overflow, Time : 0.00 s
  Router: worst slack : -0.854, total negative slack : -7.091.
  Router: 4 routing nodes have overflow, Time : 0.02 s
  Router: worst slack : -0.891, total negative slack : -7.356.
  Router: 2 routing nodes have overflow, Time : 0.00 s
  Router: worst slack : -0.950, total negative slack : -7.552.
  Router: 0 routing nodes have overflow, Time : 0.02 s
  Router: The init hold worst slack:
  Router: worst slack : 0.216, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : -0.950, total negative slack : -7.552.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.216, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : -0.950, total negative slack : -7.552.
  Router: successfully routed after 10 iterations.
  Router: SIGNAL wirelength : 75.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.52 seconds, cpu_time 0.38 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                    1.000        -0.950              1.000        0.216  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.80 seconds, cpu_time 1.47 seconds
  route used memory 291MB, procise used peak memory 3018MB, current used memory 2044MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 199MB, procise used peak memory 3018MB, current used memory 2029MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.81 seconds, cpu_time 0.63 seconds
  bitgen used memory 305MB, procise used peak memory 3018MB, current used memory 2028MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2029MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1480 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.22 seconds, cpu_time 0.25 seconds
  program_bit used memory 5MB, procise used peak memory 3018MB, current used memory 2032MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1480 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.16 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 2031MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.42 seconds, cpu_time 0.14 seconds
  load_design used memory 9MB, procise used peak memory 3018MB, current used memory 1936MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1480 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.15 seconds, cpu_time 0.08 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 1938MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.50 seconds, cpu_time 0.31 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1877MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.38 seconds, cpu_time 0.30 seconds
  load_design used memory 7MB, procise used peak memory 3018MB, current used memory 1877MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.42 seconds, cpu_time 0.08 seconds
  load_design used memory 9MB, procise used peak memory 3018MB, current used memory 1883MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 17 lines parsed!
  rtl_analyze elapsed_time 0.09 seconds, cpu_time 0.09 seconds
  rtl_analyze used memory 1MB, procise used peak memory 3018MB, current used memory 1878MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.801              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.08 seconds, cpu_time 0.06 seconds
  synthesize used memory 26MB, procise used peak memory 3018MB, current used memory 1891MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1878MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.501s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          9 out of     250    3%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.507s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 34.665s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port a1 use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port a2 use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 34.68s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 34.68s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 34.68s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 34.68s
  Phase 1.1 Placer Initialization Core | Time: 34.689s
  Phase 1 Placer Initialization | Time: 34.689s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 18
  .  
  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 35.185s
  hpwl = 70.0
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 35.194s
  hpwl = 70.8
  Phase 2 Global Placement | Time: 35.195s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            5/120            4.17%
  IOU33S                            4/120            3.33%
  LC                                2/8150           0.02%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 41.927s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 41.927s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 41.927s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 41.928s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.931              1.000        0.354  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 44.32 seconds, cpu_time 26.81 seconds
  place used memory 1095MB, procise used peak memory 3018MB, current used memory 1901MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1072MB, procise used peak memory 3018MB, current used memory 1897MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 3 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 4 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 22 nets, 16 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.06 s
  Router: routability driven finished elapsed_time 0.16 seconds, cpu_time 0.08 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.250, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 8.978, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 68.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.23 seconds, cpu_time 0.13 seconds
  Router: created 9 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.978              1.000        0.250  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.24 seconds, cpu_time 0.78 seconds
  route used memory 290MB, procise used peak memory 3018MB, current used memory 1994MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 193MB, procise used peak memory 3018MB, current used memory 1989MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.85 seconds, cpu_time 0.61 seconds
  bitgen used memory 302MB, procise used peak memory 3018MB, current used memory 1988MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1988MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1560 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.17 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 1991MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.44 seconds, cpu_time 0.23 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1912MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.41 seconds, cpu_time 0.20 seconds
  load_design used memory 8MB, procise used peak memory 3018MB, current used memory 1895MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.40 seconds, cpu_time 0.19 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1878MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.11 seconds, cpu_time 0.13 seconds
  rtl_analyze used memory 2MB, procise used peak memory 3018MB, current used memory 1877MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                      N/A           N/A                N/A          N/A  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.01 seconds, cpu_time 0.02 seconds
  synthesize used memory 0MB, procise used peak memory 3018MB, current used memory 1876MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1876MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.479s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.486s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 33.471s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.484s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 33.485s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 33.485s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.485s
  Phase 1.1 Placer Initialization Core | Time: 33.495s
  Phase 1 Placer Initialization | Time: 33.495s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 10
  .  
  .  
  .  
  Phase 2.1 Distribute Placement | Time: 33.723s
  hpwl = 54.8
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 33.731s
  hpwl = 54.8
  Phase 2 Global Placement | Time: 33.733s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                1/8150           0.01%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  
  Phase 3 Detail Placement | Time: 39.951s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 39.951s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 39.951s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 39.951s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                      N/A           N/A                N/A          N/A  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 42.34 seconds, cpu_time 26.27 seconds
  place used memory 1090MB, procise used peak memory 3018MB, current used memory 1895MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1071MB, procise used peak memory 3018MB, current used memory 1890MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 2 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 3 dummy TIE LOW nets.
  DataModel: remove 5 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 18 nets, 14 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 0 routing nodes have overflow, Time : 0.11 s
  Router: routability driven finished elapsed_time 0.16 seconds, cpu_time 0.13 seconds
  Router: pre-processing for timing-driven reroute...
  Router: no valid timing constraint.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 58.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                      N/A           N/A                N/A          N/A  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.27 seconds, cpu_time 1.13 seconds
  route used memory 290MB, procise used peak memory 3018MB, current used memory 1996MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1982MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.77 seconds, cpu_time 0.52 seconds
  bitgen used memory 301MB, procise used peak memory 3018MB, current used memory 1986MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1983MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1568 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.16 seconds, cpu_time 0.16 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 1986MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.42 seconds, cpu_time 0.30 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1876MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.11 seconds, cpu_time 0.13 seconds
  rtl_analyze used memory 2MB, procise used peak memory 3018MB, current used memory 1873MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.157              1.000        0.033  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.15 seconds, cpu_time 0.09 seconds
  synthesize used memory 28MB, procise used peak memory 3018MB, current used memory 1887MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1875MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.514s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.52s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 33.856s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.867s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 33.868s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 33.868s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.868s
  Phase 1.1 Placer Initialization Core | Time: 33.884s
  Phase 1 Placer Initialization | Time: 33.884s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 22
  .  
  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 34.411s
  hpwl = 306.6
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 34.438s
  hpwl = 297.8
  Phase 2 Global Placement | Time: 34.44s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                               13/8150           0.16%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 40.404s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 40.41s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 40.41s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 40.41s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.010              1.000        0.301  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 42.76 seconds, cpu_time 29.41 seconds
  place used memory 1090MB, procise used peak memory 3018MB, current used memory 1898MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1067MB, procise used peak memory 3018MB, current used memory 1896MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 1 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 2 dummy TIE LOW nets.
  DataModel: remove 3 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 59 nets, 24 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 6 routing nodes have overflow, Time : 0.23 s
  Router: 3 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.41 seconds, cpu_time 0.30 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 5.616, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 5.616, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.180, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 5.616, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.180, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 5.616, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 193.
  Router: CLOCK wirelength  : 214.
  Router: P/G wirelength    : 1.
  Router: timing driven successful elapsed_time 0.22 seconds, cpu_time 0.16 seconds
  Router: created 7 dummy I/O insts.
  Router: created 2 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.616              1.000        0.180  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.44 seconds, cpu_time 1.09 seconds
  route used memory 300MB, procise used peak memory 3018MB, current used memory 1999MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1989MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.05 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.84 seconds, cpu_time 0.55 seconds
  bitgen used memory 302MB, procise used peak memory 3018MB, current used memory 1988MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1988MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1588 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.12 seconds, cpu_time 0.08 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 1991MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.45 seconds, cpu_time 0.20 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1893MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.86 seconds, cpu_time 0.73 seconds
  rtl_analyze used memory 20MB, procise used peak memory 3018MB, current used memory 1912MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.157              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.49 seconds, cpu_time 0.38 seconds
  synthesize used memory 28MB, procise used peak memory 3018MB, current used memory 1905MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1903MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.496s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.503s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 33.907s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.92s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 33.921s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 33.921s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.921s
  Phase 1.1 Placer Initialization Core | Time: 33.939s
  Phase 1 Placer Initialization | Time: 33.94s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 45
  .  
  .  .  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 35.045s
  hpwl = 280.0
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 35.059s
  hpwl = 267.8
  Phase 2 Global Placement | Time: 35.061s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                               15/8150           0.18%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 41.449s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 41.449s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 41.449s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 41.45s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.437              1.000        0.298  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 43.74 seconds, cpu_time 30.81 seconds
  place used memory 1085MB, procise used peak memory 3018MB, current used memory 1905MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1083MB, procise used peak memory 3018MB, current used memory 1902MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 3 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 4 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 76 nets, 27 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 37 routing nodes have overflow, Time : 0.09 s
  Router: 14 routing nodes have overflow, Time : 0.00 s
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.29 seconds, cpu_time 0.20 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.181, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.181, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 237.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 1.
  Router: timing driven successful elapsed_time 0.26 seconds, cpu_time 0.11 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.196              1.000        0.181  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.51 seconds, cpu_time 1.03 seconds
  route used memory 292MB, procise used peak memory 3018MB, current used memory 2007MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1995MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  preprocess elapsed_time 0.01 seconds, cpu_time 16.00 seconds
  assemble bitstream elapsed_time 0.06 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.90 seconds, cpu_time 0.70 seconds
  bitgen used memory 302MB, procise used peak memory 3018MB, current used memory 1994MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1994MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1580 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.20 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 1997MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1584 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.16 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 1996MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1620 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.08 seconds, cpu_time 0.13 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 1995MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.44 seconds, cpu_time 0.14 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1880MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.93 seconds, cpu_time 0.72 seconds
  rtl_analyze used memory 17MB, procise used peak memory 3018MB, current used memory 1893MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.157              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.45 seconds, cpu_time 0.39 seconds
  synthesize used memory 28MB, procise used peak memory 3018MB, current used memory 1914MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1887MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.534s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.539s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 33.167s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.176s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 33.176s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 33.176s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.176s
  Phase 1.1 Placer Initialization Core | Time: 33.19s
  Phase 1 Placer Initialization | Time: 33.19s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 45
  .  
  .  .  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 34.218s
  hpwl = 280.0
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 34.237s
  hpwl = 267.8
  Phase 2 Global Placement | Time: 34.239s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                               15/8150           0.18%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 41.065s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 41.065s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 41.066s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 41.066s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.437              1.000        0.298  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 45.86 seconds, cpu_time 29.78 seconds
  place used memory 1090MB, procise used peak memory 3018MB, current used memory 1901MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1076MB, procise used peak memory 3018MB, current used memory 1901MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 3 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 4 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 76 nets, 27 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 37 routing nodes have overflow, Time : 0.08 s
  Router: 14 routing nodes have overflow, Time : 0.02 s
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.32 seconds, cpu_time 0.13 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.181, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.181, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 237.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 1.
  Router: timing driven successful elapsed_time 0.24 seconds, cpu_time 0.20 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.196              1.000        0.181  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 2.74 seconds, cpu_time 1.28 seconds
  route used memory 290MB, procise used peak memory 3018MB, current used memory 2159MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 31MB, procise used peak memory 3018MB, current used memory 1992MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  preprocess elapsed_time 0.01 seconds, cpu_time 16.00 seconds
  assemble bitstream elapsed_time 0.06 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.91 seconds, cpu_time 0.67 seconds
  bitgen used memory 312MB, procise used peak memory 3018MB, current used memory 2012MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1994MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1632 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.17 seconds, cpu_time 0.09 seconds
  program_bit used memory 5MB, procise used peak memory 3018MB, current used memory 1996MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.43 seconds, cpu_time 0.23 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1885MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.38 seconds, cpu_time 0.38 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1883MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.87 seconds, cpu_time 0.66 seconds
  rtl_analyze used memory 14MB, procise used peak memory 3018MB, current used memory 1895MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.157              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.47 seconds, cpu_time 0.30 seconds
  synthesize used memory 28MB, procise used peak memory 3018MB, current used memory 1894MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1892MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.498s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.504s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 34.31s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 34.32s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 34.321s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 34.321s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 34.321s
  Phase 1.1 Placer Initialization Core | Time: 34.338s
  Phase 1 Placer Initialization | Time: 34.338s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 45
  .  
  .  .  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 35.403s
  hpwl = 280.0
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 35.422s
  hpwl = 267.8
  Phase 2 Global Placement | Time: 35.423s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                               15/8150           0.18%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 41.716s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 41.717s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 41.717s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 41.717s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.437              1.000        0.298  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 44.09 seconds, cpu_time 29.45 seconds
  place used memory 1084MB, procise used peak memory 3018MB, current used memory 1910MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1066MB, procise used peak memory 3018MB, current used memory 1904MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 3 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 4 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 76 nets, 27 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 37 routing nodes have overflow, Time : 0.08 s
  Router: 14 routing nodes have overflow, Time : 0.02 s
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.34 seconds, cpu_time 0.13 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.181, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.181, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 6.187, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 237.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 1.
  Router: timing driven successful elapsed_time 0.27 seconds, cpu_time 0.17 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.196              1.000        0.181  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.45 seconds, cpu_time 1.03 seconds
  route used memory 292MB, procise used peak memory 3018MB, current used memory 2012MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1995MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  preprocess elapsed_time 0.01 seconds, cpu_time 16.00 seconds
  assemble bitstream elapsed_time 0.06 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.87 seconds, cpu_time 0.59 seconds
  bitgen used memory 315MB, procise used peak memory 3018MB, current used memory 2001MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 1996MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1632 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.15 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 2000MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.42 seconds, cpu_time 0.14 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1902MB
>>rtl_analyze
  rtl_analyze -> elaborate
  WARN(ELAB-W-54): C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(74), if-condition does not match any sensitivity list edge.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
    ERROR: GUI-0065: Command "rtl_analyze" has error:.
  >>load_design -stage_elaborate -no_hier
  Error : trans sdb
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.41 seconds, cpu_time 0.22 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1902MB
>>rtl_analyze
  rtl_analyze -> elaborate
  WARN(ELAB-W-54): C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(74), if-condition does not match any sensitivity list edge.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
    ERROR: GUI-0065: Command "rtl_analyze" has error:.
  >>load_design -stage_elaborate -no_hier
  Error : trans sdb
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.43 seconds, cpu_time 0.13 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1897MB
>>rtl_analyze
  rtl_analyze -> elaborate
  WARN(ELAB-W-54): C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(74), if-condition does not match any sensitivity list edge.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
    ERROR: GUI-0065: Command "rtl_analyze" has error:.
  >>load_design -stage_elaborate -no_hier
  Error : trans sdb
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.37 seconds, cpu_time 0.28 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1897MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.10 seconds, cpu_time 0.08 seconds
  rtl_analyze used memory 2MB, procise used peak memory 3018MB, current used memory 1895MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.157              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.16 seconds, cpu_time 0.13 seconds
  synthesize used memory 28MB, procise used peak memory 3018MB, current used memory 1914MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1896MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.528s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.532s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 33.042s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.052s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 33.053s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 33.053s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 33.053s
  Phase 1.1 Placer Initialization Core | Time: 33.065s
  Phase 1 Placer Initialization | Time: 33.066s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 35
  .  
  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 34.06s
  hpwl = 171.4
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 34.077s
  hpwl = 175.8
  Phase 2 Global Placement | Time: 34.079s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                               14/8150           0.17%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 40.29s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 40.291s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 40.291s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 40.291s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.177              1.000        0.308  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 42.81 seconds, cpu_time 30.69 seconds
  place used memory 1085MB, procise used peak memory 3018MB, current used memory 1922MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1059MB, procise used peak memory 3018MB, current used memory 1916MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 3 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 4 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 66 nets, 26 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 10 routing nodes have overflow, Time : 0.09 s
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.02 s
  Router: routability driven finished elapsed_time 0.23 seconds, cpu_time 0.16 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 5.968, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 5.968, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.231, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 5.968, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.231, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 5.968, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 158.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 1.
  Router: timing driven successful elapsed_time 0.30 seconds, cpu_time 0.13 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.969              1.000        0.231  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.42 seconds, cpu_time 0.91 seconds
  route used memory 293MB, procise used peak memory 3018MB, current used memory 2017MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2009MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  preprocess elapsed_time 0.01 seconds, cpu_time 16.00 seconds
  assemble bitstream elapsed_time 0.05 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 1.08 seconds, cpu_time 0.75 seconds
  bitgen used memory 311MB, procise used peak memory 3018MB, current used memory 2012MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2008MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.40 seconds, cpu_time 0.25 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1912MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.09 seconds, cpu_time 0.06 seconds
  rtl_analyze used memory 1MB, procise used peak memory 3018MB, current used memory 1910MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.157              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.16 seconds, cpu_time 0.06 seconds
  synthesize used memory 27MB, procise used peak memory 3018MB, current used memory 1932MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1911MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.531s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.537s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 40.527s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 40.54s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 40.541s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 40.541s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 40.541s
  Phase 1.1 Placer Initialization Core | Time: 40.558s
  Phase 1 Placer Initialization | Time: 40.558s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 35
  .  
  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 41.521s
  hpwl = 171.4
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 41.542s
  hpwl = 175.8
  Phase 2 Global Placement | Time: 41.543s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                               14/8150           0.17%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 48.014s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 48.014s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 48.014s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 48.014s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.177              1.000        0.308  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 50.59 seconds, cpu_time 28.23 seconds
  place used memory 1087MB, procise used peak memory 3018MB, current used memory 1925MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1073MB, procise used peak memory 3018MB, current used memory 1924MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 3 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 4 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 66 nets, 26 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 10 routing nodes have overflow, Time : 0.17 s
  Router: 4 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.27 seconds, cpu_time 0.22 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 5.968, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 5.968, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.231, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 5.968, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.231, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 5.968, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 158.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 1.
  Router: timing driven successful elapsed_time 0.26 seconds, cpu_time 0.19 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.969              1.000        0.231  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.50 seconds, cpu_time 1.08 seconds
  route used memory 292MB, procise used peak memory 3018MB, current used memory 2037MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2016MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.04 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.85 seconds, cpu_time 0.56 seconds
  bitgen used memory 300MB, procise used peak memory 3018MB, current used memory 2019MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2016MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.48 seconds, cpu_time 0.48 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1918MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.11 seconds, cpu_time 0.09 seconds
  rtl_analyze used memory 1MB, procise used peak memory 3018MB, current used memory 1919MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.157              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.17 seconds, cpu_time 0.13 seconds
  synthesize used memory 28MB, procise used peak memory 3018MB, current used memory 1919MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1919MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.581s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.59s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 35.118s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.128s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 35.129s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 35.129s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.129s
  Phase 1.1 Placer Initialization Core | Time: 35.147s
  Phase 1 Placer Initialization | Time: 35.147s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 38
  .  
  .  .  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 36.246s
  hpwl = 193.4
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 36.261s
  hpwl = 209.8
  Phase 2 Global Placement | Time: 36.263s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                               13/8150           0.16%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 42.885s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 42.891s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 42.891s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 42.891s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.619              1.000        0.226  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 45.19 seconds, cpu_time 27.55 seconds
  place used memory 1079MB, procise used peak memory 3018MB, current used memory 1938MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1060MB, procise used peak memory 3018MB, current used memory 1933MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 2 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 3 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 68 nets, 24 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 9 routing nodes have overflow, Time : 0.13 s
  Router: 8 routing nodes have overflow, Time : 0.00 s
  Router: 2 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.29 seconds, cpu_time 0.20 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 6.374, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 6.374, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.189, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 6.374, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.02 s
  Router: The final hold worst slack:
  Router: worst slack : 0.189, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 6.374, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 195.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 1.
  Router: timing driven successful elapsed_time 0.32 seconds, cpu_time 0.23 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         6.379              1.000        0.189  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.54 seconds, cpu_time 0.86 seconds
  route used memory 291MB, procise used peak memory 3018MB, current used memory 2045MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 179MB, procise used peak memory 3018MB, current used memory 2026MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.04 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.80 seconds, cpu_time 0.66 seconds
  bitgen used memory 311MB, procise used peak memory 3018MB, current used memory 2030MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2027MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1596 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.29 seconds, cpu_time 0.05 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 2031MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.45 seconds, cpu_time 0.14 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1921MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.11 seconds, cpu_time 0.06 seconds
  rtl_analyze used memory 1MB, procise used peak memory 3018MB, current used memory 1922MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.620              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.10 seconds, cpu_time 0.11 seconds
  synthesize used memory 29MB, procise used peak memory 3018MB, current used memory 1927MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1921MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.535s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.539s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 35.795s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.828s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 35.829s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 35.829s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.829s
  Phase 1.1 Placer Initialization Core | Time: 35.859s
  Phase 1 Placer Initialization | Time: 35.859s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 28
  .  
  .  .  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 38.082s
  hpwl = 83.6
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 38.113s
  hpwl = 86.8
  Phase 2 Global Placement | Time: 38.117s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                                2/8150           0.02%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 47.866s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 47.866s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 47.867s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 47.867s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.248              1.000        0.184  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 50.14 seconds, cpu_time 30.48 seconds
  place used memory 1085MB, procise used peak memory 3018MB, current used memory 1938MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1068MB, procise used peak memory 3018MB, current used memory 1936MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 1 dummy TIE HIGH nets.
  DataModel: remove 0 TIE LOW nets.
  DataModel: created 0 dummy TIE LOW nets.
  DataModel: remove 1 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 22 nets, 11 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 5 routing nodes have overflow, Time : 0.17 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.22 seconds, cpu_time 0.19 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 8.182, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 8.182, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.141, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 8.182, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.141, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 8.182, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 89.
  Router: CLOCK wirelength  : 107.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.28 seconds, cpu_time 0.25 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         8.170              1.000        0.143  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.45 seconds, cpu_time 1.08 seconds
  route used memory 292MB, procise used peak memory 3018MB, current used memory 2029MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 199MB, procise used peak memory 3018MB, current used memory 2029MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  assemble bitstream elapsed_time 0.02 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.79 seconds, cpu_time 0.70 seconds
  bitgen used memory 312MB, procise used peak memory 3018MB, current used memory 2032MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2030MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1592 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.19 seconds, cpu_time 0.11 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 2033MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.46 seconds, cpu_time 0.17 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1955MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 15 lines parsed!
  rtl_analyze elapsed_time 0.10 seconds, cpu_time 0.06 seconds
  rtl_analyze used memory 1MB, procise used peak memory 3018MB, current used memory 1933MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.157              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.18 seconds, cpu_time 0.17 seconds
  synthesize used memory 28MB, procise used peak memory 3018MB, current used memory 1934MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1934MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.546s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          7 out of     250    2%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.553s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 49.051s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 49.064s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 49.065s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 49.065s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 49.065s
  Phase 1.1 Placer Initialization Core | Time: 49.094s
  Phase 1 Placer Initialization | Time: 49.095s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 39
  .  
  .  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 50.174s
  hpwl = 165.1
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 50.198s
  hpwl = 174.8
  Phase 2 Global Placement | Time: 50.199s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            3/120            2.50%
  LC                               13/8150           0.16%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 60.341s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 60.344s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 60.345s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 60.345s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.752              1.000        0.299  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 67.23 seconds, cpu_time 27.59 seconds
  place used memory 1082MB, procise used peak memory 3018MB, current used memory 1945MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1071MB, procise used peak memory 3018MB, current used memory 1937MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 5 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 5 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 0 dummy LC insts.
  Router: build routing data...
  Router: 71 nets, 26 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 21 routing nodes have overflow, Time : 0.11 s
  Router: 9 routing nodes have overflow, Time : 0.00 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.63 seconds, cpu_time 0.14 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 5.279, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 5.279, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.03 s
  Router: The init hold worst slack:
  Router: worst slack : 0.196, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 5.279, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.196, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 5.279, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 176.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 0.
  Router: timing driven successful elapsed_time 0.75 seconds, cpu_time 0.20 seconds
  Router: created 7 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.281              1.000        0.196  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 4.18 seconds, cpu_time 1.20 seconds
  route used memory 294MB, procise used peak memory 3018MB, current used memory 2114MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2031MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  preprocess elapsed_time 0.02 seconds, cpu_time 16.00 seconds
  assemble bitstream elapsed_time 0.09 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 1.56 seconds, cpu_time 0.95 seconds
  bitgen used memory 307MB, procise used peak memory 3018MB, current used memory 2034MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2033MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1584 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.20 seconds, cpu_time 0.09 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 2035MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
    ERROR: GUI-0064: Error occurs while reloading design hierarchy:
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(6): ERROR: port 'reset' is not defined (VERI-1171)
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): ERROR: module 'main' is ignored due to previous errors (VERI-1072)
    ERROR: GUI-0065: Command "load_design -stage_elaborate -no_hier" has error:.
  >>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
    ERROR: GUI-0064: Error occurs while reloading design hierarchy:
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(6): ERROR: port 'reset' is not defined (VERI-1171)
	C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): ERROR: module 'main' is ignored due to previous errors (VERI-1072)
    ERROR: GUI-0065: Command "load_design -stage_elaborate -no_hier" has error:.
  >>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.38 seconds, cpu_time 0.31 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1936MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 16 lines parsed!
  rtl_analyze elapsed_time 0.12 seconds, cpu_time 0.09 seconds
  rtl_analyze used memory 1MB, procise used peak memory 3018MB, current used memory 1937MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.114              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.26 seconds, cpu_time 0.20 seconds
  synthesize used memory 29MB, procise used peak memory 3018MB, current used memory 1937MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1937MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.571s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          8 out of     250    3%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.576s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 38.2s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port reset use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 38.208s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 38.209s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 38.209s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 38.209s
  Phase 1.1 Placer Initialization Core | Time: 38.223s
  Phase 1 Placer Initialization | Time: 38.223s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 95
  .  
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 39.835s
  hpwl = 375.9
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 39.85s
  hpwl = 360.3
  Phase 2 Global Placement | Time: 39.852s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            4/120            3.33%
  LC                               20/8150           0.25%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 47.102s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 47.108s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 47.109s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 47.109s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.712              1.000        0.184  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 49.65 seconds, cpu_time 27.55 seconds
  place used memory 1080MB, procise used peak memory 3018MB, current used memory 1961MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1064MB, procise used peak memory 3018MB, current used memory 1953MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 5 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 4 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 1 dummy LC insts.
  Router: build routing data...
  Router: 100 nets, 34 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 103 routing nodes have overflow, Time : 0.09 s
  Router: 60 routing nodes have overflow, Time : 0.02 s
  Router: 16 routing nodes have overflow, Time : 0.02 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.35 seconds, cpu_time 0.20 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 5.586, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 5.586, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.143, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 5.586, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The final hold worst slack:
  Router: worst slack : 0.143, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 5.586, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 450.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 5.
  Router: timing driven successful elapsed_time 0.25 seconds, cpu_time 0.16 seconds
  Router: created 8 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.575              1.000        0.143  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.61 seconds, cpu_time 1.09 seconds
  route used memory 293MB, procise used peak memory 3018MB, current used memory 2079MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2046MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  preprocess elapsed_time 0.01 seconds, cpu_time 16.00 seconds
  assemble bitstream elapsed_time 0.08 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 0.89 seconds, cpu_time 0.83 seconds
  bitgen used memory 299MB, procise used peak memory 3018MB, current used memory 2049MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3018MB, current used memory 2046MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1584 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.20 seconds, cpu_time 0.13 seconds
  program_bit used memory 4MB, procise used peak memory 3018MB, current used memory 2051MB
>>load_design -stage_elaborate -no_hier
  route finish
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.43 seconds, cpu_time 0.14 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1946MB
>>load_design -stage_elaborate -no_hier
  -- Analyzing Verilog file 'C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v' (VERI-1482)
  load_design elapsed_time 0.37 seconds, cpu_time 0.28 seconds
  load_design used memory 0MB, procise used peak memory 3018MB, current used memory 1953MB
>>rtl_analyze
  rtl_analyze -> elaborate
  Info: SDB transformed into DM successfully.  
  C:/Users/ZiJie/Desktop/redgreenlight/sources/main.v(3): INFO: compiling module 'main_default' (VERI-1018)
  write out edif file main_elaborate.edif
  rtl_analyze -> read edif source files
  rtl_analyze -> read ip edif files
  rtl_analyze -> bind_design -verbose 0
  rtl_analyze -> uniquify
  rtl_analyze -> read_ucf C:/Users/ZiJie/Desktop/redgreenlight/constraints/constrs_1/main.ucf
  yyparse returns 0! total 16 lines parsed!
  rtl_analyze elapsed_time 0.12 seconds, cpu_time 0.09 seconds
  rtl_analyze used memory 1MB, procise used peak memory 3018MB, current used memory 1946MB
>>synthesize
  synthesize -> flatten
  synthesize -> logic opt and lut mapping
  synthesize -> insert_io -bufg_limit_cnt 16
  write out edif file main.edif
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         9.114              1.000        0.076  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  FDC_INFO! export constraints to file main_synthesized.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_synthesized.fdc" is already in project.
  synthesize elapsed_time 0.28 seconds, cpu_time 0.22 seconds
  synthesize used memory 29MB, procise used peak memory 3018MB, current used memory 1950MB
place -thread 4;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy 
>>opt_design
    DffDupPass : total create 0 insts for model 'main'
    HfsPass : total split 0 nets for model 'main'
    DffDupPass : total create 0 insts for model 'main'
  opt_design used memory 0MB, procise used peak memory 3018MB, current used memory 1945MB
>>place -thread 4
  Phase 1 Placer Initialization
  Phase 1.1 Placer Initialization Core
  Phase 1.1.6 Build Placer Netlist Model
  Building SiteChkr ...
    Done.
  Phase 1.1.6 Build Placer Netlist Model | Time: 0.548s
  Phase 1.1.5.2 Implementation Feasibility check
  IO Utilization:
    Number of bonded IOBs:                          8 out of     250    3%
  
  IOPAD Utilization:
    Number of bonded IOPADs:                        0 out of      22    0%
  
  Specific Feature Utilization:
    Number of RAMH18E1/FIFO18E1s:                   0 out of     150    0%
    Number of RAMHFIFO36E1/FIFO36E1s:               0 out of      75    0%
    Number of GCDU/GCDU_CTRLs:                      1 out of      32    3%
      Number used as GCDUs:                         0
      Number used as GCDU_CTRLs:                    1
    Number of ISTCE2/ISTCE2_FINESTCs:               0 out of     250    0%
    Number of ILGKE2/ILGKE3/ISSE2s:                 0 out of     250    0%
    Number of OLGKE2/OLGKE3/OSSE2s:                 0 out of     250    0%
    Number of PSU_IN/PSU_IN_PHYs:                   0 out of      20    0%
    Number of PSU_OUT/PSU_OUT_PHYs:                 0 out of      20    0%
    Number of JTBSs:                                0 out of       4    0%
    Number of HCDU_CEs:                             0 out of      72    0%
    Number of RCDUs:                                0 out of      20    0%
    Number of CAPs:                                 0 out of       1    0%
    Number of DNA_PORTs:                            0 out of       1    0%
    Number of CU48E1s:                              0 out of     120    0%
    Number of UNRECOVER_USRs:                       0 out of       1    0%
    Number of SECTOR_ECCs:                          0 out of       1    0%
    Number of UHST2E2_CHs:                          0 out of       4    0%
    Number of UHST2E2_COMs:                         0 out of       1    0%
    Number of IDU_DS_UHSTE2s:                       0 out of       2    0%
    Number of UACs:                                 0 out of       2    0%
    Number of ISTC_CTRLs:                           0 out of       5    0%
    Number of IFIFOs:                               0 out of      20    0%
    Number of DCCUE2_ADVs:                          0 out of       5    0%
    Number of OFIFOs:                               0 out of      20    0%
    Number of PCIE_2_1s:                            0 out of       1    0%
    Number of PSU_REFs:                             0 out of       5    0%
    Number of PHY_CTRLs:                            0 out of       5    0%
    Number of PLLE2_ADVs:                           0 out of       5    0%
    Number of BOOTUPs:                              0 out of       1    0%
    Number of FADCs:                                0 out of       1    0%
  
  Phase 1.1.5.2 Implementation Feasibility check | Time: 0.555s
  Phase 1.1.7 Constrain Clocks/Macros
  Phase 1.1.7 Constrain Clocks/Macros | Time: 35.626s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device
    WARNING: PLACE-1501: IO port clk use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt1[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[0] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[1] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port lt2[2] use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
    WARNING: PLACE-1501: IO port reset use I/O standard(IOSTANDARD) value "DEFAULT", instead of a user assigned specific value.
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.635s
  Phase 1.1.8 Build Shapes/ HD Config
  Phase 1.1.8.1 Build Macros
  Phase 1.1.8.1 Build Macros | Time: 35.635s
  Phase 1.1.8 Build Shapes/ HD Config | Time: 35.635s
  Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Time: 35.635s
  Phase 1.1 Placer Initialization Core | Time: 35.649s
  Phase 1 Placer Initialization | Time: 35.65s
  Phase 2 Global Placement
  Phase 2.1 Distribute Placement
  cluster_view_->num_total_clusters() = 96
  .  
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  .  
  Phase 2.1 Distribute Placement | Time: 37.153s
  hpwl = 363.6
  Phase 2.2 Legalize Placement
  Phase 2.2 Legalize Placement | Time: 37.177s
  hpwl = 353.3
  Phase 2 Global Placement | Time: 37.179s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generating physical netlist ... 
  
                           DEVICE UTILIZATION                   
  ------------------------------------------------------------------
  resource                      used/available     utilization      
  ------------------------------------------------------------------
  GCDU_CTRL                         1/32             3.13%
  IOU33M                            4/120            3.33%
  IOU33S                            4/120            3.33%
  LC                               21/8150           0.26%
  ------------------------------------------------------------------
  FDC_INFO! export constraints to file main_placed.fdc!
  "C:/Users/ZiJie/Desktop/redgreenlight/rundir/main_placed.fdc" is already in project.
  Building SiteChkr ...
    Done.
  Phase 3 Detail Placement
  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  .  
  Phase 3 Detail Placement | Time: 44.117s
  Phase 4 Post Placement Optimization and Clean-Up
  Phase 4.2 Post Placement Cleanup
  Phase 4.2 Post Placement Cleanup | Time: 44.117s
  Phase 4.4 Final Placement Cleanup
  Phase 4.4 Final Placement Cleanup | Time: 44.117s
  Phase 4 Post Placement Optimization and Clean-Up | Time: 44.117s
  The worst negtive slack is: 0.000000.
  The total negtive slack is: 0.000000.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.644              1.000        0.318  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  place elapsed_time 46.72 seconds, cpu_time 28.44 seconds
  place used memory 1076MB, procise used peak memory 3021MB, current used memory 1964MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_place.phy
  write_phy_design used memory 1057MB, procise used peak memory 3021MB, current used memory 1961MB
route;write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy 
>>route
  DataModel: remove 1 TIE HIGH nets.
  DataModel: create 6 dummy TIE HIGH nets.
  DataModel: remove 1 TIE LOW nets.
  DataModel: created 1 dummy TIE LOW nets.
  DataModel: remove 4 PULL insts.
  DataModel: remove 0 CU PULL insts.
  DataModel: created 2 dummy LC insts.
  Router: build routing data...
  Router: 102 nets, 36 insts.
  Router: sort net pins...
  Router: initial routability-driven routing...
  Router: No unrouted net
  Router: 94 routing nodes have overflow, Time : 0.11 s
  Router: 56 routing nodes have overflow, Time : 0.00 s
  Router: 10 routing nodes have overflow, Time : 0.02 s
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: routability driven finished elapsed_time 0.30 seconds, cpu_time 0.16 seconds
  Router: pre-processing for timing-driven reroute...
  Router: worst slack : 5.826, total negative slack : 0.000.
  Router: start timing-driven reroute...
  Router: worst slack : 5.826, total negative slack : 0.000.
  Router: 0 routing nodes have overflow, Time : 0.00 s
  Router: The init hold worst slack:
  Router: worst slack : 0.178, total negative slack : 0.000.
  Router: The init setup worst slack:
  Router: worst slack : 5.826, total negative slack : 0.000.
  Router: Start to optimize the hold slack
  Router: Optimize the hold slack finish
  Router: 0 routing nodes have overflow, Time : 0.02 s
  Router: The final hold worst slack:
  Router: worst slack : 0.178, total negative slack : 0.000.
  Router: The final setup worst slack:
  Router: worst slack : 5.826, total negative slack : 0.000.
  Router: successfully routed after 1 iterations.
  Router: SIGNAL wirelength : 368.
  Router: CLOCK wirelength  : 132.
  Router: P/G wirelength    : 4.
  Router: timing driven successful elapsed_time 0.33 seconds, cpu_time 0.22 seconds
  Router: created 8 dummy I/O insts.
  Router: created 1 dummy HCDU_CE insts.
  Generate timing summary report with max_paths=10 nworst=3
  ==========================================================================
  INFO static timing analysis results.
  ==========================================================================
  PathType  Requirement(setup)  Slack(setup)  Requirement(hold)  Slack(hold)
  ==========================================================================
  Trr                   10.000         5.826              1.000        0.183  
  Tir                      N/A           N/A                N/A          N/A  
  Tro                      N/A           N/A                N/A          N/A  
  Tio                      N/A           N/A                N/A          N/A  
  ==========================================================================
  route elapsed_time 1.52 seconds, cpu_time 1.05 seconds
  route used memory 290MB, procise used peak memory 3021MB, current used memory 2076MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f_route.phy
  write_phy_design used memory 175MB, procise used peak memory 3021MB, current used memory 2055MB
>>bitgen redgreenlight.bit -g bpi_sync_mode:Disable spi_32bit_addr:No spi_buswidth:1 Encrypt:No
  preprocess elapsed_time 0.02 seconds, cpu_time 16.00 seconds
  assemble bitstream elapsed_time 0.07 seconds, cpu_time -16.00 seconds
  Writing out bitstream file redgreenlight.bit
  Writing out bgn file redgreenlight.bgn
  bitgen elapsed_time 1.00 seconds, cpu_time 0.91 seconds
  bitgen used memory 323MB, procise used peak memory 3021MB, current used memory 2058MB
>>write_phy_design C:/Users/ZiJie/Desktop/redgreenlight/rundir//.dec009b63c4e8681edbf28a3ba6a217f.phy
  write_phy_design used memory 0MB, procise used peak memory 3021MB, current used memory 2056MB
>>program_bit C:/Users/ZiJie/Desktop/redgreenlight/rundir/redgreenlight.bit -part 0
  hw_server:  Accepting 'procise' connection 1652 on tcp 8888
  BOOTSTS: 0x00000001
  STAT: 0x400079fc
  Startup state machine: Phase 5
  hw_server:  SVF instructions execute success
  program_bit elapsed_time 3.29 seconds, cpu_time 0.08 seconds
  program_bit used memory 4MB, procise used peak memory 3021MB, current used memory 2060MB
hw_server message connection interrupt, errno code = 0
