|top
clk => clk.IN5
reset => reset.IN5
button1 => button1.IN1
button2 => button2.IN1
busy <= master_module:MASTER1.busy


|top|master_module:MASTER1
clk => clk.IN2
reset => reset.IN2
button1 => button1.IN1
button2 => button2.IN1
busy <= button_event1:BUTTON_EVENT1.busy
arbitor_busy => arbitor_busy.IN1
bus_busy => bus_busy.IN1
approval_grant => approval_grant.IN1
approval_request <= master_port:MASTER_PORT.approval_request
tx_slave_select <= master_port:MASTER_PORT.tx_slave_select
trans_done <= trans_done.DB_MAX_OUTPUT_PORT_TYPE
rx_data => rx_data.IN1
tx_address <= master_port:MASTER_PORT.tx_address
tx_data <= master_port:MASTER_PORT.tx_data
slave_valid => slave_valid.IN1
slave_ready => slave_ready.IN1
master_valid <= master_port:MASTER_PORT.master_valid
master_ready <= master_port:MASTER_PORT.master_ready
write_en <= master_port:MASTER_PORT.write_en
read_en <= master_port:MASTER_PORT.read_en


|top|master_module:MASTER1|master_port:MASTER_PORT
clk => clk.IN2
reset => reset.IN2
instruction[0] => instruction[0].IN2
instruction[1] => instruction[1].IN2
slave_select[0] => slave_select[0].IN1
slave_select[1] => slave_select[1].IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
data_out[0] => data_out[0].IN1
data_out[1] => data_out[1].IN1
data_out[2] => data_out[2].IN1
data_out[3] => data_out[3].IN1
data_out[4] => data_out[4].IN1
data_out[5] => data_out[5].IN1
data_out[6] => data_out[6].IN1
data_out[7] => data_out[7].IN1
data_in[0] <= master_in_port:MASTER_IN_PORT.data
data_in[1] <= master_in_port:MASTER_IN_PORT.data
data_in[2] <= master_in_port:MASTER_IN_PORT.data
data_in[3] <= master_in_port:MASTER_IN_PORT.data
data_in[4] <= master_in_port:MASTER_IN_PORT.data
data_in[5] <= master_in_port:MASTER_IN_PORT.data
data_in[6] <= master_in_port:MASTER_IN_PORT.data
data_in[7] <= master_in_port:MASTER_IN_PORT.data
rx_done <= master_in_port:MASTER_IN_PORT.rx_done
tx_done <= tx_done.DB_MAX_OUTPUT_PORT_TYPE
arbitor_busy => arbitor_busy.IN1
bus_busy => bus_busy.IN1
approval_grant => approval_grant.IN1
approval_request <= master_out_port:MASTER_OUT_PORT.approval_request
tx_slave_select <= master_out_port:MASTER_OUT_PORT.tx_slave_select
trans_done <= trans_done.DB_MAX_OUTPUT_PORT_TYPE
rx_data => rx_data.IN1
tx_address <= master_out_port:MASTER_OUT_PORT.tx_address
tx_data <= master_out_port:MASTER_OUT_PORT.tx_data
slave_valid => slave_valid.IN1
slave_ready => slave_ready.IN1
master_valid <= master_out_port:MASTER_OUT_PORT.master_valid
master_ready <= master_ready.DB_MAX_OUTPUT_PORT_TYPE
write_en <= master_out_port:MASTER_OUT_PORT.write_en
read_en <= read_en.DB_MAX_OUTPUT_PORT_TYPE


|top|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
clk => read_en~reg0.CLK
clk => master_ready~reg0.CLK
clk => rx_done~reg0.CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => state~1.DATAIN
reset => read_en~reg0.ACLR
reset => master_ready~reg0.PRESET
reset => rx_done~reg0.ACLR
reset => data[0]~reg0.ACLR
reset => data[1]~reg0.ACLR
reset => data[2]~reg0.ACLR
reset => data[3]~reg0.ACLR
reset => data[4]~reg0.ACLR
reset => data[5]~reg0.ACLR
reset => data[6]~reg0.ACLR
reset => data[7]~reg0.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => state~3.DATAIN
tx_done => always0.IN1
instruction[0] => Equal0.IN1
instruction[1] => Equal0.IN0
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
slave_valid => always0.IN1
master_ready <= master_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_en <= read_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
clk => tx_done~reg0.CLK
clk => tx_data~reg0.CLK
clk => tx_address~reg0.CLK
clk => read_en~reg0.CLK
clk => write_en~reg0.CLK
clk => master_valid~reg0.CLK
clk => tx_slave_select~reg0.CLK
clk => approval_request~reg0.CLK
clk => master_ready~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => state~1.DATAIN
reset => tx_done~reg0.ACLR
reset => tx_data~reg0.ACLR
reset => tx_address~reg0.ACLR
reset => read_en~reg0.ACLR
reset => write_en~reg0.ACLR
reset => master_valid~reg0.ACLR
reset => tx_slave_select~reg0.ACLR
reset => approval_request~reg0.ACLR
reset => master_ready~reg0.PRESET
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => state~3.DATAIN
slave_select[0] => Selector0.IN3
slave_select[1] => Selector0.IN2
instruction[0] => read_en.DATAB
instruction[0] => write_en.DATAB
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => count.OUTPUTSELECT
instruction[1] => tx_slave_select.OUTPUTSELECT
instruction[1] => Selector34.IN4
instruction[1] => Selector41.IN5
instruction[1] => master_ready.DATAB
instruction[1] => Selector33.IN1
address[0] => Mux0.IN15
address[1] => Mux0.IN14
address[2] => Mux0.IN13
address[3] => Mux0.IN12
address[4] => Mux0.IN11
address[5] => Mux0.IN10
address[6] => Mux0.IN9
address[7] => Mux0.IN8
address[8] => Mux0.IN7
address[9] => Mux0.IN6
address[10] => Mux0.IN5
address[11] => Mux0.IN4
data[0] => Mux1.IN7
data[1] => Mux1.IN6
data[2] => Mux1.IN5
data[3] => Mux1.IN4
data[4] => Mux1.IN3
data[5] => Mux1.IN2
data[6] => Mux1.IN1
data[7] => Mux1.IN0
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_ready => always0.IN1
arbitor_busy => always0.IN1
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => count.OUTPUTSELECT
bus_busy => tx_slave_select.OUTPUTSELECT
bus_busy => state.DATAB
bus_busy => Selector40.IN3
bus_busy => approval_request.DATAA
bus_busy => state.DATAB
bus_busy => Selector36.IN2
bus_busy => state.DATAA
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => count.OUTPUTSELECT
approval_grant => state.OUTPUTSELECT
approval_grant => approval_request.OUTPUTSELECT
approval_grant => tx_slave_select.OUTPUTSELECT
approval_grant => write_en.OUTPUTSELECT
approval_grant => read_en.OUTPUTSELECT
approval_grant => tx_address.OUTPUTSELECT
approval_grant => tx_data.OUTPUTSELECT
approval_grant => Selector37.IN3
approval_grant => Selector43.IN4
master_ready <= master_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
approval_request <= approval_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_slave_select <= tx_slave_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_valid <= master_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en <= write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_en <= read_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_address <= tx_address~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= tx_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|master_module:MASTER1|button_event1:BUTTON_EVENT1
clk => busy~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => slave_select[0]~reg0.CLK
clk => slave_select[1]~reg0.CLK
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => state~1.DATAIN
reset => busy~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => address[0]~reg0.ACLR
reset => address[1]~reg0.ACLR
reset => address[2]~reg0.ACLR
reset => address[3]~reg0.ACLR
reset => address[4]~reg0.ACLR
reset => address[5]~reg0.ACLR
reset => address[6]~reg0.ACLR
reset => address[7]~reg0.ACLR
reset => address[8]~reg0.ACLR
reset => address[9]~reg0.ACLR
reset => address[10]~reg0.ACLR
reset => address[11]~reg0.ACLR
reset => slave_select[0]~reg0.PRESET
reset => slave_select[1]~reg0.ACLR
reset => instruction[0]~reg0.ACLR
reset => instruction[1]~reg0.ACLR
reset => state~3.DATAIN
button1 => state.OUTPUTSELECT
button1 => instruction.OUTPUTSELECT
button1 => slave_select.OUTPUTSELECT
button1 => slave_select.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => address.OUTPUTSELECT
button1 => data_out.OUTPUTSELECT
button1 => data_out.OUTPUTSELECT
button1 => data_out.OUTPUTSELECT
button1 => data_out.OUTPUTSELECT
button1 => data_out.OUTPUTSELECT
button1 => data_out.OUTPUTSELECT
button1 => data_out.OUTPUTSELECT
button1 => data_out.OUTPUTSELECT
button1 => busy.OUTPUTSELECT
button1 => Selector1.IN1
button2 => state.DATAA
button2 => slave_select.OUTPUTSELECT
button2 => slave_select.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => address.OUTPUTSELECT
button2 => data_out.OUTPUTSELECT
button2 => data_out.OUTPUTSELECT
button2 => data_out.OUTPUTSELECT
button2 => data_out.OUTPUTSELECT
button2 => data_out.OUTPUTSELECT
button2 => data_out.OUTPUTSELECT
button2 => data_out.OUTPUTSELECT
button2 => data_out.OUTPUTSELECT
button2 => instruction.DATAA
button2 => busy.DATAA
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
rx_done => ~NO_FANOUT~
tx_done => ~NO_FANOUT~
trans_done => instruction.OUTPUTSELECT
trans_done => instruction.OUTPUTSELECT
trans_done => Selector0.IN1
trans_done => Selector5.IN1
trans_done => Selector1.IN2
trans_done => Selector2.IN2
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_select[0] <= slave_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_select[1] <= slave_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Bus_interconnect:BUS
sys_clk => sys_clk.IN1
sys_rst => sys_rst.IN1
m1_request => m1_request.IN1
m2_request => m2_request.IN1
m1_slave_sel => m1_slave_sel.IN1
m2_slave_sel => m2_slave_sel.IN1
m1_grant <= Bus_Arbiter:Bus_Arbiter1.m1_grant
m2_grant <= Bus_Arbiter:Bus_Arbiter1.m2_grant
arbiter_busy <= Bus_Arbiter:Bus_Arbiter1.arbiter_busy
m1_clk => m1_clk.IN1
m1_rst => m1_rst.IN1
m1_valid => m1_valid.IN1
m1_tx_address => m1_tx_address.IN1
m1_tx_data => m1_tx_data.IN1
m1_rx_data <= Bus_mux:Bus_mux1.m1_rx_data
m1_write_en => m1_write_en.IN1
m1_read_en => m1_read_en.IN1
m1_slave_ready <= Bus_mux:Bus_mux1.m1_slave_ready
m2_clk => m2_clk.IN1
m2_rst => m2_rst.IN1
m2_valid => m2_valid.IN1
m2_tx_address => m2_tx_address.IN1
m2_tx_data => m2_tx_data.IN1
m2_rx_data <= Bus_mux:Bus_mux1.m2_rx_data
m2_write_en => m2_write_en.IN1
m2_read_en => m2_read_en.IN1
m2_slave_ready <= Bus_mux:Bus_mux1.m2_slave_ready
s1_clk <= Bus_mux:Bus_mux1.s1_clk
s1_rst <= Bus_mux:Bus_mux1.s1_rst
s1_valid <= Bus_mux:Bus_mux1.s1_valid
s1_rx_address <= Bus_mux:Bus_mux1.s1_rx_address
s1_rx_data <= Bus_mux:Bus_mux1.s1_rx_data
s1_tx_data => s1_tx_data.IN1
s1_write_en <= Bus_mux:Bus_mux1.s1_write_en
s1_read_en <= Bus_mux:Bus_mux1.s1_read_en
s1_slave_ready => s1_slave_ready.IN1
s2_clk <= Bus_mux:Bus_mux1.s2_clk
s2_rst <= Bus_mux:Bus_mux1.s2_rst
s2_valid <= Bus_mux:Bus_mux1.s2_valid
s2_rx_address <= Bus_mux:Bus_mux1.s2_rx_address
s2_rx_data <= Bus_mux:Bus_mux1.s2_rx_data
s2_tx_data => s2_tx_data.IN1
s2_write_en <= Bus_mux:Bus_mux1.s2_write_en
s2_read_en <= Bus_mux:Bus_mux1.s2_read_en
s2_slave_ready => s2_slave_ready.IN1
s3_clk <= Bus_mux:Bus_mux1.s3_clk
s3_rst <= Bus_mux:Bus_mux1.s3_rst
s3_valid <= Bus_mux:Bus_mux1.s3_valid
s3_rx_address <= Bus_mux:Bus_mux1.s3_rx_address
s3_rx_data <= Bus_mux:Bus_mux1.s3_rx_data
s3_tx_data => s3_tx_data.IN1
s3_write_en <= Bus_mux:Bus_mux1.s3_write_en
s3_read_en <= Bus_mux:Bus_mux1.s3_read_en
s3_slave_ready => s3_slave_ready.IN1


|top|Bus_interconnect:BUS|Bus_Arbiter:Bus_Arbiter1
sys_clk => arbiter_busy~reg0.CLK
sys_clk => slave_sel[0]~reg0.CLK
sys_clk => slave_sel[1]~reg0.CLK
sys_clk => bus_grant[0]~reg0.CLK
sys_clk => bus_grant[1]~reg0.CLK
sys_clk => m2_grant~reg0.CLK
sys_clk => m1_grant~reg0.CLK
sys_clk => rx_m2_slave[0].CLK
sys_clk => rx_m2_slave[1].CLK
sys_clk => rx_m1_slave[0].CLK
sys_clk => rx_m1_slave[1].CLK
sys_clk => slave_sel_done.CLK
sys_clk => arbiter_state~1.DATAIN
sys_clk => slave_addr_state~1.DATAIN
sys_rst => arbiter_busy~reg0.ACLR
sys_rst => slave_sel[0]~reg0.ACLR
sys_rst => slave_sel[1]~reg0.ACLR
sys_rst => bus_grant[0]~reg0.ACLR
sys_rst => bus_grant[1]~reg0.ACLR
sys_rst => m2_grant~reg0.ACLR
sys_rst => m1_grant~reg0.ACLR
sys_rst => rx_m2_slave[0].ACLR
sys_rst => rx_m2_slave[1].ACLR
sys_rst => rx_m1_slave[0].ACLR
sys_rst => rx_m1_slave[1].ACLR
sys_rst => slave_sel_done.ACLR
sys_rst => arbiter_state~3.DATAIN
sys_rst => slave_addr_state~3.DATAIN
m1_request => start.IN0
m1_request => arbiter_state.OUTPUTSELECT
m1_request => arbiter_state.OUTPUTSELECT
m1_request => arbiter_busy.OUTPUTSELECT
m1_request => Selector3.IN2
m2_request => start.IN1
m2_request => arbiter_state.DATAA
m2_request => arbiter_busy.DATAA
m2_request => arbiter_state.DATAA
m1_slave_sel => rx_m1_slave.DATAB
m1_slave_sel => rx_m1_slave[0].DATAIN
m2_slave_sel => rx_m2_slave.DATAB
m2_slave_sel => rx_m2_slave[0].DATAIN
m1_grant <= m1_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
m2_grant <= m2_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbiter_busy <= arbiter_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_grant[0] <= bus_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_grant[1] <= bus_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_sel[0] <= slave_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_sel[1] <= slave_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Bus_interconnect:BUS|Bus_mux:Bus_mux1
bus_grant[0] => Equal2.IN0
bus_grant[0] => Equal4.IN1
bus_grant[1] => Equal2.IN1
bus_grant[1] => Equal4.IN0
slave_sel[0] => Equal0.IN0
slave_sel[0] => Equal1.IN1
slave_sel[0] => Equal3.IN1
slave_sel[1] => Equal0.IN1
slave_sel[1] => Equal1.IN0
slave_sel[1] => Equal3.IN0
m1_clk => s1_clk.DATAB
m1_clk => s2_clk.DATAB
m1_clk => s3_clk.DATAB
m1_rst => s1_rst.DATAB
m1_rst => s2_rst.DATAB
m1_rst => s3_rst.DATAB
m1_valid => s1_valid.DATAB
m1_valid => s2_valid.DATAB
m1_valid => s3_valid.DATAB
m1_tx_address => s1_rx_address.DATAB
m1_tx_address => s2_rx_address.DATAB
m1_tx_address => s3_rx_address.DATAB
m1_tx_data => s1_rx_data.DATAB
m1_tx_data => s2_rx_data.DATAB
m1_tx_data => s3_rx_data.DATAB
m1_rx_data <= m1_rx_data.DB_MAX_OUTPUT_PORT_TYPE
m1_write_en => s1_write_en.DATAB
m1_write_en => s2_write_en.DATAB
m1_write_en => s3_write_en.DATAB
m1_read_en => s1_read_en.DATAB
m1_read_en => s2_read_en.DATAB
m1_read_en => s3_read_en.DATAB
m1_slave_ready <= m1_slave_ready.DB_MAX_OUTPUT_PORT_TYPE
m2_clk => s1_clk.DATAB
m2_clk => s2_clk.DATAB
m2_clk => s3_clk.DATAB
m2_rst => s1_rst.DATAB
m2_rst => s2_rst.DATAB
m2_rst => s3_rst.DATAB
m2_valid => s1_valid.DATAB
m2_valid => s2_valid.DATAB
m2_valid => s3_valid.DATAB
m2_tx_address => s1_rx_address.DATAB
m2_tx_address => s2_rx_address.DATAB
m2_tx_address => s3_rx_address.DATAB
m2_tx_data => s1_rx_data.DATAB
m2_tx_data => s2_rx_data.DATAB
m2_tx_data => s3_rx_data.DATAB
m2_rx_data <= m2_rx_data.DB_MAX_OUTPUT_PORT_TYPE
m2_write_en => s1_write_en.DATAB
m2_write_en => s2_write_en.DATAB
m2_write_en => s3_write_en.DATAB
m2_read_en => s1_read_en.DATAB
m2_read_en => s2_read_en.DATAB
m2_read_en => s3_read_en.DATAB
m2_slave_ready <= m2_slave_ready.DB_MAX_OUTPUT_PORT_TYPE
s1_clk <= s1_clk.DB_MAX_OUTPUT_PORT_TYPE
s1_rst <= s1_rst.DB_MAX_OUTPUT_PORT_TYPE
s1_valid <= s1_valid.DB_MAX_OUTPUT_PORT_TYPE
s1_rx_address <= s1_rx_address.DB_MAX_OUTPUT_PORT_TYPE
s1_rx_data <= s1_rx_data.DB_MAX_OUTPUT_PORT_TYPE
s1_tx_data => m1_rx_data.DATAB
s1_tx_data => m2_rx_data.DATAB
s1_write_en <= s1_write_en.DB_MAX_OUTPUT_PORT_TYPE
s1_read_en <= s1_read_en.DB_MAX_OUTPUT_PORT_TYPE
s1_slave_ready => m1_slave_ready.DATAB
s1_slave_ready => m2_slave_ready.DATAB
s2_clk <= s2_clk.DB_MAX_OUTPUT_PORT_TYPE
s2_rst <= s2_rst.DB_MAX_OUTPUT_PORT_TYPE
s2_valid <= s2_valid.DB_MAX_OUTPUT_PORT_TYPE
s2_rx_address <= s2_rx_address.DB_MAX_OUTPUT_PORT_TYPE
s2_rx_data <= s2_rx_data.DB_MAX_OUTPUT_PORT_TYPE
s2_tx_data => m1_rx_data.DATAB
s2_tx_data => m2_rx_data.DATAB
s2_write_en <= s2_write_en.DB_MAX_OUTPUT_PORT_TYPE
s2_read_en <= s2_read_en.DB_MAX_OUTPUT_PORT_TYPE
s2_slave_ready => m1_slave_ready.DATAB
s2_slave_ready => m2_slave_ready.DATAB
s3_clk <= s3_clk.DB_MAX_OUTPUT_PORT_TYPE
s3_rst <= s3_rst.DB_MAX_OUTPUT_PORT_TYPE
s3_valid <= s3_valid.DB_MAX_OUTPUT_PORT_TYPE
s3_rx_address <= s3_rx_address.DB_MAX_OUTPUT_PORT_TYPE
s3_rx_data <= s3_rx_data.DB_MAX_OUTPUT_PORT_TYPE
s3_tx_data => m1_rx_data.DATAB
s3_tx_data => m2_rx_data.DATAB
s3_write_en <= s3_write_en.DB_MAX_OUTPUT_PORT_TYPE
s3_read_en <= s3_read_en.DB_MAX_OUTPUT_PORT_TYPE
s3_slave_ready => m1_slave_ready.DATAB
s3_slave_ready => m2_slave_ready.DATAB


|top|slave_4k:SLAVE_4K
clk => clk.IN2
reset => reset.IN2
read_en => read_en.IN1
write_en => write_en.IN1
master_ready => master_ready.IN1
master_valid => master_valid.IN1
slave_valid <= slave_port:SLAVE_PORT.slave_valid
slave_ready <= slave_port:SLAVE_PORT.slave_ready
rx_address => rx_address.IN1
rx_data => rx_data.IN1
slave_tx_done <= slave_port:SLAVE_PORT.slave_tx_done
rx_done <= slave_port:SLAVE_PORT.rx_done
tx_data <= slave_port:SLAVE_PORT.tx_data


|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT
clk => clk.IN2
reset => reset.IN2
read_en => read_en.IN1
write_en => write_en.IN1
master_ready => master_ready.IN1
master_valid => master_valid.IN1
slave_valid <= slave_valid.DB_MAX_OUTPUT_PORT_TYPE
slave_ready <= slave_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_address => rx_address.IN1
rx_data => rx_data.IN1
slave_tx_done <= slave_out_port:SLAVE_OUT_PORT.slave_tx_done
rx_done <= slave_in_port:SLAVE_IN_PORT.rx_done
tx_data <= slave_out_port:SLAVE_OUT_PORT.tx_data
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
address[0] <= slave_in_port:SLAVE_IN_PORT.address
address[1] <= slave_in_port:SLAVE_IN_PORT.address
address[2] <= slave_in_port:SLAVE_IN_PORT.address
address[3] <= slave_in_port:SLAVE_IN_PORT.address
address[4] <= slave_in_port:SLAVE_IN_PORT.address
address[5] <= slave_in_port:SLAVE_IN_PORT.address
address[6] <= slave_in_port:SLAVE_IN_PORT.address
address[7] <= slave_in_port:SLAVE_IN_PORT.address
address[8] <= slave_in_port:SLAVE_IN_PORT.address
address[9] <= slave_in_port:SLAVE_IN_PORT.address
address[10] <= slave_in_port:SLAVE_IN_PORT.address
address[11] <= slave_in_port:SLAVE_IN_PORT.address
data[0] <= slave_in_port:SLAVE_IN_PORT.data
data[1] <= slave_in_port:SLAVE_IN_PORT.data
data[2] <= slave_in_port:SLAVE_IN_PORT.data
data[3] <= slave_in_port:SLAVE_IN_PORT.data
data[4] <= slave_in_port:SLAVE_IN_PORT.data
data[5] <= slave_in_port:SLAVE_IN_PORT.data
data[6] <= slave_in_port:SLAVE_IN_PORT.data
data[7] <= slave_in_port:SLAVE_IN_PORT.data
read_en_in <= always0.DB_MAX_OUTPUT_PORT_TYPE
write_en_in <= write_en_in.DB_MAX_OUTPUT_PORT_TYPE


|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
clk => data_state~1.DATAIN
clk => addr_state~1.DATAIN
reset => data_state~3.DATAIN
reset => addr_state~3.DATAIN
rx_address => address[1]$latch.DATAIN
rx_address => address[0]$latch.DATAIN
rx_address => address[2]$latch.DATAIN
rx_address => address[3]$latch.DATAIN
rx_address => address[4]$latch.DATAIN
rx_address => address[5]$latch.DATAIN
rx_address => address[6]$latch.DATAIN
rx_address => address[7]$latch.DATAIN
rx_address => address[8]$latch.DATAIN
rx_address => address[9]$latch.DATAIN
rx_address => address[10]$latch.DATAIN
rx_address => address[11]$latch.DATAIN
rx_data => data[7]$latch.DATAIN
rx_data => data[6]$latch.DATAIN
rx_data => data[5]$latch.DATAIN
rx_data => data[4]$latch.DATAIN
rx_data => data[3]$latch.DATAIN
rx_data => data[2]$latch.DATAIN
rx_data => data[1]$latch.DATAIN
rx_data => data[0]$latch.DATAIN
master_valid => handshake.IN1
read_en => ~NO_FANOUT~
write_en => ~NO_FANOUT~
slave_ready <= slave_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= addr_done.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top|slave_4k:SLAVE_4K|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
clk => data_state~1.DATAIN
reset => data_state~3.DATAIN
master_ready => handshake.IN0
datain[0] => Selector3.IN8
datain[1] => Selector3.IN7
datain[2] => Selector3.IN6
datain[3] => Selector3.IN5
datain[4] => Selector3.IN4
datain[5] => Selector3.IN3
datain[6] => Selector3.IN2
datain[7] => Selector3.IN1
slave_valid => handshake.IN1
slave_ready <= data_idle.DB_MAX_OUTPUT_PORT_TYPE
slave_tx_done <= data_done.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= tx_data$latch.DB_MAX_OUTPUT_PORT_TYPE


|top|slave_4k:SLAVE_4K|BRAM:BRAM
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component
wren_a => altsyncram_lgl1:auto_generated.wren_a
rden_a => altsyncram_lgl1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lgl1:auto_generated.data_a[0]
data_a[1] => altsyncram_lgl1:auto_generated.data_a[1]
data_a[2] => altsyncram_lgl1:auto_generated.data_a[2]
data_a[3] => altsyncram_lgl1:auto_generated.data_a[3]
data_a[4] => altsyncram_lgl1:auto_generated.data_a[4]
data_a[5] => altsyncram_lgl1:auto_generated.data_a[5]
data_a[6] => altsyncram_lgl1:auto_generated.data_a[6]
data_a[7] => altsyncram_lgl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lgl1:auto_generated.address_a[0]
address_a[1] => altsyncram_lgl1:auto_generated.address_a[1]
address_a[2] => altsyncram_lgl1:auto_generated.address_a[2]
address_a[3] => altsyncram_lgl1:auto_generated.address_a[3]
address_a[4] => altsyncram_lgl1:auto_generated.address_a[4]
address_a[5] => altsyncram_lgl1:auto_generated.address_a[5]
address_a[6] => altsyncram_lgl1:auto_generated.address_a[6]
address_a[7] => altsyncram_lgl1:auto_generated.address_a[7]
address_a[8] => altsyncram_lgl1:auto_generated.address_a[8]
address_a[9] => altsyncram_lgl1:auto_generated.address_a[9]
address_a[10] => altsyncram_lgl1:auto_generated.address_a[10]
address_a[11] => altsyncram_lgl1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lgl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_lgl1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lgl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lgl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lgl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lgl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lgl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lgl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lgl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lgl1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated
aclr0 => altsyncram_ipb2:altsyncram1.aclr0
address_a[0] => altsyncram_ipb2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ipb2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ipb2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ipb2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ipb2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ipb2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ipb2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ipb2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ipb2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ipb2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ipb2:altsyncram1.address_a[10]
address_a[11] => altsyncram_ipb2:altsyncram1.address_a[11]
clock0 => altsyncram_ipb2:altsyncram1.clock0
data_a[0] => altsyncram_ipb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ipb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ipb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ipb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ipb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ipb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ipb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ipb2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_ipb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ipb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ipb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ipb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ipb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ipb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ipb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ipb2:altsyncram1.q_a[7]
rden_a => altsyncram_ipb2:altsyncram1.rden_a
wren_a => altsyncram_ipb2:altsyncram1.wren_a


|top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1
aclr0 => ram_block3a0.CLR0
aclr0 => ram_block3a1.CLR0
aclr0 => ram_block3a2.CLR0
aclr0 => ram_block3a3.CLR0
aclr0 => ram_block3a4.CLR0
aclr0 => ram_block3a5.CLR0
aclr0 => ram_block3a6.CLR0
aclr0 => ram_block3a7.CLR0
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|slave_4k:SLAVE_4K|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


