Release 14.2 - par P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sat Nov 29 16:01:27 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   GPIO_DIP_SW2_IBUF
   GPIO_SW_W_IBUF


