$date
  Sat Aug 30 22:54:03 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module msxpi_package $end
$upscope $end
$scope module tb_msxpi $end
$var reg 8 ! d[7:0] $end
$var reg 8 " a[7:0] $end
$var reg 1 # iorq_n $end
$var reg 1 $ rd_n $end
$var reg 1 % wr_n $end
$var reg 1 & busdir_n $end
$var reg 1 ' wait_n $end
$var reg 1 ( spi_cs $end
$var reg 1 ) spi_sclk $end
$var reg 1 * spi_mosi $end
$var reg 1 + spi_miso $end
$var reg 1 , spi_rdy $end
$scope module dut $end
$var reg 8 - d[7:0] $end
$var reg 8 . a[7:0] $end
$var reg 1 / iorq_n $end
$var reg 1 0 rd_n $end
$var reg 1 1 wr_n $end
$var reg 1 2 busdir_n $end
$var reg 1 3 wait_n $end
$var reg 1 4 spi_cs $end
$var reg 1 5 spi_sclk $end
$var reg 1 6 spi_mosi $end
$var reg 1 7 spi_miso $end
$var reg 1 8 spi_rdy $end
$comment spi_state is not handled $end
$var reg 1 9 readoper $end
$var reg 1 : writeoper $end
$var reg 1 ; spi_en $end
$var reg 1 < reset_req $end
$var reg 8 = d_buff_msx[7:0] $end
$var reg 8 > d_buff_pi[7:0] $end
$var reg 8 ? d_shift[7:0] $end
$var reg 3 @ bit_count[2:0] $end
$var reg 1 A spi_busy $end
$var reg 1 B spi_rdy_s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
1#
1$
1%
1&
Z'
1(
0)
U*
0+
1,
b00000000 -
b00000000 .
1/
10
11
12
Z3
14
05
U6
07
18
09
0:
0;
0<
bUUUUUUUU =
bUUUUUUUU >
bUUUUUUUU ?
b000 @
0A
0B
#50000000
1)
15
#100000000
0)
05
#150000000
1)
15
#200000000
b11111111 !
b01010110 "
0#
0%
0)
0*
b11111111 -
b01010110 .
0/
01
05
06
1:
1;
1<
b11111111 =
b00000000 >
b00000000 ?
#250000000
1)
15
#300000000
1#
1%
0)
1/
11
05
0:
0;
0<
#350000000
1)
15
#400000000
b10101010 !
b01011010 "
0#
0%
0)
b10101010 -
b01011010 .
0/
01
05
1:
1;
b10101010 =
#450000000
0(
1)
04
15
b10101010 ?
1A
1B
#500000000
1#
1%
0)
1/
11
05
0:
0;
#550000000
1)
1*
15
16
b11010101 ?
b001 @
#600000000
bX0X0X0XX !
b01010110 "
0#
0$
0&
0)
bX0X0X0XX -
b01010110 .
0/
00
02
05
19
#650000000
1)
15
b11101010 ?
b010 @
#700000000
b10101010 !
1#
1$
1&
0)
b10101010 -
1/
10
12
05
09
#750000000
1)
15
b11110101 ?
b011 @
#800000000
0)
1+
05
17
#850000000
1)
15
b00000001 >
b11111010 ?
b100 @
#900000000
0)
0+
05
07
#950000000
1)
15
b00000010 >
b11111101 ?
b101 @
#1000000000
0)
05
#1050000000
1)
15
b00000100 >
b11111110 ?
b110 @
#1100000000
0)
05
#1150000000
1)
15
b00001000 >
b11111111 ?
b111 @
#1200000000
0)
05
#1250000000
1(
1)
14
15
b00010000 >
b000 @
0A
0B
#1300000000
0)
05
#1350000000
1)
15
#1400000000
0)
05
#1450000000
1)
15
#1500000000
0)
05
#1550000000
1)
15
#1600000000
0)
05
#1650000000
1)
15
#1700000000
0)
05
#1750000000
1)
15
#1800000000
0)
05
#1850000000
1)
15
#1900000000
0)
05
#1950000000
1)
15
#2000000000
0)
05
