#s(hash-table size 217 test equal rehash-size 1.5 rehash-threshold 0.8125 data
	      ("new"
	       (:items
		("name" "parent" "error_str" "top" "cs" "bld" "common")
		:locs
		((:type "class_constructor_declaration" :desc "function uvm_component::new (string name, uvm_component parent);" :file "verilog/files/common/uvm_component.svh" :line 1480 :col 0)
		 (:type "class_constructor_prototype" :desc "extern function new (string name, uvm_component parent);" :file "verilog/files/common/uvm_component.svh" :line 66 :col 9)))
	       "name"
	       (:items nil :locs
		       ((:type "string" :desc "string name;" :file "verilog/files/common/uvm_component.svh" :line 2748 :col 13)
			(:type "string" :desc "string    name;" :file "verilog/files/common/uvm_component.svh" :line 2347 :col 13)
			(:type "string" :desc "function uvm_tr_stream uvm_component::get_tr_stream( string name," :file "verilog/files/common/uvm_component.svh" :line 2302 :col 53)
			(:type "string" :desc "string name=\"\");" :file "verilog/files/common/uvm_component.svh" :line 1871 :col 50)
			(:type "string" :desc "string name);" :file "verilog/files/common/uvm_component.svh" :line 1859 :col 56)
			(:type "string" :desc "string name=\"\");" :file "verilog/files/common/uvm_component.svh" :line 1848 :col 51)
			(:type "string" :desc "function uvm_object  uvm_component::create (string name =\"\");" :file "verilog/files/common/uvm_component.svh" :line 1828 :col 44)
			(:type "input string" :desc "function void uvm_component::m_extract_name(input string name ," :file "verilog/files/common/uvm_component.svh" :line 1774 :col 44)
			(:type "string" :desc "function uvm_component uvm_component::lookup( string name );" :file "verilog/files/common/uvm_component.svh" :line 1717 :col 46)
			(:type "string" :desc "function void uvm_component::set_name (string name);" :file "verilog/files/common/uvm_component.svh" :line 1684 :col 39)
			(:type "string" :desc "function int uvm_component::has_child(string name);" :file "verilog/files/common/uvm_component.svh" :line 1647 :col 38)
			(:type "string" :desc "function uvm_component uvm_component::get_child(string name);" :file "verilog/files/common/uvm_component.svh" :line 1635 :col 48)
			(:type "ref string" :desc "function int uvm_component::get_next_child(ref string name);" :file "verilog/files/common/uvm_component.svh" :line 1627 :col 43)
			(:type "ref string" :desc "function int uvm_component::get_first_child(ref string name);" :file "verilog/files/common/uvm_component.svh" :line 1619 :col 44)
			(:type "string" :desc "function uvm_component::new (string name, uvm_component parent);" :file "verilog/files/common/uvm_component.svh" :line 1480 :col 29)
			(:type "string" :desc "extern virtual function uvm_object create (string name=\"\");" :file "verilog/files/common/uvm_component.svh" :line 1404 :col 45)
			(:type "string" :desc "extern local             function void m_extract_name(string name ," :file "verilog/files/common/uvm_component.svh" :line 1399 :col 56)
			(:type "string" :desc "extern virtual function uvm_tr_stream get_tr_stream(string name," :file "verilog/files/common/uvm_component.svh" :line 1326 :col 54)
			(:type "string" :desc "string name=\"\");" :file "verilog/files/common/uvm_component.svh" :line 1038 :col 43)
			(:type "string" :desc "string name=\"\");" :file "verilog/files/common/uvm_component.svh" :line 901 :col 44)
			(:type "string" :desc "string name);" :file "verilog/files/common/uvm_component.svh" :line 882 :col 50)
			(:type "string" :desc "extern function uvm_component lookup (string name);" :file "verilog/files/common/uvm_component.svh" :line 169 :col 40)
			(:type "string" :desc "extern virtual function void set_name (string name);" :file "verilog/files/common/uvm_component.svh" :line 157 :col 41)
			(:type "string" :desc "extern function int has_child (string name);" :file "verilog/files/common/uvm_component.svh" :line 149 :col 33)
			(:type "ref string" :desc "extern function int get_first_child (ref string name);" :file "verilog/files/common/uvm_component.svh" :line 133 :col 39)
			(:type "ref string" :desc "extern function int get_next_child (ref string name);" :file "verilog/files/common/uvm_component.svh" :line 116 :col 38)
			(:type "string" :desc "extern function uvm_component get_child (string name);" :file "verilog/files/common/uvm_component.svh" :line 112 :col 43)
			(:type "string" :desc "extern function new (string name, uvm_component parent);" :file "verilog/files/common/uvm_component.svh" :line 66 :col 23)))
	       "parent"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "function uvm_component::new (string name, uvm_component parent);" :file "verilog/files/common/uvm_component.svh" :line 1480 :col 42)
			(:type "uvm_component" :desc "extern function new (string name, uvm_component parent);" :file "verilog/files/common/uvm_component.svh" :line 66 :col 36)))
	       "uvm_component"
	       (:items
		("new" "get_parent" "get_full_name" "get_children" "get_child" "get_next_child" "get_first_child" "get_num_children" "has_child" "set_name" "lookup" "get_depth" "build_phase" "connect_phase" "end_of_elaboration_phase" "start_of_simulation_phase" "run_phase" "pre_reset_phase" "reset_phase" "post_reset_phase" "pre_configure_phase" "configure_phase" "post_configure_phase" "pre_main_phase" "main_phase" "post_main_phase" "pre_shutdown_phase" "shutdown_phase" "post_shutdown_phase" "extract_phase" "check_phase" "report_phase" "final_phase" "phase_started" "phase_ready_to_end" "phase_ended" "set_domain" "get_domain" "define_domain" "suspend" "resume" "resolve_bindings" "massage_scope" "apply_config_settings" "use_automatic_config" "print_config" "print_config_with_audit" "print_config_matches" "get_print_config_matches" "set_print_config_matches" "raised" "dropped" "all_dropped" "create_component" "create_object" "set_type_override_by_type" "set_inst_override_by_type" "set_type_override" "set_inst_override" "print_override_info" "set_report_id_verbosity_hier" "set_report_severity_id_verbosity_hier" "set_report_severity_action_hier" "set_report_id_action_hier" "set_report_severity_id_action_hier" "set_report_default_file_hier" "set_report_severity_file_hier" "set_report_id_file_hier" "set_report_severity_id_file_hier" "set_report_verbosity_level_hier" "pre_abort" "accept_tr" "do_accept_tr" "begin_tr" "do_begin_tr" "end_tr" "do_end_tr" "record_error_tr" "record_event_tr" "get_tr_stream" "free_tr_stream" "print_enabled" "do_execute_op" "tr_database" "get_tr_database" "set_tr_database" "m_domain" "m_phase_imps" "m_current_phase" "m_phase_process" "m_build_done" "m_phasing_active" "set_local" "m_parent" "m_children" "m_children_by_handle" "m_add_child" "m_set_full_name" "do_resolve_bindings" "do_flush" "flush" "m_extract_name" "create" "clone" "m_streams" "m_tr_h" "m_begin_tr" "m_name" "type_id" "event_pool" "recording_detail" "get_recording_enabled" "set_recording_enabled" "set_recording_enabled_hier" "do_print" "m_set_cl_msg_args" "m_set_cl_verb" "m_set_cl_action" "m_set_cl_sev" "m_apply_verbosity_settings" "m_verbosity_settings" "m_do_pre_abort" "m_unsupported_resource_base" "m_unsupported_set_local")
		:locs
		((:type "class_declaration" :desc "virtual class uvm_component extends uvm_report_object;" :file "verilog/files/common/uvm_component.svh" :line 49 :col 0)))
	       "get_parent"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function uvm_component uvm_component::get_parent ();" :file "verilog/files/common/uvm_component.svh" :line 1676 :col 0)
			(:type "function_prototype" :desc "extern virtual function uvm_component get_parent ();" :file "verilog/files/common/uvm_component.svh" :line 83 :col 17)))
	       "get_full_name"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function string uvm_component::get_full_name ();" :file "verilog/files/common/uvm_component.svh" :line 1663 :col 0)
			(:type "function_prototype" :desc "extern virtual function string get_full_name ();" :file "verilog/files/common/uvm_component.svh" :line 93 :col 17)))
	       "get_children"
	       (:items
		("children")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::get_children(ref uvm_component children[$]);" :file "verilog/files/common/uvm_component.svh" :line 1610 :col 0)
		 (:type "function_prototype" :desc "extern function void get_children(ref uvm_component children[$]);" :file "verilog/files/common/uvm_component.svh" :line 107 :col 9)))
	       "children"
	       (:items nil :locs
		       ((:type "ref uvm_component" :desc "function void uvm_component::get_children(ref uvm_component children[$]);" :file "verilog/files/common/uvm_component.svh" :line 1610 :col 42)
			(:type "ref uvm_component" :desc "extern function void get_children(ref uvm_component children[$]);" :file "verilog/files/common/uvm_component.svh" :line 107 :col 36)))
	       "get_child"
	       (:items
		("name")
		:locs
		((:type "function_declaration" :desc "function uvm_component uvm_component::get_child(string name);" :file "verilog/files/common/uvm_component.svh" :line 1635 :col 0)
		 (:type "function_prototype" :desc "extern function uvm_component get_child (string name);" :file "verilog/files/common/uvm_component.svh" :line 112 :col 9)))
	       "get_next_child"
	       (:items
		("name")
		:locs
		((:type "function_declaration" :desc "function int uvm_component::get_next_child(ref string name);" :file "verilog/files/common/uvm_component.svh" :line 1627 :col 0)
		 (:type "function_prototype" :desc "extern function int get_next_child (ref string name);" :file "verilog/files/common/uvm_component.svh" :line 116 :col 9)))
	       "get_first_child"
	       (:items
		("name")
		:locs
		((:type "function_declaration" :desc "function int uvm_component::get_first_child(ref string name);" :file "verilog/files/common/uvm_component.svh" :line 1619 :col 0)
		 (:type "function_prototype" :desc "extern function int get_first_child (ref string name);" :file "verilog/files/common/uvm_component.svh" :line 133 :col 9)))
	       "get_num_children"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function int uvm_component::get_num_children();" :file "verilog/files/common/uvm_component.svh" :line 1655 :col 0)
			(:type "function_prototype" :desc "extern function int get_num_children ();" :file "verilog/files/common/uvm_component.svh" :line 141 :col 9)))
	       "has_child"
	       (:items
		("name")
		:locs
		((:type "function_declaration" :desc "function int uvm_component::has_child(string name);" :file "verilog/files/common/uvm_component.svh" :line 1647 :col 0)
		 (:type "function_prototype" :desc "extern function int has_child (string name);" :file "verilog/files/common/uvm_component.svh" :line 149 :col 9)))
	       "set_name"
	       (:items
		("name")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_name (string name);" :file "verilog/files/common/uvm_component.svh" :line 1684 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void set_name (string name);" :file "verilog/files/common/uvm_component.svh" :line 157 :col 17)))
	       "lookup"
	       (:items
		("name" "leaf" "remainder" "comp" "top" "cs" "name_length")
		:locs
		((:type "function_declaration" :desc "function uvm_component uvm_component::lookup( string name );" :file "verilog/files/common/uvm_component.svh" :line 1717 :col 0)
		 (:type "function_prototype" :desc "extern function uvm_component lookup (string name);" :file "verilog/files/common/uvm_component.svh" :line 169 :col 9)))
	       "get_depth"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function int unsigned uvm_component::get_depth();" :file "verilog/files/common/uvm_component.svh" :line 1763 :col 0)
			(:type "function_prototype" :desc "extern function int unsigned get_depth();" :file "verilog/files/common/uvm_component.svh" :line 178 :col 9)))
	       "build_phase"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::build_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2073 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void build_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 211 :col 17)))
	       "phase"
	       (:items nil :locs
		       ((:type "uvm_phase" :desc "function void uvm_component::m_apply_verbosity_settings(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2934 :col 56)
			(:type "uvm_phase" :desc "function void uvm_component::phase_ready_to_end (uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2154 :col 49)
			(:type "uvm_phase" :desc "function void uvm_component::phase_ended(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2147 :col 41)
			(:type "uvm_phase" :desc "function void uvm_component::phase_started(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2141 :col 43)
			(:type "uvm_phase" :desc "task uvm_component::post_shutdown_phase(uvm_phase phase);  return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2126 :col 40)
			(:type "uvm_phase" :desc "task uvm_component::shutdown_phase(uvm_phase phase);       return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2125 :col 35)
			(:type "uvm_phase" :desc "task uvm_component::pre_shutdown_phase(uvm_phase phase);   return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2124 :col 39)
			(:type "uvm_phase" :desc "task uvm_component::post_main_phase(uvm_phase phase);      return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2123 :col 36)
			(:type "uvm_phase" :desc "task uvm_component::main_phase(uvm_phase phase);           return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2122 :col 31)
			(:type "uvm_phase" :desc "task uvm_component::pre_main_phase(uvm_phase phase);       return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2121 :col 35)
			(:type "uvm_phase" :desc "task uvm_component::post_configure_phase(uvm_phase phase); return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2120 :col 41)
			(:type "uvm_phase" :desc "task uvm_component::configure_phase(uvm_phase phase);      return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2119 :col 36)
			(:type "uvm_phase" :desc "task uvm_component::pre_configure_phase(uvm_phase phase);  return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2118 :col 40)
			(:type "uvm_phase" :desc "task uvm_component::post_reset_phase(uvm_phase phase);     return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2117 :col 37)
			(:type "uvm_phase" :desc "task uvm_component::reset_phase(uvm_phase phase);          return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2116 :col 32)
			(:type "uvm_phase" :desc "task uvm_component::pre_reset_phase(uvm_phase phase);      return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2115 :col 36)
			(:type "uvm_phase" :desc "function void uvm_component::final_phase(uvm_phase phase);         return; endfunction" :file "verilog/files/common/uvm_component.svh" :line 2111 :col 41)
			(:type "uvm_phase" :desc "function void uvm_component::report_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2107 :col 42)
			(:type "uvm_phase" :desc "function void uvm_component::check_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2103 :col 41)
			(:type "uvm_phase" :desc "function void uvm_component::extract_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2099 :col 43)
			(:type "uvm_phase" :desc "task          uvm_component::run_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2095 :col 39)
			(:type "uvm_phase" :desc "function void uvm_component::end_of_elaboration_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2091 :col 54)
			(:type "uvm_phase" :desc "function void uvm_component::start_of_simulation_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2087 :col 55)
			(:type "uvm_phase" :desc "function void uvm_component::connect_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2083 :col 43)
			(:type "uvm_phase" :desc "function void uvm_component::build_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2073 :col 41)
			(:type "uvm_phase" :desc "extern function void m_apply_verbosity_settings(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 1449 :col 50)
			(:type "uvm_phase" :desc "extern virtual function void phase_ended (uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 590 :col 44)
			(:type "uvm_phase" :desc "extern virtual function void phase_ready_to_end (uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 580 :col 51)
			(:type "uvm_phase" :desc "extern virtual function void phase_started (uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 555 :col 46)
			(:type "uvm_phase" :desc "extern virtual function void final_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 546 :col 43)
			(:type "uvm_phase" :desc "extern virtual function void report_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 537 :col 44)
			(:type "uvm_phase" :desc "extern virtual function void check_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 528 :col 43)
			(:type "uvm_phase" :desc "extern virtual function void extract_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 517 :col 45)
			(:type "uvm_phase" :desc "extern virtual task post_shutdown_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 508 :col 42)
			(:type "uvm_phase" :desc "extern virtual task shutdown_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 487 :col 37)
			(:type "uvm_phase" :desc "extern virtual task pre_shutdown_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 466 :col 41)
			(:type "uvm_phase" :desc "extern virtual task post_main_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 445 :col 38)
			(:type "uvm_phase" :desc "extern virtual task main_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 424 :col 33)
			(:type "uvm_phase" :desc "extern virtual task pre_main_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 403 :col 37)
			(:type "uvm_phase" :desc "extern virtual task post_configure_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 382 :col 43)
			(:type "uvm_phase" :desc "extern virtual task configure_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 361 :col 38)
			(:type "uvm_phase" :desc "extern virtual task pre_configure_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 340 :col 42)
			(:type "uvm_phase" :desc "extern virtual task post_reset_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 319 :col 39)
			(:type "uvm_phase" :desc "extern virtual task reset_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 298 :col 34)
			(:type "uvm_phase" :desc "extern virtual task pre_reset_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 277 :col 38)
			(:type "uvm_phase" :desc "extern virtual task run_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 256 :col 32)
			(:type "uvm_phase" :desc "extern virtual function void start_of_simulation_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 238 :col 57)
			(:type "uvm_phase" :desc "extern virtual function void end_of_elaboration_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 229 :col 56)
			(:type "uvm_phase" :desc "extern virtual function void connect_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 220 :col 45)
			(:type "uvm_phase" :desc "extern virtual function void build_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 211 :col 43)))
	       "connect_phase"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::connect_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2083 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void connect_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 220 :col 17)))
	       "end_of_elaboration_phase"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::end_of_elaboration_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2091 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void end_of_elaboration_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 229 :col 17)))
	       "start_of_simulation_phase"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::start_of_simulation_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2087 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void start_of_simulation_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 238 :col 17)))
	       "run_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task          uvm_component::run_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2095 :col 0)
		 (:type "task_prototype" :desc "extern virtual task run_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 256 :col 17)))
	       "pre_reset_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::pre_reset_phase(uvm_phase phase);      return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2115 :col 0)
		 (:type "task_prototype" :desc "extern virtual task pre_reset_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 277 :col 17)))
	       "reset_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::reset_phase(uvm_phase phase);          return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2116 :col 0)
		 (:type "task_prototype" :desc "extern virtual task reset_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 298 :col 17)))
	       "post_reset_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::post_reset_phase(uvm_phase phase);     return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2117 :col 0)
		 (:type "task_prototype" :desc "extern virtual task post_reset_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 319 :col 17)))
	       "pre_configure_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::pre_configure_phase(uvm_phase phase);  return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2118 :col 0)
		 (:type "task_prototype" :desc "extern virtual task pre_configure_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 340 :col 17)))
	       "configure_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::configure_phase(uvm_phase phase);      return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2119 :col 0)
		 (:type "task_prototype" :desc "extern virtual task configure_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 361 :col 17)))
	       "post_configure_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::post_configure_phase(uvm_phase phase); return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2120 :col 0)
		 (:type "task_prototype" :desc "extern virtual task post_configure_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 382 :col 17)))
	       "pre_main_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::pre_main_phase(uvm_phase phase);       return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2121 :col 0)
		 (:type "task_prototype" :desc "extern virtual task pre_main_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 403 :col 17)))
	       "main_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::main_phase(uvm_phase phase);           return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2122 :col 0)
		 (:type "task_prototype" :desc "extern virtual task main_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 424 :col 17)))
	       "post_main_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::post_main_phase(uvm_phase phase);      return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2123 :col 0)
		 (:type "task_prototype" :desc "extern virtual task post_main_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 445 :col 17)))
	       "pre_shutdown_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::pre_shutdown_phase(uvm_phase phase);   return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2124 :col 0)
		 (:type "task_prototype" :desc "extern virtual task pre_shutdown_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 466 :col 17)))
	       "shutdown_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::shutdown_phase(uvm_phase phase);       return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2125 :col 0)
		 (:type "task_prototype" :desc "extern virtual task shutdown_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 487 :col 17)))
	       "post_shutdown_phase"
	       (:items
		("phase")
		:locs
		((:type "task_declaration" :desc "task uvm_component::post_shutdown_phase(uvm_phase phase);  return; endtask" :file "verilog/files/common/uvm_component.svh" :line 2126 :col 0)
		 (:type "task_prototype" :desc "extern virtual task post_shutdown_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 508 :col 17)))
	       "extract_phase"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::extract_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2099 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void extract_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 517 :col 17)))
	       "check_phase"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::check_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2103 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void check_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 528 :col 17)))
	       "report_phase"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::report_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2107 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void report_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 537 :col 17)))
	       "final_phase"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::final_phase(uvm_phase phase);         return; endfunction" :file "verilog/files/common/uvm_component.svh" :line 2111 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void final_phase(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 546 :col 17)))
	       "phase_started"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::phase_started(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2141 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void phase_started (uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 555 :col 17)))
	       "phase_ready_to_end"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::phase_ready_to_end (uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2154 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void phase_ready_to_end (uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 580 :col 17)))
	       "phase_ended"
	       (:items
		("phase")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::phase_ended(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2147 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void phase_ended (uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 590 :col 17)))
	       "set_domain"
	       (:items
		("domain" "hier")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_domain(uvm_domain domain, int hier=1);" :file "verilog/files/common/uvm_component.svh" :line 2192 :col 0)
		 (:type "function_prototype" :desc "extern function void set_domain(uvm_domain domain, int hier=1);" :file "verilog/files/common/uvm_component.svh" :line 608 :col 9)))
	       "domain"
	       (:items nil :locs
		       ((:type "uvm_domain" :desc "function void uvm_component::set_domain(uvm_domain domain, int hier=1);" :file "verilog/files/common/uvm_component.svh" :line 2192 :col 40)
			(:type "uvm_domain" :desc "function void uvm_component::define_domain(uvm_domain domain);" :file "verilog/files/common/uvm_component.svh" :line 2168 :col 43)
			(:type "uvm_domain" :desc "extern virtual protected function void define_domain(uvm_domain domain);" :file "verilog/files/common/uvm_component.svh" :line 650 :col 55)
			(:type "uvm_domain" :desc "extern function void set_domain(uvm_domain domain, int hier=1);" :file "verilog/files/common/uvm_component.svh" :line 608 :col 34)))
	       "hier"
	       (:items nil :locs
		       ((:type "int" :desc "function void uvm_component::set_domain(uvm_domain domain, int hier=1);" :file "verilog/files/common/uvm_component.svh" :line 2192 :col 59)
			(:type "int" :desc "extern function void set_domain(uvm_domain domain, int hier=1);" :file "verilog/files/common/uvm_component.svh" :line 608 :col 53)))
	       "get_domain"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function uvm_domain uvm_component::get_domain();" :file "verilog/files/common/uvm_component.svh" :line 2205 :col 0)
			(:type "function_prototype" :desc "extern function uvm_domain get_domain();" :file "verilog/files/common/uvm_component.svh" :line 616 :col 9)))
	       "define_domain"
	       (:items
		("domain" "schedule" "common")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::define_domain(uvm_domain domain);" :file "verilog/files/common/uvm_component.svh" :line 2168 :col 0)
		 (:type "function_prototype" :desc "extern virtual protected function void define_domain(uvm_domain domain);" :file "verilog/files/common/uvm_component.svh" :line 650 :col 27)))
	       "suspend"
	       (:items nil :locs
		       ((:type "task_declaration" :desc "task uvm_component::suspend();" :file "verilog/files/common/uvm_component.svh" :line 2216 :col 0)
			(:type "task_prototype" :desc "extern virtual task suspend ();" :file "verilog/files/common/uvm_component.svh" :line 661 :col 17)))
	       "resume"
	       (:items nil :locs
		       ((:type "task_declaration" :desc "task uvm_component::resume();" :file "verilog/files/common/uvm_component.svh" :line 2224 :col 0)
			(:type "task_prototype" :desc "extern virtual task resume ();" :file "verilog/files/common/uvm_component.svh" :line 674 :col 17)))
	       "resolve_bindings"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function void uvm_component::resolve_bindings();" :file "verilog/files/common/uvm_component.svh" :line 2232 :col 0)
			(:type "function_prototype" :desc "extern virtual function void resolve_bindings ();" :file "verilog/files/common/uvm_component.svh" :line 686 :col 17)))
	       "massage_scope"
	       (:items
		("scope")
		:locs
		((:type "function_declaration" :desc "function string uvm_component::massage_scope(string scope);" :file "verilog/files/common/uvm_component.svh" :line 2614 :col 0)
		 (:type "function_prototype" :desc "extern function string massage_scope(string scope);" :file "verilog/files/common/uvm_component.svh" :line 688 :col 9)))
	       "scope"
	       (:items nil :locs
		       ((:type "string" :desc "function string uvm_component::massage_scope(string scope);" :file "verilog/files/common/uvm_component.svh" :line 2614 :col 45)
			(:type "string" :desc "extern function string massage_scope(string scope);" :file "verilog/files/common/uvm_component.svh" :line 688 :col 39)))
	       "apply_config_settings"
	       (:items
		("verbose" "rp" "rq" "r")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::apply_config_settings (bit verbose=0);" :file "verilog/files/common/uvm_component.svh" :line 2645 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void apply_config_settings (bit verbose = 0);" :file "verilog/files/common/uvm_component.svh" :line 732 :col 17)))
	       "verbose"
	       (:items nil :locs
		       ((:type "bit" :desc "function void uvm_component::apply_config_settings (bit verbose=0);" :file "verilog/files/common/uvm_component.svh" :line 2645 :col 52)
			(:type "bit" :desc "extern virtual function void apply_config_settings (bit verbose = 0);" :file "verilog/files/common/uvm_component.svh" :line 732 :col 54)))
	       "use_automatic_config"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function bit uvm_component::use_automatic_config();" :file "verilog/files/common/uvm_component.svh" :line 2638 :col 0)
			(:type "function_prototype" :desc "extern virtual function bit use_automatic_config();" :file "verilog/files/common/uvm_component.svh" :line 740 :col 17)))
	       "print_config"
	       (:items
		("recurse" "audit" "rp" "c")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::print_config(bit recurse = 0, audit = 0);" :file "verilog/files/common/uvm_component.svh" :line 2679 :col 0)
		 (:type "function_prototype" :desc "extern function void print_config(bit recurse = 0, bit audit = 0);" :file "verilog/files/common/uvm_component.svh" :line 757 :col 9)))
	       "recurse"
	       (:items nil :locs
		       ((:type "bit" :desc "function void uvm_component::print_config_with_audit(bit recurse = 0);" :file "verilog/files/common/uvm_component.svh" :line 2699 :col 53)
			(:type "bit" :desc "function void uvm_component::print_config(bit recurse = 0, audit = 0);" :file "verilog/files/common/uvm_component.svh" :line 2679 :col 42)
			(:type "bit" :desc "extern function void print_config_with_audit(bit recurse = 0);" :file "verilog/files/common/uvm_component.svh" :line 768 :col 47)
			(:type "bit" :desc "extern function void print_config(bit recurse = 0, bit audit = 0);" :file "verilog/files/common/uvm_component.svh" :line 757 :col 36)))
	       "audit"
	       (:items nil :locs
		       ((:type "" :desc "function void uvm_component::print_config(bit recurse = 0, audit = 0);" :file "verilog/files/common/uvm_component.svh" :line 2679 :col 59)
			(:type "bit" :desc "extern function void print_config(bit recurse = 0, bit audit = 0);" :file "verilog/files/common/uvm_component.svh" :line 757 :col 53)))
	       "print_config_with_audit"
	       (:items
		("recurse")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::print_config_with_audit(bit recurse = 0);" :file "verilog/files/common/uvm_component.svh" :line 2699 :col 0)
		 (:type "function_prototype" :desc "extern function void print_config_with_audit(bit recurse = 0);" :file "verilog/files/common/uvm_component.svh" :line 768 :col 9)))
	       "print_config_matches"
	       (:items nil :locs
		       ((:type "bit" :desc "static `ifndef UVM_ENABLE_DEPRECATED_API local `endif bit print_config_matches;" :file "verilog/files/common/uvm_component.svh" :line 770 :col 60)))
	       "get_print_config_matches"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "static function bit get_print_config_matches() ;" :file "verilog/files/common/uvm_component.svh" :line 782 :col 9)))
	       "set_print_config_matches"
	       (:items
		("val")
		:locs
		((:type "function_declaration" :desc "static function void set_print_config_matches(bit val) ;" :file "verilog/files/common/uvm_component.svh" :line 794 :col 10)))
	       "val"
	       (:items nil :locs
		       ((:type "bit" :desc "static function void set_print_config_matches(bit val) ;" :file "verilog/files/common/uvm_component.svh" :line 794 :col 49)))
	       "raised"
	       (:items
		("objection" "source_obj" "description" "count")
		:locs
		((:type "function_declaration" :desc "virtual function void raised (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 818 :col 10)))
	       "objection"
	       (:items nil :locs
		       ((:type "uvm_objection" :desc "virtual task all_dropped (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 848 :col 28)
			(:type "uvm_objection" :desc "virtual function void dropped (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 833 :col 33)
			(:type "uvm_objection" :desc "virtual function void raised (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 818 :col 32)))
	       "source_obj"
	       (:items nil :locs
		       ((:type "uvm_object" :desc "virtual task all_dropped (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 848 :col 53)
			(:type "uvm_object" :desc "virtual function void dropped (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 833 :col 58)
			(:type "uvm_object" :desc "virtual function void raised (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 818 :col 57)))
	       "description"
	       (:items nil :locs
		       ((:type "string" :desc "string description, int count);" :file "verilog/files/common/uvm_component.svh" :line 849 :col 6)
			(:type "string" :desc "string description, int count);" :file "verilog/files/common/uvm_component.svh" :line 834 :col 6)
			(:type "string" :desc "string description, int count);" :file "verilog/files/common/uvm_component.svh" :line 819 :col 6)))
	       "count"
	       (:items nil :locs
		       ((:type "int" :desc "string description, int count);" :file "verilog/files/common/uvm_component.svh" :line 849 :col 26)
			(:type "int" :desc "string description, int count);" :file "verilog/files/common/uvm_component.svh" :line 834 :col 26)
			(:type "int" :desc "string description, int count);" :file "verilog/files/common/uvm_component.svh" :line 819 :col 26)))
	       "dropped"
	       (:items
		("objection" "source_obj" "description" "count")
		:locs
		((:type "function_declaration" :desc "virtual function void dropped (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 833 :col 10)))
	       "all_dropped"
	       (:items
		("objection" "source_obj" "description" "count")
		:locs
		((:type "task_declaration" :desc "virtual task all_dropped (uvm_objection objection, uvm_object source_obj," :file "verilog/files/common/uvm_component.svh" :line 848 :col 10)))
	       "create_component"
	       (:items
		("requested_type_name" "name" "cs" "factory")
		:locs
		((:type "function_declaration" :desc "function uvm_component uvm_component::create_component (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 1858 :col 0)
		 (:type "function_prototype" :desc "extern function uvm_component create_component (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 881 :col 9)))
	       "requested_type_name"
	       (:items nil :locs
		       ((:type "string" :desc "function uvm_object uvm_component::create_object (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 1870 :col 50)
			(:type "string" :desc "function uvm_component uvm_component::create_component (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 1858 :col 56)
			(:type "string" :desc "function void  uvm_component::print_override_info (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 1847 :col 51)
			(:type "string" :desc "extern function void print_override_info(string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 1037 :col 43)
			(:type "string" :desc "extern function uvm_object create_object (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 900 :col 44)
			(:type "string" :desc "extern function uvm_component create_component (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 881 :col 50)))
	       "create_object"
	       (:items
		("requested_type_name" "name" "cs" "factory")
		:locs
		((:type "function_declaration" :desc "function uvm_object uvm_component::create_object (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 1870 :col 0)
		 (:type "function_prototype" :desc "extern function uvm_object create_object (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 900 :col 9)))
	       "set_type_override_by_type"
	       (:items
		("original_type" "override_type" "replace" "cs" "factory")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_type_override_by_type (uvm_object_wrapper original_type," :file "verilog/files/common/uvm_component.svh" :line 1894 :col 0)
		 (:type "function_prototype" :desc "extern static function void set_type_override_by_type" :file "verilog/files/common/uvm_component.svh" :line 923 :col 16)))
	       "original_type"
	       (:items nil :locs
		       ((:type "uvm_object_wrapper" :desc "uvm_object_wrapper original_type," :file "verilog/files/common/uvm_component.svh" :line 1929 :col 56)
			(:type "uvm_object_wrapper" :desc "function void uvm_component::set_type_override_by_type (uvm_object_wrapper original_type," :file "verilog/files/common/uvm_component.svh" :line 1894 :col 56)
			(:type "uvm_object_wrapper" :desc "uvm_object_wrapper original_type," :file "verilog/files/common/uvm_component.svh" :line 981 :col 49)
			(:type "uvm_object_wrapper" :desc "(uvm_object_wrapper original_type," :file "verilog/files/common/uvm_component.svh" :line 924 :col 46)))
	       "override_type"
	       (:items nil :locs
		       ((:type "uvm_object_wrapper" :desc "uvm_object_wrapper override_type);" :file "verilog/files/common/uvm_component.svh" :line 1930 :col 56)
			(:type "uvm_object_wrapper" :desc "uvm_object_wrapper override_type," :file "verilog/files/common/uvm_component.svh" :line 1895 :col 56)
			(:type "uvm_object_wrapper" :desc "uvm_object_wrapper override_type);" :file "verilog/files/common/uvm_component.svh" :line 982 :col 49)
			(:type "uvm_object_wrapper" :desc "uvm_object_wrapper override_type," :file "verilog/files/common/uvm_component.svh" :line 925 :col 46)))
	       "replace"
	       (:items nil :locs
		       ((:type "bit" :desc "bit    replace=1);" :file "verilog/files/common/uvm_component.svh" :line 1896 :col 56)
			(:type "bit" :desc "bit    replace=1);" :file "verilog/files/common/uvm_component.svh" :line 1884 :col 48)
			(:type "bit" :desc "bit    replace=1);" :file "verilog/files/common/uvm_component.svh" :line 1003 :col 48)
			(:type "bit" :desc "bit replace=1);" :file "verilog/files/common/uvm_component.svh" :line 926 :col 46)))
	       "set_inst_override_by_type"
	       (:items
		("relative_inst_path" "original_type" "override_type" "full_inst_path" "cs" "factory")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_inst_override_by_type (string relative_inst_path," :file "verilog/files/common/uvm_component.svh" :line 1928 :col 0)
		 (:type "function_prototype" :desc "extern function void set_inst_override_by_type(string relative_inst_path," :file "verilog/files/common/uvm_component.svh" :line 980 :col 9)))
	       "relative_inst_path"
	       (:items nil :locs
		       ((:type "string" :desc "function void uvm_component::set_inst_override_by_type (string relative_inst_path," :file "verilog/files/common/uvm_component.svh" :line 1928 :col 56)
			(:type "string" :desc "function void  uvm_component::set_inst_override (string relative_inst_path," :file "verilog/files/common/uvm_component.svh" :line 1906 :col 49)
			(:type "string" :desc "extern function void set_inst_override(string relative_inst_path," :file "verilog/files/common/uvm_component.svh" :line 1025 :col 41)
			(:type "string" :desc "extern function void set_inst_override_by_type(string relative_inst_path," :file "verilog/files/common/uvm_component.svh" :line 980 :col 49)))
	       "set_type_override"
	       (:items
		("original_type_name" "override_type_name" "replace" "cs" "factory")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_type_override (string original_type_name," :file "verilog/files/common/uvm_component.svh" :line 1882 :col 0)
		 (:type "function_prototype" :desc "extern static function void set_type_override(string original_type_name," :file "verilog/files/common/uvm_component.svh" :line 1001 :col 16)))
	       "original_type_name"
	       (:items nil :locs
		       ((:type "string" :desc "string original_type_name," :file "verilog/files/common/uvm_component.svh" :line 1907 :col 49)
			(:type "string" :desc "function void uvm_component::set_type_override (string original_type_name," :file "verilog/files/common/uvm_component.svh" :line 1882 :col 48)
			(:type "string" :desc "string original_type_name," :file "verilog/files/common/uvm_component.svh" :line 1026 :col 41)
			(:type "string" :desc "extern static function void set_type_override(string original_type_name," :file "verilog/files/common/uvm_component.svh" :line 1001 :col 48)))
	       "override_type_name"
	       (:items nil :locs
		       ((:type "string" :desc "string override_type_name);" :file "verilog/files/common/uvm_component.svh" :line 1908 :col 49)
			(:type "string" :desc "string override_type_name," :file "verilog/files/common/uvm_component.svh" :line 1883 :col 48)
			(:type "string" :desc "string override_type_name);" :file "verilog/files/common/uvm_component.svh" :line 1027 :col 41)
			(:type "string" :desc "string override_type_name," :file "verilog/files/common/uvm_component.svh" :line 1002 :col 48)))
	       "set_inst_override"
	       (:items
		("relative_inst_path" "original_type_name" "override_type_name" "full_inst_path" "cs" "factory")
		:locs
		((:type "function_declaration" :desc "function void  uvm_component::set_inst_override (string relative_inst_path," :file "verilog/files/common/uvm_component.svh" :line 1906 :col 0)
		 (:type "function_prototype" :desc "extern function void set_inst_override(string relative_inst_path," :file "verilog/files/common/uvm_component.svh" :line 1025 :col 9)))
	       "print_override_info"
	       (:items
		("requested_type_name" "name" "cs" "factory")
		:locs
		((:type "function_declaration" :desc "function void  uvm_component::print_override_info (string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 1847 :col 0)
		 (:type "function_prototype" :desc "extern function void print_override_info(string requested_type_name," :file "verilog/files/common/uvm_component.svh" :line 1037 :col 9)))
	       "set_report_id_verbosity_hier"
	       (:items
		("id" "verbosity")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_id_verbosity_hier( string id, int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 1955 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_id_verbosity_hier (string id," :file "verilog/files/common/uvm_component.svh" :line 1055 :col 9)))
	       "id"
	       (:items nil :locs
		       ((:type "string" :desc "string id," :file "verilog/files/common/uvm_component.svh" :line 2042 :col 64)
			(:type "string" :desc "function void uvm_component::set_report_id_file_hier( string id, UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 2031 :col 54)
			(:type "string" :desc "string id," :file "verilog/files/common/uvm_component.svh" :line 1999 :col 65)
			(:type "string" :desc "function void uvm_component::set_report_id_action_hier( string id, uvm_action action);" :file "verilog/files/common/uvm_component.svh" :line 1988 :col 56)
			(:type "string" :desc "string id," :file "verilog/files/common/uvm_component.svh" :line 1966 :col 65)
			(:type "string" :desc "function void uvm_component::set_report_id_verbosity_hier( string id, int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 1955 :col 59)
			(:type "string" :desc "string id," :file "verilog/files/common/uvm_component.svh" :line 1128 :col 56)
			(:type "string" :desc "extern function void set_report_id_file_hier (string id," :file "verilog/files/common/uvm_component.svh" :line 1113 :col 48)
			(:type "string" :desc "string id," :file "verilog/files/common/uvm_component.svh" :line 1097 :col 58)
			(:type "string" :desc "extern function void set_report_id_action_hier (string id," :file "verilog/files/common/uvm_component.svh" :line 1082 :col 50)
			(:type "string" :desc "string id," :file "verilog/files/common/uvm_component.svh" :line 1070 :col 58)
			(:type "string" :desc "extern function void set_report_id_verbosity_hier (string id," :file "verilog/files/common/uvm_component.svh" :line 1055 :col 53)))
	       "verbosity"
	       (:items nil :locs
		       ((:type "int" :desc "function void uvm_component::set_report_verbosity_level_hier(int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 2053 :col 61)
			(:type "int" :desc "int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 1967 :col 65)
			(:type "int" :desc "function void uvm_component::set_report_id_verbosity_hier( string id, int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 1955 :col 70)
			(:type "int" :desc "extern function void set_report_verbosity_level_hier (int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 1141 :col 58)
			(:type "int" :desc "int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 1071 :col 58)
			(:type "int" :desc "int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 1056 :col 50)))
	       "set_report_severity_id_verbosity_hier"
	       (:items
		("severity" "id" "verbosity")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_severity_id_verbosity_hier( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1965 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_severity_id_verbosity_hier(uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1069 :col 9)))
	       "severity"
	       (:items nil :locs
		       ((:type "uvm_severity" :desc "function void uvm_component::set_report_severity_id_file_hier ( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 2041 :col 64)
			(:type "uvm_severity" :desc "function void uvm_component::set_report_severity_file_hier( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 2010 :col 60)
			(:type "uvm_severity" :desc "function void uvm_component::set_report_severity_id_action_hier( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1998 :col 65)
			(:type "uvm_severity" :desc "function void uvm_component::set_report_severity_action_hier( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1977 :col 62)
			(:type "uvm_severity" :desc "function void uvm_component::set_report_severity_id_verbosity_hier( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1965 :col 68)
			(:type "uvm_severity" :desc "extern function void set_report_severity_id_file_hier(uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1127 :col 56)
			(:type "uvm_severity" :desc "extern function void set_report_severity_file_hier (uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1108 :col 54)
			(:type "uvm_severity" :desc "extern function void set_report_severity_id_action_hier(uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1096 :col 58)
			(:type "uvm_severity" :desc "extern function void set_report_severity_action_hier (uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1076 :col 56)
			(:type "uvm_severity" :desc "extern function void set_report_severity_id_verbosity_hier(uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1069 :col 61)))
	       "set_report_severity_action_hier"
	       (:items
		("severity" "action")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_severity_action_hier( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1977 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_severity_action_hier (uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1076 :col 9)))
	       "action"
	       (:items nil :locs
		       ((:type "uvm_action" :desc "uvm_action action);" :file "verilog/files/common/uvm_component.svh" :line 2000 :col 65)
			(:type "uvm_action" :desc "function void uvm_component::set_report_id_action_hier( string id, uvm_action action);" :file "verilog/files/common/uvm_component.svh" :line 1988 :col 67)
			(:type "uvm_action" :desc "uvm_action action);" :file "verilog/files/common/uvm_component.svh" :line 1978 :col 59)
			(:type "uvm_action" :desc "uvm_action action);" :file "verilog/files/common/uvm_component.svh" :line 1098 :col 58)
			(:type "uvm_action" :desc "uvm_action action);" :file "verilog/files/common/uvm_component.svh" :line 1083 :col 50)
			(:type "uvm_action" :desc "uvm_action action);" :file "verilog/files/common/uvm_component.svh" :line 1077 :col 56)))
	       "set_report_id_action_hier"
	       (:items
		("id" "action")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_id_action_hier( string id, uvm_action action);" :file "verilog/files/common/uvm_component.svh" :line 1988 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_id_action_hier (string id," :file "verilog/files/common/uvm_component.svh" :line 1082 :col 9)))
	       "set_report_severity_id_action_hier"
	       (:items
		("severity" "id" "action")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_severity_id_action_hier( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1998 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_severity_id_action_hier(uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1096 :col 9)))
	       "set_report_default_file_hier"
	       (:items
		("file")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_default_file_hier( UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 2021 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_default_file_hier (UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 1104 :col 9)))
	       "file"
	       (:items nil :locs
		       ((:type "UVM_FILE" :desc "UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 2043 :col 64)
			(:type "UVM_FILE" :desc "function void uvm_component::set_report_id_file_hier( string id, UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 2031 :col 65)
			(:type "UVM_FILE" :desc "function void uvm_component::set_report_default_file_hier( UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 2021 :col 59)
			(:type "UVM_FILE" :desc "UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 2011 :col 60)
			(:type "UVM_FILE" :desc "UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 1129 :col 56)
			(:type "UVM_FILE" :desc "UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 1114 :col 48)
			(:type "UVM_FILE" :desc "UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 1109 :col 54)
			(:type "UVM_FILE" :desc "extern function void set_report_default_file_hier (UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 1104 :col 53)))
	       "set_report_severity_file_hier"
	       (:items
		("severity" "file")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_severity_file_hier( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 2010 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_severity_file_hier (uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1108 :col 9)))
	       "set_report_id_file_hier"
	       (:items
		("id" "file")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_id_file_hier( string id, UVM_FILE file);" :file "verilog/files/common/uvm_component.svh" :line 2031 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_id_file_hier (string id," :file "verilog/files/common/uvm_component.svh" :line 1113 :col 9)))
	       "set_report_severity_id_file_hier"
	       (:items
		("severity" "id" "file")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_severity_id_file_hier ( uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 2041 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_severity_id_file_hier(uvm_severity severity," :file "verilog/files/common/uvm_component.svh" :line 1127 :col 9)))
	       "set_report_verbosity_level_hier"
	       (:items
		("verbosity")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_report_verbosity_level_hier(int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 2053 :col 0)
		 (:type "function_prototype" :desc "extern function void set_report_verbosity_level_hier (int verbosity);" :file "verilog/files/common/uvm_component.svh" :line 1141 :col 11)))
	       "pre_abort"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "virtual function void pre_abort;" :file "verilog/files/common/uvm_component.svh" :line 1162 :col 10)))
	       "accept_tr"
	       (:items
		("tr" "accept_time" "e")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::accept_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2257 :col 0)
		 (:type "function_prototype" :desc "extern function void accept_tr (uvm_transaction tr, time accept_time = 0);" :file "verilog/files/common/uvm_component.svh" :line 1191 :col 9)))
	       "tr"
	       (:items nil :locs
		       ((:type "uvm_transaction" :desc "function void uvm_component::do_end_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2601 :col 40)
			(:type "uvm_transaction" :desc "function void uvm_component::do_begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2591 :col 42)
			(:type "uvm_transaction" :desc "function void uvm_component::do_accept_tr (uvm_transaction tr);" :file "verilog/files/common/uvm_component.svh" :line 2583 :col 43)
			(:type "uvm_transaction" :desc "function void uvm_component::end_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2437 :col 37)
			(:type "uvm_transaction" :desc "function int uvm_component::m_begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2340 :col 40)
			(:type "uvm_transaction" :desc "function int uvm_component::begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2274 :col 38)
			(:type "uvm_transaction" :desc "function void uvm_component::accept_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2257 :col 40)
			(:type "uvm_transaction" :desc "extern protected function int m_begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1409 :col 44)
			(:type "uvm_transaction" :desc "extern virtual protected function void do_end_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1277 :col 52)
			(:type "uvm_transaction" :desc "extern function void end_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1265 :col 31)
			(:type "uvm_transaction" :desc "function void do_begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1235 :col 31)
			(:type "uvm_transaction" :desc "extern function int begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1220 :col 33)
			(:type "uvm_transaction" :desc "extern virtual protected function void do_accept_tr (uvm_transaction tr);" :file "verilog/files/common/uvm_component.svh" :line 1201 :col 55)
			(:type "uvm_transaction" :desc "extern function void accept_tr (uvm_transaction tr, time accept_time = 0);" :file "verilog/files/common/uvm_component.svh" :line 1191 :col 34)))
	       "accept_time"
	       (:items nil :locs
		       ((:type "time" :desc "time accept_time=0);" :file "verilog/files/common/uvm_component.svh" :line 2258 :col 40)
			(:type "time" :desc "extern function void accept_tr (uvm_transaction tr, time accept_time = 0);" :file "verilog/files/common/uvm_component.svh" :line 1191 :col 54)))
	       "do_accept_tr"
	       (:items
		("tr")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::do_accept_tr (uvm_transaction tr);" :file "verilog/files/common/uvm_component.svh" :line 2583 :col 0)
		 (:type "function_prototype" :desc "extern virtual protected function void do_accept_tr (uvm_transaction tr);" :file "verilog/files/common/uvm_component.svh" :line 1201 :col 27)))
	       "begin_tr"
	       (:items
		("tr" "stream_name" "label" "desc" "begin_time" "parent_handle")
		:locs
		((:type "function_declaration" :desc "function int uvm_component::begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2274 :col 0)
		 (:type "function_prototype" :desc "extern function int begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1220 :col 10)))
	       "stream_name"
	       (:items nil :locs
		       ((:type "string" :desc "string stream_name," :file "verilog/files/common/uvm_component.svh" :line 2592 :col 42)
			(:type "string" :desc "function int uvm_component::record_event_tr (string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 2531 :col 45)
			(:type "string" :desc "function int uvm_component::record_error_tr (string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 2477 :col 45)
			(:type "string" :desc "string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 2342 :col 44)
			(:type "string" :desc "string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 2275 :col 42)
			(:type "string" :desc "string stream_name=\"main\", string label=\"\"," :file "verilog/files/common/uvm_component.svh" :line 1411 :col 48)
			(:type "string" :desc "extern function int record_event_tr (string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 1317 :col 39)
			(:type "string" :desc "extern function int record_error_tr (string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 1296 :col 39)
			(:type "string" :desc "string stream_name," :file "verilog/files/common/uvm_component.svh" :line 1236 :col 31)
			(:type "string" :desc "string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 1221 :col 37)))
	       "label"
	       (:items nil :locs
		       ((:type "string" :desc "string label=\"event_tr\"," :file "verilog/files/common/uvm_component.svh" :line 2533 :col 49)
			(:type "string" :desc "string label=\"error_tr\"," :file "verilog/files/common/uvm_component.svh" :line 2479 :col 49)
			(:type "string" :desc "string label=\"\"," :file "verilog/files/common/uvm_component.svh" :line 2343 :col 44)
			(:type "string" :desc "string label=\"\"," :file "verilog/files/common/uvm_component.svh" :line 2276 :col 42)
			(:type "string" :desc "string stream_name=\"main\", string label=\"\"," :file "verilog/files/common/uvm_component.svh" :line 1411 :col 75)
			(:type "string" :desc "string label=\"event_tr\"," :file "verilog/files/common/uvm_component.svh" :line 1319 :col 43)
			(:type "string" :desc "string label=\"error_tr\"," :file "verilog/files/common/uvm_component.svh" :line 1298 :col 43)
			(:type "string" :desc "string label=\"\"," :file "verilog/files/common/uvm_component.svh" :line 1222 :col 37)))
	       "desc"
	       (:items nil :locs
		       ((:type "string" :desc "string desc=\"\"," :file "verilog/files/common/uvm_component.svh" :line 2534 :col 49)
			(:type "string" :desc "string desc=\"\"," :file "verilog/files/common/uvm_component.svh" :line 2480 :col 49)
			(:type "string" :desc "string desc=\"\"," :file "verilog/files/common/uvm_component.svh" :line 2344 :col 44)
			(:type "string" :desc "string desc=\"\"," :file "verilog/files/common/uvm_component.svh" :line 2277 :col 42)
			(:type "string" :desc "string desc=\"\", time begin_time=0);" :file "verilog/files/common/uvm_component.svh" :line 1412 :col 48)
			(:type "string" :desc "string desc=\"\"," :file "verilog/files/common/uvm_component.svh" :line 1320 :col 43)
			(:type "string" :desc "string desc=\"\"," :file "verilog/files/common/uvm_component.svh" :line 1299 :col 43)
			(:type "string" :desc "string desc=\"\"," :file "verilog/files/common/uvm_component.svh" :line 1223 :col 37)))
	       "begin_time"
	       (:items nil :locs
		       ((:type "time" :desc "time begin_time=0);" :file "verilog/files/common/uvm_component.svh" :line 2345 :col 44)
			(:type "time" :desc "time begin_time=0," :file "verilog/files/common/uvm_component.svh" :line 2278 :col 42)
			(:type "time" :desc "string desc=\"\", time begin_time=0);" :file "verilog/files/common/uvm_component.svh" :line 1412 :col 64)
			(:type "time" :desc "time begin_time=0," :file "verilog/files/common/uvm_component.svh" :line 1224 :col 37)))
	       "parent_handle"
	       (:items nil :locs
		       ((:type "int" :desc "int parent_handle=0," :file "verilog/files/common/uvm_component.svh" :line 2341 :col 44)
			(:type "int" :desc "int parent_handle=0);" :file "verilog/files/common/uvm_component.svh" :line 2279 :col 42)
			(:type "int" :desc "int parent_handle=0," :file "verilog/files/common/uvm_component.svh" :line 1410 :col 48)
			(:type "int" :desc "int parent_handle=0);" :file "verilog/files/common/uvm_component.svh" :line 1225 :col 37)))
	       "do_begin_tr"
	       (:items
		("tr" "stream_name" "tr_handle")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::do_begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2591 :col 0)
		 (:type "function_prototype" :desc "function void do_begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1235 :col 4)))
	       "tr_handle"
	       (:items nil :locs
		       ((:type "int" :desc "int tr_handle);" :file "verilog/files/common/uvm_component.svh" :line 2602 :col 40)
			(:type "int" :desc "int tr_handle);" :file "verilog/files/common/uvm_component.svh" :line 2593 :col 42)
			(:type "int" :desc "int tr_handle);" :file "verilog/files/common/uvm_component.svh" :line 1278 :col 52)
			(:type "int" :desc "int tr_handle);" :file "verilog/files/common/uvm_component.svh" :line 1237 :col 31)))
	       "end_tr"
	       (:items
		("tr" "end_time" "free_handle" "e" "recorder")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::end_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2437 :col 0)
		 (:type "function_prototype" :desc "extern function void end_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1265 :col 9)))
	       "end_time"
	       (:items nil :locs
		       ((:type "time" :desc "time end_time=0," :file "verilog/files/common/uvm_component.svh" :line 2438 :col 37)
			(:type "time" :desc "time end_time=0," :file "verilog/files/common/uvm_component.svh" :line 1266 :col 31)))
	       "free_handle"
	       (:items nil :locs
		       ((:type "bit" :desc "bit free_handle=1);" :file "verilog/files/common/uvm_component.svh" :line 2439 :col 37)
			(:type "bit" :desc "bit free_handle=1);" :file "verilog/files/common/uvm_component.svh" :line 1267 :col 31)))
	       "do_end_tr"
	       (:items
		("tr" "tr_handle")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::do_end_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2601 :col 0)
		 (:type "function_prototype" :desc "extern virtual protected function void do_end_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1277 :col 27)))
	       "record_error_tr"
	       (:items
		("stream_name" "info" "label" "desc" "error_time" "keep_active" "recorder" "etype" "stream" "handle")
		:locs
		((:type "function_declaration" :desc "function int uvm_component::record_error_tr (string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 2477 :col 0)
		 (:type "function_prototype" :desc "extern function int record_error_tr (string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 1296 :col 9)))
	       "info"
	       (:items nil :locs
		       ((:type "uvm_object" :desc "uvm_object info=null," :file "verilog/files/common/uvm_component.svh" :line 2532 :col 49)
			(:type "uvm_object" :desc "uvm_object info=null," :file "verilog/files/common/uvm_component.svh" :line 2478 :col 49)
			(:type "uvm_object" :desc "uvm_object info=null," :file "verilog/files/common/uvm_component.svh" :line 1318 :col 43)
			(:type "uvm_object" :desc "uvm_object info=null," :file "verilog/files/common/uvm_component.svh" :line 1297 :col 43)))
	       "error_time"
	       (:items nil :locs
		       ((:type "time" :desc "time   error_time=0," :file "verilog/files/common/uvm_component.svh" :line 2481 :col 49)
			(:type "time" :desc "time   error_time=0," :file "verilog/files/common/uvm_component.svh" :line 1300 :col 43)))
	       "keep_active"
	       (:items nil :locs
		       ((:type "bit" :desc "bit    keep_active=0);" :file "verilog/files/common/uvm_component.svh" :line 2536 :col 49)
			(:type "bit" :desc "bit    keep_active=0);" :file "verilog/files/common/uvm_component.svh" :line 2482 :col 49)
			(:type "bit" :desc "bit    keep_active=0);" :file "verilog/files/common/uvm_component.svh" :line 1322 :col 43)
			(:type "bit" :desc "bit    keep_active=0);" :file "verilog/files/common/uvm_component.svh" :line 1301 :col 43)))
	       "record_event_tr"
	       (:items
		("stream_name" "info" "label" "desc" "event_time" "keep_active" "recorder" "etype" "handle" "stream")
		:locs
		((:type "function_declaration" :desc "function int uvm_component::record_event_tr (string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 2531 :col 0)
		 (:type "function_prototype" :desc "extern function int record_event_tr (string stream_name=\"main\"," :file "verilog/files/common/uvm_component.svh" :line 1317 :col 9)))
	       "event_time"
	       (:items nil :locs
		       ((:type "time" :desc "time   event_time=0," :file "verilog/files/common/uvm_component.svh" :line 2535 :col 49)
			(:type "time" :desc "time   event_time=0," :file "verilog/files/common/uvm_component.svh" :line 1321 :col 43)))
	       "get_tr_stream"
	       (:items
		("name" "stream_type_name" "db")
		:locs
		((:type "function_declaration" :desc "function uvm_tr_stream uvm_component::get_tr_stream( string name," :file "verilog/files/common/uvm_component.svh" :line 2302 :col 0)
		 (:type "function_prototype" :desc "extern virtual function uvm_tr_stream get_tr_stream(string name," :file "verilog/files/common/uvm_component.svh" :line 1326 :col 17)))
	       "stream_type_name"
	       (:items nil :locs
		       ((:type "string" :desc "string stream_type_name=\"\" );" :file "verilog/files/common/uvm_component.svh" :line 2303 :col 54)
			(:type "string" :desc "string stream_type_name=\"\");" :file "verilog/files/common/uvm_component.svh" :line 1327 :col 54)))
	       "free_tr_stream"
	       (:items
		("stream")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::free_tr_stream(uvm_tr_stream stream);" :file "verilog/files/common/uvm_component.svh" :line 2312 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void free_tr_stream(uvm_tr_stream stream);" :file "verilog/files/common/uvm_component.svh" :line 1331 :col 17)))
	       "stream"
	       (:items nil :locs
		       ((:type "uvm_tr_stream" :desc "uvm_tr_stream stream;" :file "verilog/files/common/uvm_component.svh" :line 2540 :col 17)
			(:type "uvm_tr_stream" :desc "uvm_tr_stream stream;" :file "verilog/files/common/uvm_component.svh" :line 2485 :col 17)
			(:type "uvm_tr_stream" :desc "uvm_tr_stream stream;" :file "verilog/files/common/uvm_component.svh" :line 2351 :col 17)
			(:type "uvm_tr_stream" :desc "function void uvm_component::free_tr_stream(uvm_tr_stream stream);" :file "verilog/files/common/uvm_component.svh" :line 2312 :col 44)
			(:type "uvm_tr_stream" :desc "extern virtual function void free_tr_stream(uvm_tr_stream stream);" :file "verilog/files/common/uvm_component.svh" :line 1331 :col 46)))
	       "print_enabled"
	       (:items nil :locs
		       ((:type "bit" :desc "bit print_enabled = 1;" :file "verilog/files/common/uvm_component.svh" :line 1341 :col 6)))
	       "do_execute_op"
	       (:items
		("op" "child_comp" "name" "printer")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::do_execute_op( uvm_field_op op );" :file "verilog/files/common/uvm_component.svh" :line 2744 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void do_execute_op( uvm_field_op op );" :file "verilog/files/common/uvm_component.svh" :line 1344 :col 17)))
	       "op"
	       (:items nil :locs
		       ((:type "uvm_field_op" :desc "function void uvm_component::do_execute_op( uvm_field_op op );" :file "verilog/files/common/uvm_component.svh" :line 2744 :col 44)
			(:type "uvm_field_op" :desc "extern virtual function void do_execute_op( uvm_field_op op );" :file "verilog/files/common/uvm_component.svh" :line 1344 :col 46)))
	       "tr_database"
	       (:items nil :locs
		       ((:type "uvm_tr_database" :desc "uvm_tr_database tr_database;" :file "verilog/files/common/uvm_component.svh" :line 1351 :col 18)))
	       "get_tr_database"
	       (:items
		("cs")
		:locs
		((:type "function_declaration" :desc "function uvm_tr_database uvm_component::get_tr_database();" :file "verilog/files/common/uvm_component.svh" :line 2285 :col 3)
		 (:type "function_prototype" :desc "extern virtual function uvm_tr_database get_tr_database();" :file "verilog/files/common/uvm_component.svh" :line 1354 :col 17)))
	       "set_tr_database"
	       (:items
		("db")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_tr_database(uvm_tr_database db);" :file "verilog/files/common/uvm_component.svh" :line 2295 :col 3)
		 (:type "function_prototype" :desc "extern virtual function void set_tr_database(uvm_tr_database db);" :file "verilog/files/common/uvm_component.svh" :line 1357 :col 17)))
	       "db"
	       (:items nil :locs
		       ((:type "uvm_tr_database" :desc "uvm_tr_database db;" :file "verilog/files/common/uvm_component.svh" :line 2349 :col 19)
			(:type "uvm_tr_database" :desc "uvm_tr_database db = get_tr_database();" :file "verilog/files/common/uvm_component.svh" :line 2304 :col 19)
			(:type "uvm_tr_database" :desc "function void uvm_component::set_tr_database(uvm_tr_database db);" :file "verilog/files/common/uvm_component.svh" :line 2295 :col 48)
			(:type "uvm_tr_database" :desc "extern virtual function void set_tr_database(uvm_tr_database db);" :file "verilog/files/common/uvm_component.svh" :line 1357 :col 47)))
	       "m_domain"
	       (:items nil :locs
		       ((:type "uvm_domain" :desc "protected uvm_domain m_domain;    // set_domain stores our domain handle" :file "verilog/files/common/uvm_component.svh" :line 1375 :col 23)))
	       "m_phase_imps"
	       (:items nil :locs
		       ((:type "uvm_phase" :desc "/*protected*/ uvm_phase  m_phase_imps[uvm_phase];    // functors to override ovm_root defaults" :file "verilog/files/common/uvm_component.svh" :line 1377 :col 27)))
	       "m_current_phase"
	       (:items nil :locs
		       ((:type "uvm_phase" :desc "uvm_phase            m_current_phase;            // the most recently executed phase" :file "verilog/files/common/uvm_component.svh" :line 1380 :col 23)))
	       "m_phase_process"
	       (:items nil :locs
		       ((:type "process" :desc "protected process    m_phase_process;" :file "verilog/files/common/uvm_component.svh" :line 1381 :col 23)))
	       "m_build_done"
	       (:items nil :locs
		       ((:type "bit" :desc "/*protected*/ bit  m_build_done;" :file "verilog/files/common/uvm_component.svh" :line 1383 :col 21)))
	       "m_phasing_active"
	       (:items nil :locs
		       ((:type "int" :desc "/*protected*/ int  m_phasing_active;" :file "verilog/files/common/uvm_component.svh" :line 1384 :col 21)))
	       "set_local"
	       (:items
		("rsrc" "success")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_local(uvm_resource_base rsrc) ;" :file "verilog/files/common/uvm_component.svh" :line 2765 :col 0)
		 (:type "function_prototype" :desc "extern                   function void set_local(uvm_resource_base rsrc) ;" :file "verilog/files/common/uvm_component.svh" :line 1386 :col 27)))
	       "rsrc"
	       (:items nil :locs
		       ((:type "uvm_resource_base" :desc "function void uvm_component::m_unsupported_set_local(uvm_resource_base rsrc);" :file "verilog/files/common/uvm_component.svh" :line 2786 :col 53)
			(:type "uvm_resource_base" :desc "function void uvm_component::set_local(uvm_resource_base rsrc) ;" :file "verilog/files/common/uvm_component.svh" :line 2765 :col 39)
			(:type "uvm_resource_base" :desc "extern function void m_unsupported_set_local(uvm_resource_base rsrc);" :file "verilog/files/common/uvm_component.svh" :line 1459 :col 47)
			(:type "uvm_resource_base" :desc "extern                   function void set_local(uvm_resource_base rsrc) ;" :file "verilog/files/common/uvm_component.svh" :line 1386 :col 51)))
	       "m_parent"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "/*protected*/ uvm_component m_parent;" :file "verilog/files/common/uvm_component.svh" :line 1388 :col 30)))
	       "m_children"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "protected     uvm_component m_children[string];" :file "verilog/files/common/uvm_component.svh" :line 1389 :col 30)))
	       "m_children_by_handle"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "protected     uvm_component m_children_by_handle[uvm_component];" :file "verilog/files/common/uvm_component.svh" :line 1390 :col 30)))
	       "m_add_child"
	       (:items
		("child")
		:locs
		((:type "function_declaration" :desc "function bit uvm_component::m_add_child(uvm_component child);" :file "verilog/files/common/uvm_component.svh" :line 1574 :col 0)
		 (:type "function_prototype" :desc "extern protected virtual function bit  m_add_child(uvm_component child);" :file "verilog/files/common/uvm_component.svh" :line 1391 :col 27)))
	       "child"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "function bit uvm_component::m_add_child(uvm_component child);" :file "verilog/files/common/uvm_component.svh" :line 1574 :col 40)
			(:type "uvm_component" :desc "extern protected virtual function bit  m_add_child(uvm_component child);" :file "verilog/files/common/uvm_component.svh" :line 1391 :col 53)))
	       "m_set_full_name"
	       (:items
		("top" "tmp")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::m_set_full_name();" :file "verilog/files/common/uvm_component.svh" :line 1698 :col 0)
		 (:type "function_prototype" :desc "extern local     virtual function void m_set_full_name();" :file "verilog/files/common/uvm_component.svh" :line 1392 :col 27)))
	       "do_resolve_bindings"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function void uvm_component::do_resolve_bindings();" :file "verilog/files/common/uvm_component.svh" :line 2240 :col 0)
			(:type "function_prototype" :desc "extern                   function void do_resolve_bindings();" :file "verilog/files/common/uvm_component.svh" :line 1394 :col 27)))
	       "do_flush"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function void uvm_component::do_flush();" :file "verilog/files/common/uvm_component.svh" :line 1810 :col 0)
			(:type "function_prototype" :desc "extern                   function void do_flush();" :file "verilog/files/common/uvm_component.svh" :line 1395 :col 27)))
	       "flush"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function void uvm_component::flush();" :file "verilog/files/common/uvm_component.svh" :line 1802 :col 0)
			(:type "function_prototype" :desc "extern virtual           function void flush ();" :file "verilog/files/common/uvm_component.svh" :line 1397 :col 27)))
	       "m_extract_name"
	       (:items
		("name" "leaf" "remainder" "i" "len")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::m_extract_name(input string name ," :file "verilog/files/common/uvm_component.svh" :line 1774 :col 0)
		 (:type "function_prototype" :desc "extern local             function void m_extract_name(string name ," :file "verilog/files/common/uvm_component.svh" :line 1399 :col 27)))
	       "leaf"
	       (:items nil :locs
		       ((:type "output string" :desc "output string leaf ," :file "verilog/files/common/uvm_component.svh" :line 1775 :col 44)
			(:type "string" :desc "string leaf , remainder;" :file "verilog/files/common/uvm_component.svh" :line 1719 :col 9)
			(:type "output string" :desc "output string leaf ," :file "verilog/files/common/uvm_component.svh" :line 1400 :col 56)))
	       "remainder"
	       (:items nil :locs
		       ((:type "output string" :desc "output string remainder );" :file "verilog/files/common/uvm_component.svh" :line 1776 :col 44)
			(:type "string" :desc "string leaf , remainder;" :file "verilog/files/common/uvm_component.svh" :line 1719 :col 16)
			(:type "output string" :desc "output string remainder );" :file "verilog/files/common/uvm_component.svh" :line 1401 :col 56)))
	       "create"
	       (:items
		("name")
		:locs
		((:type "function_declaration" :desc "function uvm_object  uvm_component::create (string name =\"\");" :file "verilog/files/common/uvm_component.svh" :line 1828 :col 0)
		 (:type "function_prototype" :desc "extern virtual function uvm_object create (string name=\"\");" :file "verilog/files/common/uvm_component.svh" :line 1404 :col 17)))
	       "clone"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function uvm_object  uvm_component::clone ();" :file "verilog/files/common/uvm_component.svh" :line 1838 :col 0)
			(:type "function_prototype" :desc "extern virtual function uvm_object clone  ();" :file "verilog/files/common/uvm_component.svh" :line 1405 :col 17)))
	       "m_streams"
	       (:items nil :locs
		       ((:type "uvm_tr_stream" :desc "local uvm_tr_stream m_streams[string][string];" :file "verilog/files/common/uvm_component.svh" :line 1407 :col 22)))
	       "m_tr_h"
	       (:items nil :locs
		       ((:type "uvm_recorder" :desc "local uvm_recorder m_tr_h[uvm_transaction];" :file "verilog/files/common/uvm_component.svh" :line 1408 :col 21)))
	       "m_begin_tr"
	       (:items
		("tr" "parent_handle" "stream_name" "label" "desc" "begin_time" "e" "name" "kind" "db" "handle" "link_handle" "stream" "recorder" "parent_recorder" "link_recorder" "seq" "parent_seq")
		:locs
		((:type "function_declaration" :desc "function int uvm_component::m_begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 2340 :col 0)
		 (:type "function_prototype" :desc "extern protected function int m_begin_tr (uvm_transaction tr," :file "verilog/files/common/uvm_component.svh" :line 1409 :col 19)))
	       "m_name"
	       (:items nil :locs
		       ((:type "string" :desc "string m_name;" :file "verilog/files/common/uvm_component.svh" :line 1414 :col 9)))
	       "type_id"
	       (:items nil :locs
		       ((:type "uvm_abstract_component_registry#(uvm_component, \"uvm_component\")" :desc "typedef uvm_abstract_component_registry#(uvm_component, \"uvm_component\") type_id;" :file "verilog/files/common/uvm_component.svh" :line 1416 :col 2)))
	       "event_pool"
	       (:items nil :locs
		       ((:type "uvm_event_pool" :desc "protected uvm_event_pool event_pool;" :file "verilog/files/common/uvm_component.svh" :line 1419 :col 27)))
	       "recording_detail"
	       (:items nil :locs
		       ((:type "int unsigned" :desc "int unsigned recording_detail = UVM_NONE;" :file "verilog/files/common/uvm_component.svh" :line 1421 :col 15)))
	       "get_recording_enabled"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function bit uvm_component::get_recording_enabled();" :file "verilog/files/common/uvm_component.svh" :line 2703 :col 0)
			(:type "function_prototype" :desc "extern virtual function bit get_recording_enabled();" :file "verilog/files/common/uvm_component.svh" :line 1424 :col 17)))
	       "set_recording_enabled"
	       (:items
		("enabled")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_recording_enabled(bit enabled);" :file "verilog/files/common/uvm_component.svh" :line 2707 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void set_recording_enabled(bit enabled);" :file "verilog/files/common/uvm_component.svh" :line 1437 :col 17)))
	       "enabled"
	       (:items nil :locs
		       ((:type "bit" :desc "function void uvm_component::set_recording_enabled_hier(bit enabled);" :file "verilog/files/common/uvm_component.svh" :line 2714 :col 56)
			(:type "bit" :desc "function void uvm_component::set_recording_enabled(bit enabled);" :file "verilog/files/common/uvm_component.svh" :line 2707 :col 51)
			(:type "bit" :desc "extern virtual function void set_recording_enabled_hier (bit enabled);" :file "verilog/files/common/uvm_component.svh" :line 1440 :col 59)
			(:type "bit" :desc "extern virtual function void set_recording_enabled(bit enabled);" :file "verilog/files/common/uvm_component.svh" :line 1437 :col 53)))
	       "set_recording_enabled_hier"
	       (:items
		("enabled")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::set_recording_enabled_hier(bit enabled);" :file "verilog/files/common/uvm_component.svh" :line 2714 :col 0)
		 (:type "function_prototype" :desc "extern virtual function void set_recording_enabled_hier (bit enabled);" :file "verilog/files/common/uvm_component.svh" :line 1440 :col 17)))
	       "do_print"
	       (:items
		("printer")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::do_print(uvm_printer printer);" :file "verilog/files/common/uvm_component.svh" :line 2724 :col 0)
		 (:type "function_prototype" :desc "extern         function void   do_print(uvm_printer printer);" :file "verilog/files/common/uvm_component.svh" :line 1442 :col 17)))
	       "printer"
	       (:items nil :locs
		       ((:type "uvm_printer" :desc "uvm_printer printer;" :file "verilog/files/common/uvm_component.svh" :line 2749 :col 18)
			(:type "uvm_printer" :desc "function void uvm_component::do_print(uvm_printer printer);" :file "verilog/files/common/uvm_component.svh" :line 2724 :col 38)
			(:type "uvm_printer" :desc "extern         function void   do_print(uvm_printer printer);" :file "verilog/files/common/uvm_component.svh" :line 1442 :col 42)))
	       "m_set_cl_msg_args"
	       (:items
		("s_" "p_")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::m_set_cl_msg_args;" :file "verilog/files/common/uvm_component.svh" :line 2800 :col 0)
		 (:type "function_prototype" :desc "extern function void m_set_cl_msg_args;" :file "verilog/files/common/uvm_component.svh" :line 1445 :col 9)))
	       "m_set_cl_verb"
	       (:items
		("args" "setting")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::m_set_cl_verb;" :file "verilog/files/common/uvm_component.svh" :line 2821 :col 0)
		 (:type "function_prototype" :desc "extern function void m_set_cl_verb;" :file "verilog/files/common/uvm_component.svh" :line 1446 :col 9)))
	       "m_set_cl_action"
	       (:items
		("setting")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::m_set_cl_action;" :file "verilog/files/common/uvm_component.svh" :line 2855 :col 0)
		 (:type "function_prototype" :desc "extern function void m_set_cl_action;" :file "verilog/files/common/uvm_component.svh" :line 1447 :col 9)))
	       "m_set_cl_sev"
	       (:items
		("setting")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::m_set_cl_sev;" :file "verilog/files/common/uvm_component.svh" :line 2895 :col 0)
		 (:type "function_prototype" :desc "extern function void m_set_cl_sev;" :file "verilog/files/common/uvm_component.svh" :line 1448 :col 9)))
	       "m_apply_verbosity_settings"
	       (:items
		("phase" "setting" "remaining_settings")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::m_apply_verbosity_settings(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 2934 :col 0)
		 (:type "function_prototype" :desc "extern function void m_apply_verbosity_settings(uvm_phase phase);" :file "verilog/files/common/uvm_component.svh" :line 1449 :col 9)))
	       "m_verbosity_settings"
	       (:items nil :locs
		       ((:type "uvm_cmdline_set_verbosity" :desc "uvm_cmdline_set_verbosity m_verbosity_settings[$];" :file "verilog/files/common/uvm_component.svh" :line 1452 :col 28)))
	       "m_do_pre_abort"
	       (:items nil :locs
		       ((:type "function_declaration" :desc "function void uvm_component::m_do_pre_abort;" :file "verilog/files/common/uvm_component.svh" :line 2958 :col 0)
			(:type "function_prototype" :desc "extern /*local*/ function void m_do_pre_abort;" :file "verilog/files/common/uvm_component.svh" :line 1455 :col 19)))
	       "m_unsupported_resource_base"
	       (:items nil :locs
		       ((:type "uvm_resource_base" :desc "uvm_resource_base m_unsupported_resource_base = null;" :file "verilog/files/common/uvm_component.svh" :line 1458 :col 20)))
	       "m_unsupported_set_local"
	       (:items
		("rsrc")
		:locs
		((:type "function_declaration" :desc "function void uvm_component::m_unsupported_set_local(uvm_resource_base rsrc);" :file "verilog/files/common/uvm_component.svh" :line 2786 :col 0)
		 (:type "function_prototype" :desc "extern function void m_unsupported_set_local(uvm_resource_base rsrc);" :file "verilog/files/common/uvm_component.svh" :line 1459 :col 9)))
	       "error_str"
	       (:items nil :locs
		       ((:type "string" :desc "string error_str;" :file "verilog/files/common/uvm_component.svh" :line 1481 :col 9)))
	       "top"
	       (:items nil :locs
		       ((:type "uvm_root" :desc "uvm_root top;" :file "verilog/files/common/uvm_component.svh" :line 1721 :col 11)
			(:type "uvm_root" :desc "uvm_root top;" :file "verilog/files/common/uvm_component.svh" :line 1699 :col 11)
			(:type "uvm_root" :desc "uvm_root top;" :file "verilog/files/common/uvm_component.svh" :line 1482 :col 11)))
	       "cs"
	       (:items nil :locs
		       ((:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs = uvm_coreservice_t::get();" :file "verilog/files/common/uvm_component.svh" :line 2287 :col 25)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs = uvm_coreservice_t::get();" :file "verilog/files/common/uvm_component.svh" :line 1932 :col 20)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs = uvm_coreservice_t::get();" :file "verilog/files/common/uvm_component.svh" :line 1910 :col 20)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs = uvm_coreservice_t::get();" :file "verilog/files/common/uvm_component.svh" :line 1897 :col 20)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs = uvm_coreservice_t::get();" :file "verilog/files/common/uvm_component.svh" :line 1885 :col 21)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs = uvm_coreservice_t::get();" :file "verilog/files/common/uvm_component.svh" :line 1872 :col 20)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs = uvm_coreservice_t::get();" :file "verilog/files/common/uvm_component.svh" :line 1860 :col 20)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs = uvm_coreservice_t::get();" :file "verilog/files/common/uvm_component.svh" :line 1849 :col 20)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs;" :file "verilog/files/common/uvm_component.svh" :line 1722 :col 20)
			(:type "uvm_coreservice_t" :desc "uvm_coreservice_t cs;" :file "verilog/files/common/uvm_component.svh" :line 1483 :col 20)))
	       "bld"
	       (:items nil :locs
		       ((:type "uvm_phase" :desc "uvm_phase bld;" :file "verilog/files/common/uvm_component.svh" :line 1498 :col 14)))
	       "common"
	       (:items nil :locs
		       ((:type "uvm_domain" :desc "uvm_domain common;" :file "verilog/files/common/uvm_component.svh" :line 2173 :col 15)
			(:type "uvm_domain" :desc "uvm_domain common;" :file "verilog/files/common/uvm_component.svh" :line 1499 :col 15)))
	       "tmp"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "uvm_component tmp;" :file "verilog/files/common/uvm_component.svh" :line 1706 :col 18)))
	       "comp"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "uvm_component comp;" :file "verilog/files/common/uvm_component.svh" :line 1720 :col 16)))
	       "name_length"
	       (:items nil :locs
		       ((:type "int" :desc "int name_length;" :file "verilog/files/common/uvm_component.svh" :line 1723 :col 6)))
	       "i"
	       (:items nil :locs
		       ((:type "int" :desc "int i , len;" :file "verilog/files/common/uvm_component.svh" :line 1777 :col 6)))
	       "len"
	       (:items nil :locs
		       ((:type "int" :desc "int i , len;" :file "verilog/files/common/uvm_component.svh" :line 1777 :col 10)))
	       "factory"
	       (:items nil :locs
		       ((:type "uvm_factory" :desc "uvm_factory factory=cs.get_factory();" :file "verilog/files/common/uvm_component.svh" :line 1933 :col 14)
			(:type "uvm_factory" :desc "uvm_factory factory=cs.get_factory();" :file "verilog/files/common/uvm_component.svh" :line 1911 :col 14)
			(:type "uvm_factory" :desc "uvm_factory factory=cs.get_factory();" :file "verilog/files/common/uvm_component.svh" :line 1898 :col 14)
			(:type "uvm_factory" :desc "uvm_factory factory=cs.get_factory();" :file "verilog/files/common/uvm_component.svh" :line 1886 :col 15)
			(:type "uvm_factory" :desc "uvm_factory factory=cs.get_factory();" :file "verilog/files/common/uvm_component.svh" :line 1873 :col 14)
			(:type "uvm_factory" :desc "uvm_factory factory=cs.get_factory();" :file "verilog/files/common/uvm_component.svh" :line 1861 :col 14)
			(:type "uvm_factory" :desc "uvm_factory factory=cs.get_factory();" :file "verilog/files/common/uvm_component.svh" :line 1850 :col 14)))
	       "full_inst_path"
	       (:items nil :locs
		       ((:type "string" :desc "string full_inst_path;" :file "verilog/files/common/uvm_component.svh" :line 1931 :col 9)
			(:type "string" :desc "string full_inst_path;" :file "verilog/files/common/uvm_component.svh" :line 1909 :col 9)))
	       "schedule"
	       (:items nil :locs
		       ((:type "uvm_phase" :desc "uvm_phase schedule;" :file "verilog/files/common/uvm_component.svh" :line 2169 :col 12)))
	       "e"
	       (:items nil :locs
		       ((:type "uvm_event#(uvm_object)" :desc "uvm_event#(uvm_object) e;" :file "verilog/files/common/uvm_component.svh" :line 2440 :col 26)
			(:type "uvm_event#(uvm_object)" :desc "uvm_event#(uvm_object) e;" :file "verilog/files/common/uvm_component.svh" :line 2346 :col 26)
			(:type "uvm_event#(uvm_object)" :desc "uvm_event#(uvm_object) e;" :file "verilog/files/common/uvm_component.svh" :line 2259 :col 25)))
	       "kind"
	       (:items nil :locs
		       ((:type "string" :desc "string    kind;" :file "verilog/files/common/uvm_component.svh" :line 2348 :col 13)))
	       "handle"
	       (:items nil :locs
		       ((:type "int" :desc "int handle;" :file "verilog/files/common/uvm_component.svh" :line 2539 :col 7)
			(:type "int" :desc "int handle;" :file "verilog/files/common/uvm_component.svh" :line 2486 :col 7)
			(:type "int" :desc "int   handle, link_handle;" :file "verilog/files/common/uvm_component.svh" :line 2350 :col 9)))
	       "link_handle"
	       (:items nil :locs
		       ((:type "int" :desc "int   handle, link_handle;" :file "verilog/files/common/uvm_component.svh" :line 2350 :col 17)))
	       "recorder"
	       (:items nil :locs
		       ((:type "uvm_recorder" :desc "uvm_recorder recorder;" :file "verilog/files/common/uvm_component.svh" :line 2537 :col 16)
			(:type "uvm_recorder" :desc "uvm_recorder recorder;" :file "verilog/files/common/uvm_component.svh" :line 2483 :col 16)
			(:type "uvm_recorder" :desc "uvm_recorder recorder;" :file "verilog/files/common/uvm_component.svh" :line 2441 :col 16)
			(:type "uvm_recorder" :desc "uvm_recorder recorder, parent_recorder, link_recorder;" :file "verilog/files/common/uvm_component.svh" :line 2352 :col 16)))
	       "parent_recorder"
	       (:items nil :locs
		       ((:type "uvm_recorder" :desc "uvm_recorder recorder, parent_recorder, link_recorder;" :file "verilog/files/common/uvm_component.svh" :line 2352 :col 26)))
	       "link_recorder"
	       (:items nil :locs
		       ((:type "uvm_recorder" :desc "uvm_recorder recorder, parent_recorder, link_recorder;" :file "verilog/files/common/uvm_component.svh" :line 2352 :col 43)))
	       "seq"
	       (:items nil :locs
		       ((:type "uvm_sequence_item" :desc "uvm_sequence_item seq;" :file "verilog/files/common/uvm_component.svh" :line 2365 :col 24)))
	       "parent_seq"
	       (:items nil :locs
		       ((:type "uvm_sequence_base" :desc "uvm_sequence_base parent_seq = seq.get_parent_sequence();" :file "verilog/files/common/uvm_component.svh" :line 2367 :col 27)))
	       "etype"
	       (:items nil :locs
		       ((:type "string" :desc "string etype;" :file "verilog/files/common/uvm_component.svh" :line 2538 :col 10)
			(:type "string" :desc "string etype;" :file "verilog/files/common/uvm_component.svh" :line 2484 :col 10)))
	       "rp"
	       (:items nil :locs
		       ((:type "uvm_resource_pool" :desc "uvm_resource_pool rp = uvm_resource_pool::get();" :file "verilog/files/common/uvm_component.svh" :line 2681 :col 20)
			(:type "uvm_resource_pool" :desc "uvm_resource_pool rp = uvm_resource_pool::get();" :file "verilog/files/common/uvm_component.svh" :line 2647 :col 20)))
	       "rq"
	       (:items nil :locs
		       ((:type "uvm_queue#(uvm_resource_base)" :desc "uvm_queue#(uvm_resource_base) rq;" :file "verilog/files/common/uvm_component.svh" :line 2648 :col 32)))
	       "r"
	       (:items nil :locs
		       ((:type "uvm_resource_base" :desc "uvm_resource_base r;" :file "verilog/files/common/uvm_component.svh" :line 2649 :col 20)))
	       "c"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "uvm_component c;" :file "verilog/files/common/uvm_component.svh" :line 2687 :col 18)))
	       "child_comp"
	       (:items nil :locs
		       ((:type "uvm_component" :desc "uvm_component child_comp;" :file "verilog/files/common/uvm_component.svh" :line 2747 :col 20)))
	       "success"
	       (:items nil :locs
		       ((:type "bit" :desc "bit success;" :file "verilog/files/common/uvm_component.svh" :line 2767 :col 6)))
	       "s_"
	       (:items nil :locs
		       ((:type "string" :desc "string s_;" :file "verilog/files/common/uvm_component.svh" :line 2801 :col 9)))
	       "p_"
	       (:items nil :locs
		       ((:type "process" :desc "process p_;" :file "verilog/files/common/uvm_component.svh" :line 2802 :col 10)))
	       "args"
	       (:items nil :locs
		       ((:type "string" :desc "string args[$];" :file "verilog/files/common/uvm_component.svh" :line 2826 :col 9)))
	       "setting"
	       (:items nil :locs
		       ((:type "uvm_cmdline_set_verbosity" :desc "uvm_cmdline_set_verbosity setting;" :file "verilog/files/common/uvm_component.svh" :line 2935 :col 28)
			(:type "uvm_cmdline_set_severity" :desc "uvm_cmdline_set_severity setting;" :file "verilog/files/common/uvm_component.svh" :line 2900 :col 27)
			(:type "uvm_cmdline_set_action" :desc "uvm_cmdline_set_action setting;" :file "verilog/files/common/uvm_component.svh" :line 2860 :col 25)
			(:type "uvm_cmdline_set_verbosity" :desc "uvm_cmdline_set_verbosity setting;" :file "verilog/files/common/uvm_component.svh" :line 2829 :col 30)))
	       "remaining_settings"
	       (:items nil :locs
		       ((:type "uvm_cmdline_set_verbosity" :desc "uvm_cmdline_set_verbosity remaining_settings[$];" :file "verilog/files/common/uvm_component.svh" :line 2936 :col 28)))))
