m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vdecoder_2_4
Z0 !s110 1701102098
!i10b 1
!s100 z`DH5DL41SjJOZ3KYT9862
IK41n8]>UnNNO0TzY6Nz3_2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Likith/Desktop/MyVerilog/decoder_2_4
w1701101246
8C:/Users/Likith/Desktop/MyVerilog/decoder_2_4/decoder_2_4.v
FC:/Users/Likith/Desktop/MyVerilog/decoder_2_4/decoder_2_4.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1701102097.000000
!s107 C:/Users/Likith/Desktop/MyVerilog/decoder_2_4/decoder_2_4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Desktop/MyVerilog/decoder_2_4/decoder_2_4.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vdecoder_2_4_tb
R0
!i10b 1
!s100 mn5H=Ko[1jKEk=]_<c5kG1
IQWEIWgV9RKLm;>6I[9U?E2
R1
R2
w1701102087
8C:/Users/Likith/Desktop/MyVerilog/decoder_2_4/decoder_2_4_tb.v
FC:/Users/Likith/Desktop/MyVerilog/decoder_2_4/decoder_2_4_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1701102098.000000
!s107 C:/Users/Likith/Desktop/MyVerilog/decoder_2_4/decoder_2_4_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Desktop/MyVerilog/decoder_2_4/decoder_2_4_tb.v|
!i113 1
R4
R5
