{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 14:31:26 2023 " "Info: Processing started: Thu Dec 21 14:31:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC_50 " "Info: Assuming node \"OSC_50\" is an undefined clock" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "f_div:inst1\|clkout " "Info: Detected ripple clock \"f_div:inst1\|clkout\" as buffer" {  } { { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_div:inst1\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div_two:inst17\|clk_int " "Info: Detected ripple clock \"clk_div_two:inst17\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div_two:inst17\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 register square:inst21\|x_out\[1\] memory ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2 49.48 MHz 20.211 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 49.48 MHz between source register \"square:inst21\|x_out\[1\]\" and destination memory \"ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2\" (period= 20.211 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.990 ns + Longest register memory " "Info: + Longest register to memory delay is 19.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns square:inst21\|x_out\[1\] 1 REG LCFF_X32_Y23_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N21; Fanout = 3; REG Node = 'square:inst21\|x_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { square:inst21|x_out[1] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.414 ns) 0.750 ns inverse_square_map:inst23\|Add0~1 2 COMB LCCOMB_X32_Y23_N0 2 " "Info: 2: + IC(0.336 ns) + CELL(0.414 ns) = 0.750 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { square:inst21|x_out[1] inverse_square_map:inst23|Add0~1 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.821 ns inverse_square_map:inst23\|Add0~3 3 COMB LCCOMB_X32_Y23_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.821 ns; Loc. = LCCOMB_X32_Y23_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.892 ns inverse_square_map:inst23\|Add0~5 4 COMB LCCOMB_X32_Y23_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.892 ns; Loc. = LCCOMB_X32_Y23_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.963 ns inverse_square_map:inst23\|Add0~7 5 COMB LCCOMB_X32_Y23_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.963 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.034 ns inverse_square_map:inst23\|Add0~9 6 COMB LCCOMB_X32_Y23_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.034 ns; Loc. = LCCOMB_X32_Y23_N8; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.105 ns inverse_square_map:inst23\|Add0~11 7 COMB LCCOMB_X32_Y23_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.105 ns; Loc. = LCCOMB_X32_Y23_N10; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.176 ns inverse_square_map:inst23\|Add0~13 8 COMB LCCOMB_X32_Y23_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.176 ns; Loc. = LCCOMB_X32_Y23_N12; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.586 ns inverse_square_map:inst23\|Add0~14 9 COMB LCCOMB_X32_Y23_N14 18 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.586 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 18; COMB Node = 'inverse_square_map:inst23\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.414 ns) 2.494 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~1 10 COMB LCCOMB_X33_Y23_N2 2 " "Info: 10: + IC(0.494 ns) + CELL(0.414 ns) = 2.494 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.565 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~3 11 COMB LCCOMB_X33_Y23_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.565 ns; Loc. = LCCOMB_X33_Y23_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.636 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~5 12 COMB LCCOMB_X33_Y23_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.636 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.707 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~7 13 COMB LCCOMB_X33_Y23_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.707 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.778 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~9 14 COMB LCCOMB_X33_Y23_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.778 ns; Loc. = LCCOMB_X33_Y23_N10; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.849 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~11 15 COMB LCCOMB_X33_Y23_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.849 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.008 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~13 16 COMB LCCOMB_X33_Y23_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.159 ns) = 3.008 ns; Loc. = LCCOMB_X33_Y23_N14; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.418 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~14 17 COMB LCCOMB_X33_Y23_N16 4 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 3.418 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 4; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~14 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.414 ns) 4.102 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~3 18 COMB LCCOMB_X33_Y23_N22 2 " "Info: 18: + IC(0.270 ns) + CELL(0.414 ns) = 4.102 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.173 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB LCCOMB_X33_Y23_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.173 ns; Loc. = LCCOMB_X33_Y23_N24; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.244 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB LCCOMB_X33_Y23_N26 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.244 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.654 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB LCCOMB_X33_Y23_N28 12 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 4.654 ns; Loc. = LCCOMB_X33_Y23_N28; Fanout = 12; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.150 ns) 5.530 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[26\]~63 22 COMB LCCOMB_X37_Y23_N2 2 " "Info: 22: + IC(0.726 ns) + CELL(0.150 ns) = 5.530 ns; Loc. = LCCOMB_X37_Y23_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[26\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.414 ns) 6.391 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[3\]~5 23 COMB LCCOMB_X36_Y23_N8 2 " "Info: 23: + IC(0.447 ns) + CELL(0.414 ns) = 6.391 ns; Loc. = LCCOMB_X36_Y23_N8; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.462 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[4\]~7 24 COMB LCCOMB_X36_Y23_N10 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.462 ns; Loc. = LCCOMB_X36_Y23_N10; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.533 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~9 25 COMB LCCOMB_X36_Y23_N12 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.533 ns; Loc. = LCCOMB_X36_Y23_N12; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.943 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~10 26 COMB LCCOMB_X36_Y23_N14 13 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 6.943 ns; Loc. = LCCOMB_X36_Y23_N14; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 7.504 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[30\]~74 27 COMB LCCOMB_X36_Y23_N20 2 " "Info: 27: + IC(0.290 ns) + CELL(0.271 ns) = 7.504 ns; Loc. = LCCOMB_X36_Y23_N20; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[30\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[30]~74 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.414 ns) 8.587 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[1\]~1 28 COMB LCCOMB_X35_Y23_N0 2 " "Info: 28: + IC(0.669 ns) + CELL(0.414 ns) = 8.587 ns; Loc. = LCCOMB_X35_Y23_N0; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[30]~74 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.658 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[2\]~3 29 COMB LCCOMB_X35_Y23_N2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.658 ns; Loc. = LCCOMB_X35_Y23_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.729 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[3\]~5 30 COMB LCCOMB_X35_Y23_N4 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 8.729 ns; Loc. = LCCOMB_X35_Y23_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.800 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[4\]~7 31 COMB LCCOMB_X35_Y23_N6 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 8.800 ns; Loc. = LCCOMB_X35_Y23_N6; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.871 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~9 32 COMB LCCOMB_X35_Y23_N8 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 8.871 ns; Loc. = LCCOMB_X35_Y23_N8; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.281 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~10 33 COMB LCCOMB_X35_Y23_N10 13 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 9.281 ns; Loc. = LCCOMB_X35_Y23_N10; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 10.095 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[37\]~80 34 COMB LCCOMB_X34_Y23_N24 2 " "Info: 34: + IC(0.539 ns) + CELL(0.275 ns) = 10.095 ns; Loc. = LCCOMB_X34_Y23_N24; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[37\]~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.393 ns) 10.927 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[2\]~3 35 COMB LCCOMB_X35_Y23_N16 2 " "Info: 35: + IC(0.439 ns) + CELL(0.393 ns) = 10.927 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.998 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[3\]~5 36 COMB LCCOMB_X35_Y23_N18 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 10.998 ns; Loc. = LCCOMB_X35_Y23_N18; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.069 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~7 37 COMB LCCOMB_X35_Y23_N20 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 11.069 ns; Loc. = LCCOMB_X35_Y23_N20; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.140 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~9 38 COMB LCCOMB_X35_Y23_N22 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 11.140 ns; Loc. = LCCOMB_X35_Y23_N22; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.550 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~10 39 COMB LCCOMB_X35_Y23_N24 15 " "Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 11.550 ns; Loc. = LCCOMB_X35_Y23_N24; Fanout = 15; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.275 ns) 12.618 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~88 40 COMB LCCOMB_X34_Y24_N26 2 " "Info: 40: + IC(0.793 ns) + CELL(0.275 ns) = 12.618 ns; Loc. = LCCOMB_X34_Y24_N26; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~88 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.414 ns) 13.473 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~1 41 COMB LCCOMB_X34_Y24_N12 2 " "Info: 41: + IC(0.441 ns) + CELL(0.414 ns) = 13.473 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~88 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.632 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[2\]~3 42 COMB LCCOMB_X34_Y24_N14 2 " "Info: 42: + IC(0.000 ns) + CELL(0.159 ns) = 13.632 ns; Loc. = LCCOMB_X34_Y24_N14; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.703 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[3\]~5 43 COMB LCCOMB_X34_Y24_N16 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 13.703 ns; Loc. = LCCOMB_X34_Y24_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.774 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[4\]~7 44 COMB LCCOMB_X34_Y24_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 13.774 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.845 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[5\]~9 45 COMB LCCOMB_X34_Y24_N20 1 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 13.845 ns; Loc. = LCCOMB_X34_Y24_N20; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.255 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[6\]~10 46 COMB LCCOMB_X34_Y24_N22 13 " "Info: 46: + IC(0.000 ns) + CELL(0.410 ns) = 14.255 ns; Loc. = LCCOMB_X34_Y24_N22; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 15.160 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[50\]~108 47 COMB LCCOMB_X34_Y23_N6 1 " "Info: 47: + IC(0.755 ns) + CELL(0.150 ns) = 15.160 ns; Loc. = LCCOMB_X34_Y23_N6; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[50\]~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.393 ns) 16.285 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~5 48 COMB LCCOMB_X33_Y24_N22 1 " "Info: 48: + IC(0.732 ns) + CELL(0.393 ns) = 16.285 ns; Loc. = LCCOMB_X33_Y24_N22; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.356 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~7 49 COMB LCCOMB_X33_Y24_N24 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 16.356 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.427 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[5\]~9 50 COMB LCCOMB_X33_Y24_N26 1 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 16.427 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.837 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[6\]~10 51 COMB LCCOMB_X33_Y24_N28 3 " "Info: 51: + IC(0.000 ns) + CELL(0.410 ns) = 16.837 ns; Loc. = LCCOMB_X33_Y24_N28; Fanout = 3; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 17.483 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~1 52 COMB LCCOMB_X33_Y24_N10 2 " "Info: 52: + IC(0.253 ns) + CELL(0.393 ns) = 17.483 ns; Loc. = LCCOMB_X33_Y24_N10; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.554 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~3 53 COMB LCCOMB_X33_Y24_N12 1 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 17.554 ns; Loc. = LCCOMB_X33_Y24_N12; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.964 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~4 54 COMB LCCOMB_X33_Y24_N14 1 " "Info: 54: + IC(0.000 ns) + CELL(0.410 ns) = 17.964 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 18.490 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|quotient\[2\]~2 55 COMB LCCOMB_X33_Y24_N30 1 " "Info: 55: + IC(0.251 ns) + CELL(0.275 ns) = 18.490 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|quotient\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 } "NODE_NAME" } } { "db/abs_divider_gbg.tdf" "" { Text "L:/Documentos/Github/Restored/db/abs_divider_gbg.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.142 ns) 19.990 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2 56 MEM M4K_X26_Y28 3 " "Info: 56: + IC(1.358 ns) + CELL(0.142 ns) = 19.990 ns; Loc. = M4K_X26_Y28; Fanout = 3; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.197 ns ( 56.01 % ) " "Info: Total cell delay = 11.197 ns ( 56.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.793 ns ( 43.99 % ) " "Info: Total interconnect delay = 8.793 ns ( 43.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.990 ns" { square:inst21|x_out[1] inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[30]~74 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~88 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.990 ns" { square:inst21|x_out[1] {} inverse_square_map:inst23|Add0~1 {} inverse_square_map:inst23|Add0~3 {} inverse_square_map:inst23|Add0~5 {} inverse_square_map:inst23|Add0~7 {} inverse_square_map:inst23|Add0~9 {} inverse_square_map:inst23|Add0~11 {} inverse_square_map:inst23|Add0~13 {} inverse_square_map:inst23|Add0~14 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~14 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[30]~74 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~88 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.336ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.270ns 0.000ns 0.000ns 0.000ns 0.726ns 0.447ns 0.000ns 0.000ns 0.000ns 0.290ns 0.669ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.539ns 0.439ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns 0.441ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.755ns 0.732ns 0.000ns 0.000ns 0.000ns 0.253ns 0.000ns 0.000ns 0.251ns 1.358ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.064 ns - Smallest " "Info: - Smallest clock skew is 0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.751 ns + Shortest memory " "Info: + Shortest clock path from clock \"OSC_50\" to destination memory is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 505 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 505; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.689 ns) 2.751 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2 3 MEM M4K_X26_Y28 3 " "Info: 3: + IC(0.945 ns) + CELL(0.689 ns) = 2.751 ns; Loc. = M4K_X26_Y28; Fanout = 3; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 61.36 % ) " "Info: Total cell delay = 1.688 ns ( 61.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.063 ns ( 38.64 % ) " "Info: Total interconnect delay = 1.063 ns ( 38.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 2.687 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 505 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 505; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns square:inst21\|x_out\[1\] 3 REG LCFF_X32_Y23_N21 3 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X32_Y23_N21; Fanout = 3; REG Node = 'square:inst21\|x_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { OSC_50~clkctrl square:inst21|x_out[1] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[1] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[1] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.990 ns" { square:inst21|x_out[1] inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[30]~74 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~88 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.990 ns" { square:inst21|x_out[1] {} inverse_square_map:inst23|Add0~1 {} inverse_square_map:inst23|Add0~3 {} inverse_square_map:inst23|Add0~5 {} inverse_square_map:inst23|Add0~7 {} inverse_square_map:inst23|Add0~9 {} inverse_square_map:inst23|Add0~11 {} inverse_square_map:inst23|Add0~13 {} inverse_square_map:inst23|Add0~14 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~13 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~14 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~63 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[30]~74 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~80 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~88 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.336ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.270ns 0.000ns 0.000ns 0.000ns 0.726ns 0.447ns 0.000ns 0.000ns 0.000ns 0.290ns 0.669ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.539ns 0.439ns 0.000ns 0.000ns 0.000ns 0.000ns 0.793ns 0.441ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.755ns 0.732ns 0.000ns 0.000ns 0.000ns 0.253ns 0.000ns 0.000ns 0.251ns 1.358ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[1] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "OSC_50 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"OSC_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|q_a\[2\] game:GAME\|temp_piece\[2\] OSC_50 1.061 ns " "Info: Found hold time violation between source  pin or register \"ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|q_a\[2\]\" and destination pin or register \"game:GAME\|temp_piece\[2\]\" for clock \"OSC_50\" (Hold time is 1.061 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.986 ns + Largest " "Info: + Largest clock skew is 2.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 5.683 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 5.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.751 ns f_div:inst1\|clkout 2 REG LCFF_X7_Y20_N21 1 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.751 ns; Loc. = LCFF_X7_Y20_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.000 ns) 4.102 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 170 " "Info: 3: + IC(1.351 ns) + CELL(0.000 ns) = 4.102 ns; Loc. = CLKCTRL_G0; Fanout = 170; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 5.683 ns game:GAME\|temp_piece\[2\] 4 REG LCFF_X29_Y19_N13 2 " "Info: 4: + IC(1.044 ns) + CELL(0.537 ns) = 5.683 ns; Loc. = LCFF_X29_Y19_N13; Fanout = 2; REG Node = 'game:GAME\|temp_piece\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk game:GAME|temp_piece[2] } "NODE_NAME" } } { "game.vhd" "" { Text "L:/Documentos/Github/Restored/game.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.88 % ) " "Info: Total cell delay = 2.323 ns ( 40.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.360 ns ( 59.12 % ) " "Info: Total interconnect delay = 3.360 ns ( 59.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk game:GAME|temp_piece[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} game:GAME|temp_piece[2] {} } { 0.000ns 0.000ns 0.965ns 1.351ns 1.044ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 2.697 ns - Shortest memory " "Info: - Shortest clock path from clock \"OSC_50\" to source memory is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 505 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 505; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.635 ns) 2.697 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|q_a\[2\] 3 MEM M4K_X26_Y28 1 " "Info: 3: + IC(0.945 ns) + CELL(0.635 ns) = 2.697 ns; Loc. = M4K_X26_Y28; Fanout = 1; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.59 % ) " "Info: Total cell delay = 1.634 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.063 ns ( 39.41 % ) " "Info: Total interconnect delay = 1.063 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk game:GAME|temp_piece[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} game:GAME|temp_piece[2] {} } { 0.000ns 0.000ns 0.965ns 1.351ns 1.044ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.982 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|q_a\[2\] 1 MEM M4K_X26_Y28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y28; Fanout = 1; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.245 ns) 1.898 ns game:GAME\|Selector30~0 2 COMB LCCOMB_X29_Y19_N12 1 " "Info: 2: + IC(1.565 ns) + CELL(0.245 ns) = 1.898 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 1; COMB Node = 'game:GAME\|Selector30~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] game:GAME|Selector30~0 } "NODE_NAME" } } { "game.vhd" "" { Text "L:/Documentos/Github/Restored/game.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.982 ns game:GAME\|temp_piece\[2\] 3 REG LCFF_X29_Y19_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.982 ns; Loc. = LCFF_X29_Y19_N13; Fanout = 2; REG Node = 'game:GAME\|temp_piece\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { game:GAME|Selector30~0 game:GAME|temp_piece[2] } "NODE_NAME" } } { "game.vhd" "" { Text "L:/Documentos/Github/Restored/game.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.417 ns ( 21.04 % ) " "Info: Total cell delay = 0.417 ns ( 21.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.565 ns ( 78.96 % ) " "Info: Total interconnect delay = 1.565 ns ( 78.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] game:GAME|Selector30~0 game:GAME|temp_piece[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.982 ns" { ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] {} game:GAME|Selector30~0 {} game:GAME|temp_piece[2] {} } { 0.000ns 1.565ns 0.000ns } { 0.088ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "game.vhd" "" { Text "L:/Documentos/Github/Restored/game.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk game:GAME|temp_piece[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} game:GAME|temp_piece[2] {} } { 0.000ns 0.000ns 0.965ns 1.351ns 1.044ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] game:GAME|Selector30~0 game:GAME|temp_piece[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.982 ns" { ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|q_a[2] {} game:GAME|Selector30~0 {} game:GAME|temp_piece[2] {} } { 0.000ns 1.565ns 0.000ns } { 0.088ns 0.245ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "square:inst21\|j\[1\] KEY\[0\] OSC_50 7.108 ns register " "Info: tsu for register \"square:inst21\|j\[1\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is 7.108 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.803 ns + Longest pin register " "Info: + Longest pin to register delay is 9.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 191 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 191; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1248 792 960 1264 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.738 ns) + CELL(0.150 ns) 6.750 ns square:inst21\|j\[2\]~0 2 COMB LCCOMB_X32_Y24_N6 2 " "Info: 2: + IC(5.738 ns) + CELL(0.150 ns) = 6.750 ns; Loc. = LCCOMB_X32_Y24_N6; Fanout = 2; COMB Node = 'square:inst21\|j\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { KEY[0] square:inst21|j[2]~0 } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.271 ns) 7.788 ns square:inst21\|j\[2\]~3 3 COMB LCCOMB_X32_Y26_N22 2 " "Info: 3: + IC(0.767 ns) + CELL(0.271 ns) = 7.788 ns; Loc. = LCCOMB_X32_Y26_N22; Fanout = 2; COMB Node = 'square:inst21\|j\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { square:inst21|j[2]~0 square:inst21|j[2]~3 } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.660 ns) 9.803 ns square:inst21\|j\[1\] 4 REG LCFF_X33_Y31_N9 8 " "Info: 4: + IC(1.355 ns) + CELL(0.660 ns) = 9.803 ns; Loc. = LCFF_X33_Y31_N9; Fanout = 8; REG Node = 'square:inst21\|j\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { square:inst21|j[2]~3 square:inst21|j[1] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 19.82 % ) " "Info: Total cell delay = 1.943 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.860 ns ( 80.18 % ) " "Info: Total interconnect delay = 7.860 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.803 ns" { KEY[0] square:inst21|j[2]~0 square:inst21|j[2]~3 square:inst21|j[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.803 ns" { KEY[0] {} KEY[0]~combout {} square:inst21|j[2]~0 {} square:inst21|j[2]~3 {} square:inst21|j[1] {} } { 0.000ns 0.000ns 5.738ns 0.767ns 1.355ns } { 0.000ns 0.862ns 0.150ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 505 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 505; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns square:inst21\|j\[1\] 3 REG LCFF_X33_Y31_N9 8 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X33_Y31_N9; Fanout = 8; REG Node = 'square:inst21\|j\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { OSC_50~clkctrl square:inst21|j[1] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { OSC_50 OSC_50~clkctrl square:inst21|j[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|j[1] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.803 ns" { KEY[0] square:inst21|j[2]~0 square:inst21|j[2]~3 square:inst21|j[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.803 ns" { KEY[0] {} KEY[0]~combout {} square:inst21|j[2]~0 {} square:inst21|j[2]~3 {} square:inst21|j[1] {} } { 0.000ns 0.000ns 5.738ns 0.767ns 1.355ns } { 0.000ns 0.862ns 0.150ns 0.271ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { OSC_50 OSC_50~clkctrl square:inst21|j[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|j[1] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_50 ROW\[0\] keypad:inst2\|current_state.check0 12.691 ns register " "Info: tco from clock \"OSC_50\" to destination pin \"ROW\[0\]\" through register \"keypad:inst2\|current_state.check0\" is 12.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 5.667 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to source register is 5.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.751 ns f_div:inst1\|clkout 2 REG LCFF_X7_Y20_N21 1 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.751 ns; Loc. = LCFF_X7_Y20_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.000 ns) 4.102 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 170 " "Info: 3: + IC(1.351 ns) + CELL(0.000 ns) = 4.102 ns; Loc. = CLKCTRL_G0; Fanout = 170; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 5.667 ns keypad:inst2\|current_state.check0 4 REG LCFF_X40_Y19_N19 9 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 5.667 ns; Loc. = LCFF_X40_Y19_N19; Fanout = 9; REG Node = 'keypad:inst2\|current_state.check0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check0 } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.99 % ) " "Info: Total cell delay = 2.323 ns ( 40.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.344 ns ( 59.01 % ) " "Info: Total interconnect delay = 3.344 ns ( 59.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.check0 {} } { 0.000ns 0.000ns 0.965ns 1.351ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.774 ns + Longest register pin " "Info: + Longest register to pin delay is 6.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keypad:inst2\|current_state.check0 1 REG LCFF_X40_Y19_N19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y19_N19; Fanout = 9; REG Node = 'keypad:inst2\|current_state.check0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad:inst2|current_state.check0 } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.398 ns) 1.187 ns keypad:inst2\|WideOr3 2 COMB LCCOMB_X38_Y19_N4 1 " "Info: 2: + IC(0.789 ns) + CELL(0.398 ns) = 1.187 ns; Loc. = LCCOMB_X38_Y19_N4; Fanout = 1; COMB Node = 'keypad:inst2\|WideOr3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { keypad:inst2|current_state.check0 keypad:inst2|WideOr3 } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.945 ns) + CELL(2.642 ns) 6.774 ns ROW\[0\] 3 PIN PIN_N18 0 " "Info: 3: + IC(2.945 ns) + CELL(2.642 ns) = 6.774 ns; Loc. = PIN_N18; Fanout = 0; PIN Node = 'ROW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { keypad:inst2|WideOr3 ROW[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 920 32 208 936 "ROW\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.040 ns ( 44.88 % ) " "Info: Total cell delay = 3.040 ns ( 44.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.734 ns ( 55.12 % ) " "Info: Total interconnect delay = 3.734 ns ( 55.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { keypad:inst2|current_state.check0 keypad:inst2|WideOr3 ROW[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { keypad:inst2|current_state.check0 {} keypad:inst2|WideOr3 {} ROW[0] {} } { 0.000ns 0.789ns 2.945ns } { 0.000ns 0.398ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.check0 {} } { 0.000ns 0.000ns 0.965ns 1.351ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { keypad:inst2|current_state.check0 keypad:inst2|WideOr3 ROW[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { keypad:inst2|current_state.check0 {} keypad:inst2|WideOr3 {} ROW[0] {} } { 0.000ns 0.789ns 2.945ns } { 0.000ns 0.398ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keypad:inst2\|colq\[3\] COL\[3\] OSC_50 -1.163 ns register " "Info: th for register \"keypad:inst2\|colq\[3\]\" (data pin = \"COL\[3\]\", clock pin = \"OSC_50\") is -1.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 5.662 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 5.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } { 624 480 536 640 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.751 ns f_div:inst1\|clkout 2 REG LCFF_X7_Y20_N21 1 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.751 ns; Loc. = LCFF_X7_Y20_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.000 ns) 4.102 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 170 " "Info: 3: + IC(1.351 ns) + CELL(0.000 ns) = 4.102 ns; Loc. = CLKCTRL_G0; Fanout = 170; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 5.662 ns keypad:inst2\|colq\[3\] 4 REG LCFF_X37_Y19_N23 5 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 5.662 ns; Loc. = LCFF_X37_Y19_N23; Fanout = 5; REG Node = 'keypad:inst2\|colq\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 41.03 % ) " "Info: Total cell delay = 2.323 ns ( 41.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.339 ns ( 58.97 % ) " "Info: Total interconnect delay = 3.339 ns ( 58.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.662 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.662 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 0.965ns 1.351ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.091 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns COL\[3\] 1 PIN PIN_H24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H24; Fanout = 1; PIN Node = 'COL\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COL[3] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 920 -296 -128 936 "COL\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.873 ns) + CELL(0.366 ns) 7.091 ns keypad:inst2\|colq\[3\] 2 REG LCFF_X37_Y19_N23 5 " "Info: 2: + IC(5.873 ns) + CELL(0.366 ns) = 7.091 ns; Loc. = LCFF_X37_Y19_N23; Fanout = 5; REG Node = 'keypad:inst2\|colq\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.239 ns" { COL[3] keypad:inst2|colq[3] } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 17.18 % ) " "Info: Total cell delay = 1.218 ns ( 17.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.873 ns ( 82.82 % ) " "Info: Total interconnect delay = 5.873 ns ( 82.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.091 ns" { COL[3] keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.091 ns" { COL[3] {} COL[3]~combout {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 5.873ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.662 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.662 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 0.965ns 1.351ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.091 ns" { COL[3] keypad:inst2|colq[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.091 ns" { COL[3] {} COL[3]~combout {} keypad:inst2|colq[3] {} } { 0.000ns 0.000ns 5.873ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 14:31:28 2023 " "Info: Processing ended: Thu Dec 21 14:31:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
