
################################################################
# This is a generated script based on design: ws2812_subsystem
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################

namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]

################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2016.1
set current_vivado_version [version -short]

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}

################################################################
# START
################################################################

# To test this script, run the following commands from Vivado Tcl console:
# source ws2812_subsystem_script.tcl

# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.

set list_projs [get_projects -quiet]
if { $list_projs eq "" } {
   create_project project_1 myproj -part xc7z020clg400-1
   set_property BOARD_PART digilentinc.com:arty-z7-20:part0:1.0 [current_project]
}


# CHANGE DESIGN NAME HERE
set design_name ws2812_subsystem

# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name

# Creating design if needed
set errMsg ""
set nRet 0

set cur_design [current_bd_design -quiet]
set list_cells [get_bd_cells -quiet]

if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}

common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."

if { $nRet != 0 } {
   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
   return $nRet
}

##################################################################
# DESIGN PROCs
##################################################################



# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  # Create ports
  set ws2812_0 [ create_bd_port -dir O ws2812_0 ]
  set ws2812_1 [ create_bd_port -dir O ws2812_1 ]
  set ws2812_2 [ create_bd_port -dir O ws2812_2 ]
  set ws2812_3 [ create_bd_port -dir O ws2812_3 ]
  set ws2812_4 [ create_bd_port -dir O ws2812_4 ]
  set ws2812_5 [ create_bd_port -dir O ws2812_5 ]
  set ws2812_6 [ create_bd_port -dir O ws2812_6 ]
  set ws2812_7 [ create_bd_port -dir O ws2812_7 ]
  set ws2812_8 [ create_bd_port -dir O ws2812_8 ]
  set ws2812_9 [ create_bd_port -dir O ws2812_9 ]
  set ws2812_10 [ create_bd_port -dir O ws2812_10 ]
  set ws2812_11 [ create_bd_port -dir O ws2812_11 ]
  set ws2812_12 [ create_bd_port -dir O ws2812_12 ]
  set ws2812_13 [ create_bd_port -dir O ws2812_13 ]
  set ws2812_14 [ create_bd_port -dir O ws2812_14 ]
  set ws2812_15 [ create_bd_port -dir O ws2812_15 ]
  set ws2812_16 [ create_bd_port -dir O ws2812_16 ]
  set ws2812_17 [ create_bd_port -dir O ws2812_17 ]
  set ws2812_18 [ create_bd_port -dir O ws2812_18 ]
  set ws2812_19 [ create_bd_port -dir O ws2812_19 ]
  set ws2812_20 [ create_bd_port -dir O ws2812_20 ]
  set ws2812_21 [ create_bd_port -dir O ws2812_21 ]
  set ws2812_22 [ create_bd_port -dir O ws2812_22 ]
  set ws2812_23 [ create_bd_port -dir O ws2812_23 ]
  set ws2812_24 [ create_bd_port -dir O ws2812_24 ]
  set ws2812_25 [ create_bd_port -dir O ws2812_25 ]
  set ws2812_26 [ create_bd_port -dir O ws2812_26 ]
  set ws2812_27 [ create_bd_port -dir O ws2812_27 ]
  set ws2812_28 [ create_bd_port -dir O ws2812_28 ]
  set ws2812_29 [ create_bd_port -dir O ws2812_29 ]
  set ws2812_30 [ create_bd_port -dir O ws2812_30 ]
  set ws2812_31 [ create_bd_port -dir O ws2812_31 ]
  set ws2812_32 [ create_bd_port -dir O ws2812_32 ]
  set ws2812_33 [ create_bd_port -dir O ws2812_33 ]
  set ws2812_34 [ create_bd_port -dir O ws2812_34 ]
  set ws2812_35 [ create_bd_port -dir O ws2812_35 ]
  set ws2812_36 [ create_bd_port -dir O ws2812_36 ]
  set ws2812_37 [ create_bd_port -dir O ws2812_37 ]
  set ws2812_38 [ create_bd_port -dir O ws2812_38 ]
  set ws2812_39 [ create_bd_port -dir O ws2812_39 ]
  set ws2812_40 [ create_bd_port -dir O ws2812_40 ]
  set ws2812_41 [ create_bd_port -dir O ws2812_41 ]
  set ws2812_42 [ create_bd_port -dir O ws2812_42 ]
  set ws2812_43 [ create_bd_port -dir O ws2812_43 ]
  set ws2812_44 [ create_bd_port -dir O ws2812_44 ]
  set ws2812_45 [ create_bd_port -dir O ws2812_45 ]
  set ws2812_46 [ create_bd_port -dir O ws2812_46 ]
  set ws2812_47 [ create_bd_port -dir O ws2812_47 ]
  set ws2812_48 [ create_bd_port -dir O ws2812_48 ]
  set ws2812_49 [ create_bd_port -dir O ws2812_49 ]
  set ws2812_50 [ create_bd_port -dir O ws2812_50 ]
  set ws2812_51 [ create_bd_port -dir O ws2812_51 ]
  set ws2812_52 [ create_bd_port -dir O ws2812_52 ]
  set ws2812_53 [ create_bd_port -dir O ws2812_53 ]
  set ws2812_54 [ create_bd_port -dir O ws2812_54 ]
  set ws2812_55 [ create_bd_port -dir O ws2812_55 ]
  set ws2812_56 [ create_bd_port -dir O ws2812_56 ]
  set ws2812_57 [ create_bd_port -dir O ws2812_57 ]
  set ws2812_58 [ create_bd_port -dir O ws2812_58 ]
  set ws2812_59 [ create_bd_port -dir O ws2812_59 ]
  set ws2812_60 [ create_bd_port -dir O ws2812_60 ]
  set ws2812_61 [ create_bd_port -dir O ws2812_61 ]
  set ws2812_62 [ create_bd_port -dir O ws2812_62 ]
  set ws2812_63 [ create_bd_port -dir O ws2812_63 ]

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [ list \
CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
CONFIG.PCW_CAN0_CAN0_IO {<Select>} \
CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} \
CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
CONFIG.PCW_CAN1_CAN1_IO {<Select>} \
CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} \
CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
CONFIG.PCW_CLK0_FREQ {100000000} \
CONFIG.PCW_CLK1_FREQ {10000000} \
CONFIG.PCW_CLK2_FREQ {10000000} \
CONFIG.PCW_CLK3_FREQ {10000000} \
CONFIG.PCW_CORE0_FIQ_INTR {0} \
CONFIG.PCW_CORE0_IRQ_INTR {0} \
CONFIG.PCW_CORE1_FIQ_INTR {0} \
CONFIG.PCW_CORE1_IRQ_INTR {0} \
CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} \
CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
CONFIG.PCW_DM_WIDTH {4} \
CONFIG.PCW_DQS_WIDTH {4} \
CONFIG.PCW_DQ_WIDTH {32} \
CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
CONFIG.PCW_ENET0_RESET_ENABLE {0} \
CONFIG.PCW_ENET0_RESET_IO {<Select>} \
CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
CONFIG.PCW_ENET1_ENET1_IO {<Select>} \
CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} \
CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
CONFIG.PCW_ENET1_RESET_ENABLE {0} \
CONFIG.PCW_ENET1_RESET_IO {<Select>} \
CONFIG.PCW_ENET_RESET_ENABLE {0} \
CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
CONFIG.PCW_ENET_RESET_SELECT {<Select>} \
CONFIG.PCW_EN_4K_TIMER {0} \
CONFIG.PCW_EN_CAN0 {0} \
CONFIG.PCW_EN_CAN1 {0} \
CONFIG.PCW_EN_CLK0_PORT {1} \
CONFIG.PCW_EN_CLK1_PORT {0} \
CONFIG.PCW_EN_CLK2_PORT {0} \
CONFIG.PCW_EN_CLK3_PORT {0} \
CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
CONFIG.PCW_EN_DDR {1} \
CONFIG.PCW_EN_EMIO_CAN0 {0} \
CONFIG.PCW_EN_EMIO_CAN1 {0} \
CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
CONFIG.PCW_EN_EMIO_ENET0 {0} \
CONFIG.PCW_EN_EMIO_ENET1 {0} \
CONFIG.PCW_EN_EMIO_GPIO {0} \
CONFIG.PCW_EN_EMIO_I2C0 {0} \
CONFIG.PCW_EN_EMIO_I2C1 {0} \
CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
CONFIG.PCW_EN_EMIO_PJTAG {0} \
CONFIG.PCW_EN_EMIO_SDIO0 {0} \
CONFIG.PCW_EN_EMIO_SDIO1 {0} \
CONFIG.PCW_EN_EMIO_SPI0 {0} \
CONFIG.PCW_EN_EMIO_SPI1 {0} \
CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
CONFIG.PCW_EN_EMIO_TRACE {0} \
CONFIG.PCW_EN_EMIO_TTC0 {0} \
CONFIG.PCW_EN_EMIO_TTC1 {0} \
CONFIG.PCW_EN_EMIO_UART0 {0} \
CONFIG.PCW_EN_EMIO_UART1 {0} \
CONFIG.PCW_EN_EMIO_WDT {0} \
CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
CONFIG.PCW_EN_ENET0 {1} \
CONFIG.PCW_EN_ENET1 {0} \
CONFIG.PCW_EN_GPIO {0} \
CONFIG.PCW_EN_I2C0 {0} \
CONFIG.PCW_EN_I2C1 {0} \
CONFIG.PCW_EN_MODEM_UART0 {0} \
CONFIG.PCW_EN_MODEM_UART1 {0} \
CONFIG.PCW_EN_PJTAG {0} \
CONFIG.PCW_EN_PTP_ENET0 {0} \
CONFIG.PCW_EN_PTP_ENET1 {0} \
CONFIG.PCW_EN_QSPI {0} \
CONFIG.PCW_EN_RST0_PORT {1} \
CONFIG.PCW_EN_RST1_PORT {0} \
CONFIG.PCW_EN_RST2_PORT {0} \
CONFIG.PCW_EN_RST3_PORT {0} \
CONFIG.PCW_EN_SDIO0 {1} \
CONFIG.PCW_EN_SDIO1 {0} \
CONFIG.PCW_EN_SMC {0} \
CONFIG.PCW_EN_SPI0 {0} \
CONFIG.PCW_EN_SPI1 {0} \
CONFIG.PCW_EN_TRACE {0} \
CONFIG.PCW_EN_TTC0 {0} \
CONFIG.PCW_EN_TTC1 {0} \
CONFIG.PCW_EN_UART0 {1} \
CONFIG.PCW_EN_UART1 {0} \
CONFIG.PCW_EN_USB0 {0} \
CONFIG.PCW_EN_USB1 {0} \
CONFIG.PCW_EN_WDT {0} \
CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
CONFIG.PCW_FCLK_CLK0_BUF {true} \
CONFIG.PCW_FCLK_CLK1_BUF {false} \
CONFIG.PCW_FCLK_CLK2_BUF {false} \
CONFIG.PCW_FCLK_CLK3_BUF {false} \
CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
CONFIG.PCW_FTM_CTI_IN0 {<Select>} \
CONFIG.PCW_FTM_CTI_IN1 {<Select>} \
CONFIG.PCW_FTM_CTI_IN2 {<Select>} \
CONFIG.PCW_FTM_CTI_IN3 {<Select>} \
CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \
CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \
CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \
CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \
CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \
CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
CONFIG.PCW_GPIO_MIO_GPIO_IO {<Select>} \
CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \
CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
CONFIG.PCW_I2C0_I2C0_IO {<Select>} \
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_I2C0_RESET_ENABLE {0} \
CONFIG.PCW_I2C0_RESET_IO {<Select>} \
CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \
CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
CONFIG.PCW_I2C1_I2C1_IO {<Select>} \
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_I2C1_RESET_ENABLE {0} \
CONFIG.PCW_I2C1_RESET_IO {<Select>} \
CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
CONFIG.PCW_I2C_RESET_ENABLE {0} \
CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
CONFIG.PCW_I2C_RESET_SELECT {<Select>} \
CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
CONFIG.PCW_IRQ_F2P_INTR {0} \
CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
CONFIG.PCW_MIO_0_DIRECTION {<Select>} \
CONFIG.PCW_MIO_0_IOTYPE {<Select>} \
CONFIG.PCW_MIO_0_PULLUP {<Select>} \
CONFIG.PCW_MIO_0_SLEW {<Select>} \
CONFIG.PCW_MIO_10_DIRECTION {<Select>} \
CONFIG.PCW_MIO_10_IOTYPE {<Select>} \
CONFIG.PCW_MIO_10_PULLUP {<Select>} \
CONFIG.PCW_MIO_10_SLEW {<Select>} \
CONFIG.PCW_MIO_11_DIRECTION {<Select>} \
CONFIG.PCW_MIO_11_IOTYPE {<Select>} \
CONFIG.PCW_MIO_11_PULLUP {<Select>} \
CONFIG.PCW_MIO_11_SLEW {<Select>} \
CONFIG.PCW_MIO_12_DIRECTION {<Select>} \
CONFIG.PCW_MIO_12_IOTYPE {<Select>} \
CONFIG.PCW_MIO_12_PULLUP {<Select>} \
CONFIG.PCW_MIO_12_SLEW {<Select>} \
CONFIG.PCW_MIO_13_DIRECTION {<Select>} \
CONFIG.PCW_MIO_13_IOTYPE {<Select>} \
CONFIG.PCW_MIO_13_PULLUP {<Select>} \
CONFIG.PCW_MIO_13_SLEW {<Select>} \
CONFIG.PCW_MIO_14_DIRECTION {in} \
CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_14_PULLUP {enabled} \
CONFIG.PCW_MIO_14_SLEW {slow} \
CONFIG.PCW_MIO_15_DIRECTION {out} \
CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
CONFIG.PCW_MIO_15_PULLUP {enabled} \
CONFIG.PCW_MIO_15_SLEW {slow} \
CONFIG.PCW_MIO_16_DIRECTION {out} \
CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_16_PULLUP {enabled} \
CONFIG.PCW_MIO_16_SLEW {slow} \
CONFIG.PCW_MIO_17_DIRECTION {out} \
CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_17_PULLUP {enabled} \
CONFIG.PCW_MIO_17_SLEW {slow} \
CONFIG.PCW_MIO_18_DIRECTION {out} \
CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_18_PULLUP {enabled} \
CONFIG.PCW_MIO_18_SLEW {slow} \
CONFIG.PCW_MIO_19_DIRECTION {out} \
CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_19_PULLUP {enabled} \
CONFIG.PCW_MIO_19_SLEW {slow} \
CONFIG.PCW_MIO_1_DIRECTION {<Select>} \
CONFIG.PCW_MIO_1_IOTYPE {<Select>} \
CONFIG.PCW_MIO_1_PULLUP {<Select>} \
CONFIG.PCW_MIO_1_SLEW {<Select>} \
CONFIG.PCW_MIO_20_DIRECTION {out} \
CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_20_PULLUP {enabled} \
CONFIG.PCW_MIO_20_SLEW {slow} \
CONFIG.PCW_MIO_21_DIRECTION {out} \
CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_21_PULLUP {enabled} \
CONFIG.PCW_MIO_21_SLEW {slow} \
CONFIG.PCW_MIO_22_DIRECTION {in} \
CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_22_PULLUP {enabled} \
CONFIG.PCW_MIO_22_SLEW {slow} \
CONFIG.PCW_MIO_23_DIRECTION {in} \
CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_23_PULLUP {enabled} \
CONFIG.PCW_MIO_23_SLEW {slow} \
CONFIG.PCW_MIO_24_DIRECTION {in} \
CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_24_PULLUP {enabled} \
CONFIG.PCW_MIO_24_SLEW {slow} \
CONFIG.PCW_MIO_25_DIRECTION {in} \
CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_25_PULLUP {enabled} \
CONFIG.PCW_MIO_25_SLEW {slow} \
CONFIG.PCW_MIO_26_DIRECTION {in} \
CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_26_PULLUP {enabled} \
CONFIG.PCW_MIO_26_SLEW {slow} \
CONFIG.PCW_MIO_27_DIRECTION {in} \
CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_27_PULLUP {enabled} \
CONFIG.PCW_MIO_27_SLEW {slow} \
CONFIG.PCW_MIO_28_DIRECTION {<Select>} \
CONFIG.PCW_MIO_28_IOTYPE {<Select>} \
CONFIG.PCW_MIO_28_PULLUP {<Select>} \
CONFIG.PCW_MIO_28_SLEW {<Select>} \
CONFIG.PCW_MIO_29_DIRECTION {<Select>} \
CONFIG.PCW_MIO_29_IOTYPE {<Select>} \
CONFIG.PCW_MIO_29_PULLUP {<Select>} \
CONFIG.PCW_MIO_29_SLEW {<Select>} \
CONFIG.PCW_MIO_2_DIRECTION {<Select>} \
CONFIG.PCW_MIO_2_IOTYPE {<Select>} \
CONFIG.PCW_MIO_2_PULLUP {<Select>} \
CONFIG.PCW_MIO_2_SLEW {<Select>} \
CONFIG.PCW_MIO_30_DIRECTION {<Select>} \
CONFIG.PCW_MIO_30_IOTYPE {<Select>} \
CONFIG.PCW_MIO_30_PULLUP {<Select>} \
CONFIG.PCW_MIO_30_SLEW {<Select>} \
CONFIG.PCW_MIO_31_DIRECTION {<Select>} \
CONFIG.PCW_MIO_31_IOTYPE {<Select>} \
CONFIG.PCW_MIO_31_PULLUP {<Select>} \
CONFIG.PCW_MIO_31_SLEW {<Select>} \
CONFIG.PCW_MIO_32_DIRECTION {<Select>} \
CONFIG.PCW_MIO_32_IOTYPE {<Select>} \
CONFIG.PCW_MIO_32_PULLUP {<Select>} \
CONFIG.PCW_MIO_32_SLEW {<Select>} \
CONFIG.PCW_MIO_33_DIRECTION {<Select>} \
CONFIG.PCW_MIO_33_IOTYPE {<Select>} \
CONFIG.PCW_MIO_33_PULLUP {<Select>} \
CONFIG.PCW_MIO_33_SLEW {<Select>} \
CONFIG.PCW_MIO_34_DIRECTION {<Select>} \
CONFIG.PCW_MIO_34_IOTYPE {<Select>} \
CONFIG.PCW_MIO_34_PULLUP {<Select>} \
CONFIG.PCW_MIO_34_SLEW {<Select>} \
CONFIG.PCW_MIO_35_DIRECTION {<Select>} \
CONFIG.PCW_MIO_35_IOTYPE {<Select>} \
CONFIG.PCW_MIO_35_PULLUP {<Select>} \
CONFIG.PCW_MIO_35_SLEW {<Select>} \
CONFIG.PCW_MIO_36_DIRECTION {<Select>} \
CONFIG.PCW_MIO_36_IOTYPE {<Select>} \
CONFIG.PCW_MIO_36_PULLUP {<Select>} \
CONFIG.PCW_MIO_36_SLEW {<Select>} \
CONFIG.PCW_MIO_37_DIRECTION {<Select>} \
CONFIG.PCW_MIO_37_IOTYPE {<Select>} \
CONFIG.PCW_MIO_37_PULLUP {<Select>} \
CONFIG.PCW_MIO_37_SLEW {<Select>} \
CONFIG.PCW_MIO_38_DIRECTION {<Select>} \
CONFIG.PCW_MIO_38_IOTYPE {<Select>} \
CONFIG.PCW_MIO_38_PULLUP {<Select>} \
CONFIG.PCW_MIO_38_SLEW {<Select>} \
CONFIG.PCW_MIO_39_DIRECTION {<Select>} \
CONFIG.PCW_MIO_39_IOTYPE {<Select>} \
CONFIG.PCW_MIO_39_PULLUP {<Select>} \
CONFIG.PCW_MIO_39_SLEW {<Select>} \
CONFIG.PCW_MIO_3_DIRECTION {<Select>} \
CONFIG.PCW_MIO_3_IOTYPE {<Select>} \
CONFIG.PCW_MIO_3_PULLUP {<Select>} \
CONFIG.PCW_MIO_3_SLEW {<Select>} \
CONFIG.PCW_MIO_40_DIRECTION {inout} \
CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_40_PULLUP {enabled} \
CONFIG.PCW_MIO_40_SLEW {slow} \
CONFIG.PCW_MIO_41_DIRECTION {inout} \
CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_41_PULLUP {enabled} \
CONFIG.PCW_MIO_41_SLEW {slow} \
CONFIG.PCW_MIO_42_DIRECTION {inout} \
CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_42_PULLUP {enabled} \
CONFIG.PCW_MIO_42_SLEW {slow} \
CONFIG.PCW_MIO_43_DIRECTION {inout} \
CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_43_PULLUP {enabled} \
CONFIG.PCW_MIO_43_SLEW {slow} \
CONFIG.PCW_MIO_44_DIRECTION {inout} \
CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_44_PULLUP {enabled} \
CONFIG.PCW_MIO_44_SLEW {slow} \
CONFIG.PCW_MIO_45_DIRECTION {inout} \
CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_45_PULLUP {enabled} \
CONFIG.PCW_MIO_45_SLEW {slow} \
CONFIG.PCW_MIO_46_DIRECTION {<Select>} \
CONFIG.PCW_MIO_46_IOTYPE {<Select>} \
CONFIG.PCW_MIO_46_PULLUP {<Select>} \
CONFIG.PCW_MIO_46_SLEW {<Select>} \
CONFIG.PCW_MIO_47_DIRECTION {in} \
CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_47_PULLUP {enabled} \
CONFIG.PCW_MIO_47_SLEW {slow} \
CONFIG.PCW_MIO_48_DIRECTION {<Select>} \
CONFIG.PCW_MIO_48_IOTYPE {<Select>} \
CONFIG.PCW_MIO_48_PULLUP {<Select>} \
CONFIG.PCW_MIO_48_SLEW {<Select>} \
CONFIG.PCW_MIO_49_DIRECTION {<Select>} \
CONFIG.PCW_MIO_49_IOTYPE {<Select>} \
CONFIG.PCW_MIO_49_PULLUP {<Select>} \
CONFIG.PCW_MIO_49_SLEW {<Select>} \
CONFIG.PCW_MIO_4_DIRECTION {<Select>} \
CONFIG.PCW_MIO_4_IOTYPE {<Select>} \
CONFIG.PCW_MIO_4_PULLUP {<Select>} \
CONFIG.PCW_MIO_4_SLEW {<Select>} \
CONFIG.PCW_MIO_50_DIRECTION {<Select>} \
CONFIG.PCW_MIO_50_IOTYPE {<Select>} \
CONFIG.PCW_MIO_50_PULLUP {<Select>} \
CONFIG.PCW_MIO_50_SLEW {<Select>} \
CONFIG.PCW_MIO_51_DIRECTION {<Select>} \
CONFIG.PCW_MIO_51_IOTYPE {<Select>} \
CONFIG.PCW_MIO_51_PULLUP {<Select>} \
CONFIG.PCW_MIO_51_SLEW {<Select>} \
CONFIG.PCW_MIO_52_DIRECTION {out} \
CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_52_PULLUP {enabled} \
CONFIG.PCW_MIO_52_SLEW {slow} \
CONFIG.PCW_MIO_53_DIRECTION {inout} \
CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
CONFIG.PCW_MIO_53_PULLUP {enabled} \
CONFIG.PCW_MIO_53_SLEW {slow} \
CONFIG.PCW_MIO_5_DIRECTION {<Select>} \
CONFIG.PCW_MIO_5_IOTYPE {<Select>} \
CONFIG.PCW_MIO_5_PULLUP {<Select>} \
CONFIG.PCW_MIO_5_SLEW {<Select>} \
CONFIG.PCW_MIO_6_DIRECTION {<Select>} \
CONFIG.PCW_MIO_6_IOTYPE {<Select>} \
CONFIG.PCW_MIO_6_PULLUP {<Select>} \
CONFIG.PCW_MIO_6_SLEW {<Select>} \
CONFIG.PCW_MIO_7_DIRECTION {<Select>} \
CONFIG.PCW_MIO_7_IOTYPE {<Select>} \
CONFIG.PCW_MIO_7_PULLUP {<Select>} \
CONFIG.PCW_MIO_7_SLEW {<Select>} \
CONFIG.PCW_MIO_8_DIRECTION {<Select>} \
CONFIG.PCW_MIO_8_IOTYPE {<Select>} \
CONFIG.PCW_MIO_8_PULLUP {<Select>} \
CONFIG.PCW_MIO_8_SLEW {<Select>} \
CONFIG.PCW_MIO_9_DIRECTION {<Select>} \
CONFIG.PCW_MIO_9_IOTYPE {<Select>} \
CONFIG.PCW_MIO_9_PULLUP {<Select>} \
CONFIG.PCW_MIO_9_SLEW {<Select>} \
CONFIG.PCW_MIO_PRIMITIVE {54} \
CONFIG.PCW_MIO_TREE_PERIPHERALS {unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD 0#unassigned#unassigned#unassigned#unassigned#Enet 0#Enet 0} \
CONFIG.PCW_MIO_TREE_SIGNALS {unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#unassigned#unassigned#unassigned#unassigned#mdc#mdio} \
CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
CONFIG.PCW_M_AXI_GP0_FREQMHZ {10} \
CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
CONFIG.PCW_M_AXI_GP1_FREQMHZ {10} \
CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
CONFIG.PCW_NAND_CYCLES_T_AR {1} \
CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
CONFIG.PCW_NAND_CYCLES_T_RC {11} \
CONFIG.PCW_NAND_CYCLES_T_REA {1} \
CONFIG.PCW_NAND_CYCLES_T_RR {1} \
CONFIG.PCW_NAND_CYCLES_T_WC {11} \
CONFIG.PCW_NAND_CYCLES_T_WP {1} \
CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
CONFIG.PCW_NAND_GRP_D8_IO {<Select>} \
CONFIG.PCW_NAND_NAND_IO {<Select>} \
CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_NOR_CS0_T_CEOE {1} \
CONFIG.PCW_NOR_CS0_T_PC {1} \
CONFIG.PCW_NOR_CS0_T_RC {11} \
CONFIG.PCW_NOR_CS0_T_TR {1} \
CONFIG.PCW_NOR_CS0_T_WC {11} \
CONFIG.PCW_NOR_CS0_T_WP {1} \
CONFIG.PCW_NOR_CS0_WE_TIME {0} \
CONFIG.PCW_NOR_CS1_T_CEOE {1} \
CONFIG.PCW_NOR_CS1_T_PC {1} \
CONFIG.PCW_NOR_CS1_T_RC {11} \
CONFIG.PCW_NOR_CS1_T_TR {1} \
CONFIG.PCW_NOR_CS1_T_WC {11} \
CONFIG.PCW_NOR_CS1_T_WP {1} \
CONFIG.PCW_NOR_CS1_WE_TIME {0} \
CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
CONFIG.PCW_NOR_GRP_A25_IO {<Select>} \
CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} \
CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} \
CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} \
CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} \
CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} \
CONFIG.PCW_NOR_NOR_IO {<Select>} \
CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
CONFIG.PCW_P2F_CAN0_INTR {0} \
CONFIG.PCW_P2F_CAN1_INTR {0} \
CONFIG.PCW_P2F_CTI_INTR {0} \
CONFIG.PCW_P2F_DMAC0_INTR {0} \
CONFIG.PCW_P2F_DMAC1_INTR {0} \
CONFIG.PCW_P2F_DMAC2_INTR {0} \
CONFIG.PCW_P2F_DMAC3_INTR {0} \
CONFIG.PCW_P2F_DMAC4_INTR {0} \
CONFIG.PCW_P2F_DMAC5_INTR {0} \
CONFIG.PCW_P2F_DMAC6_INTR {0} \
CONFIG.PCW_P2F_DMAC7_INTR {0} \
CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
CONFIG.PCW_P2F_ENET0_INTR {0} \
CONFIG.PCW_P2F_ENET1_INTR {0} \
CONFIG.PCW_P2F_GPIO_INTR {0} \
CONFIG.PCW_P2F_I2C0_INTR {0} \
CONFIG.PCW_P2F_I2C1_INTR {0} \
CONFIG.PCW_P2F_QSPI_INTR {0} \
CONFIG.PCW_P2F_SDIO0_INTR {0} \
CONFIG.PCW_P2F_SDIO1_INTR {0} \
CONFIG.PCW_P2F_SMC_INTR {0} \
CONFIG.PCW_P2F_SPI0_INTR {0} \
CONFIG.PCW_P2F_SPI1_INTR {0} \
CONFIG.PCW_P2F_UART0_INTR {0} \
CONFIG.PCW_P2F_UART1_INTR {0} \
CONFIG.PCW_P2F_USB0_INTR {0} \
CONFIG.PCW_P2F_USB1_INTR {0} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.223} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.212} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
CONFIG.PCW_PACKAGE_NAME {clg400} \
CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} \
CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} \
CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} \
CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {<Select>} \
CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} \
CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
CONFIG.PCW_QSPI_QSPI_IO {<Select>} \
CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
CONFIG.PCW_SD0_GRP_POW_IO {<Select>} \
CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
CONFIG.PCW_SD0_GRP_WP_IO {<Select>} \
CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
CONFIG.PCW_SD1_GRP_CD_IO {<Select>} \
CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \
CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
CONFIG.PCW_SD1_GRP_WP_IO {<Select>} \
CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_SD1_SD1_IO {<Select>} \
CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
CONFIG.PCW_SMC_CYCLE_T0 {NA} \
CONFIG.PCW_SMC_CYCLE_T1 {NA} \
CONFIG.PCW_SMC_CYCLE_T2 {NA} \
CONFIG.PCW_SMC_CYCLE_T3 {NA} \
CONFIG.PCW_SMC_CYCLE_T4 {NA} \
CONFIG.PCW_SMC_CYCLE_T5 {NA} \
CONFIG.PCW_SMC_CYCLE_T6 {NA} \
CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \
CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \
CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \
CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_SPI0_SPI0_IO {<Select>} \
CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} \
CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} \
CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} \
CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_SPI1_SPI1_IO {<Select>} \
CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
CONFIG.PCW_S_AXI_ACP_FREQMHZ {10} \
CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
CONFIG.PCW_S_AXI_GP0_FREQMHZ {10} \
CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
CONFIG.PCW_S_AXI_GP1_FREQMHZ {10} \
CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
CONFIG.PCW_S_AXI_HP0_FREQMHZ {10} \
CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
CONFIG.PCW_S_AXI_HP1_FREQMHZ {10} \
CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
CONFIG.PCW_S_AXI_HP2_FREQMHZ {10} \
CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
CONFIG.PCW_S_AXI_HP3_FREQMHZ {10} \
CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} \
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} \
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} \
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} \
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} \
CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
CONFIG.PCW_TRACE_TRACE_IO {<Select>} \
CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_TTC0_TTC0_IO {<Select>} \
CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_TTC1_TTC1_IO {<Select>} \
CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
CONFIG.PCW_UART0_BAUD_RATE {115200} \
CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} \
CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
CONFIG.PCW_UART1_BAUD_RATE {115200} \
CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} \
CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_UART1_UART1_IO {<Select>} \
CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
CONFIG.PCW_UIPARAM_DDR_AL {0} \
CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
CONFIG.PCW_UIPARAM_DDR_BL {8} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
CONFIG.PCW_UIPARAM_DDR_CL {7} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {25.8} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {25.8} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
CONFIG.PCW_UIPARAM_DDR_CWL {6} \
CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {15.6} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {18.8} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {16.5} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {18} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
CONFIG.PCW_USB0_RESET_ENABLE {0} \
CONFIG.PCW_USB0_RESET_IO {<Select>} \
CONFIG.PCW_USB0_USB0_IO {<Select>} \
CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
CONFIG.PCW_USB1_RESET_ENABLE {0} \
CONFIG.PCW_USB1_RESET_IO {<Select>} \
CONFIG.PCW_USB1_USB1_IO {<Select>} \
CONFIG.PCW_USB_RESET_ENABLE {0} \
CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
CONFIG.PCW_USB_RESET_SELECT {<Select>} \
CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
CONFIG.PCW_USE_AXI_NONSECURE {0} \
CONFIG.PCW_USE_CORESIGHT {0} \
CONFIG.PCW_USE_CROSS_TRIGGER {0} \
CONFIG.PCW_USE_CR_FABRIC {1} \
CONFIG.PCW_USE_DDR_BYPASS {0} \
CONFIG.PCW_USE_DEBUG {0} \
CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
CONFIG.PCW_USE_DMA0 {0} \
CONFIG.PCW_USE_DMA1 {0} \
CONFIG.PCW_USE_DMA2 {0} \
CONFIG.PCW_USE_DMA3 {0} \
CONFIG.PCW_USE_EXPANDED_IOP {0} \
CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
CONFIG.PCW_USE_HIGH_OCM {0} \
CONFIG.PCW_USE_M_AXI_GP0 {1} \
CONFIG.PCW_USE_M_AXI_GP1 {0} \
CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
CONFIG.PCW_USE_S_AXI_ACP {0} \
CONFIG.PCW_USE_S_AXI_GP0 {0} \
CONFIG.PCW_USE_S_AXI_GP1 {0} \
CONFIG.PCW_USE_S_AXI_HP0 {0} \
CONFIG.PCW_USE_S_AXI_HP1 {0} \
CONFIG.PCW_USE_S_AXI_HP2 {0} \
CONFIG.PCW_USE_S_AXI_HP3 {0} \
CONFIG.PCW_USE_TRACE {0} \
CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
CONFIG.PCW_VALUE_SILVERSION {3} \
CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
CONFIG.PCW_WDT_WDT_IO {<Select>} \
 ] $processing_system7_0

  # Need to retain value_src of defaults
  set_property -dict [ list \
CONFIG.PCW_CAN0_CAN0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN0_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN0_GRP_CLK_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_CAN1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_GRP_CLK_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_CAN1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_READPORT_0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_READPORT_1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_READPORT_2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_READPORT_3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_ENET1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_GRP_MDIO_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_ENET1_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FTM_CTI_IN0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FTM_CTI_IN1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FTM_CTI_IN2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FTM_CTI_IN3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FTM_CTI_OUT0.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FTM_CTI_OUT1.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FTM_CTI_OUT2.VALUE_SRC {DEFAULT} \
CONFIG.PCW_FTM_CTI_OUT3.VALUE_SRC {DEFAULT} \
CONFIG.PCW_GPIO_EMIO_GPIO_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_GRP_INT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_I2C0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C0_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_GRP_INT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_I2C1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C1_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_I2C_RESET_SELECT.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_GRP_D8_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NAND_NAND_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_A25_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_CS0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_CS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_CS0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_CS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_GRP_SRAM_INT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_NOR_NOR_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_PJTAG_PJTAG_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_IO1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_QSPI_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_GRP_POW_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD0_GRP_WP_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_CD_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_POW_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_GRP_WP_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SD1_SD1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_GRP_SS2_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI0_SPI0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_GRP_SS2_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_SPI1_SPI1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_16BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_16BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_2BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_2BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_32BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_32BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_4BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_4BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_8BIT_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_GRP_8BIT_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_INTERNAL_WIDTH.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TRACE_TRACE_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC0_TTC0_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_TTC1_TTC1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART0_GRP_FULL_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART1_GRP_FULL_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_UART1_UART1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB1_RESET_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB1_RESET_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_USB1_USB1_IO.VALUE_SRC {DEFAULT} \
CONFIG.PCW_WDT_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
CONFIG.PCW_WDT_WDT_IO.VALUE_SRC {DEFAULT} \
 ] $processing_system7_0

  # Create instance: processing_system7_0_axi_periph, and set properties
  set processing_system7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 processing_system7_0_axi_periph ]
  set_property -dict [ list \
CONFIG.NUM_MI {64} \
 ] $processing_system7_0_axi_periph

  # Create instance: rst_processing_system7_0_100M, and set properties
  set rst_processing_system7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_processing_system7_0_100M ]

  # Create instance: ws2812_0, and set properties
  set ws2812_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_0 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_0

  # Create instance: ws2812_1, and set properties
  set ws2812_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_1 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_1

  # Create instance: ws2812_2, and set properties
  set ws2812_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_2 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_2

  # Create instance: ws2812_3, and set properties
  set ws2812_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_3 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_3

  # Create instance: ws2812_4, and set properties
  set ws2812_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_4 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_4

  # Create instance: ws2812_5, and set properties
  set ws2812_5 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_5 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_5

  # Create instance: ws2812_6, and set properties
  set ws2812_6 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_6 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_6

  # Create instance: ws2812_7, and set properties
  set ws2812_7 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_7 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_7

  # Create instance: ws2812_8, and set properties
  set ws2812_8 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_8 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_8

  # Create instance: ws2812_9, and set properties
  set ws2812_9 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_9 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_9

  # Create instance: ws2812_10, and set properties
  set ws2812_10 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_10 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_10

  # Create instance: ws2812_11, and set properties
  set ws2812_11 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_11 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_11

  # Create instance: ws2812_12, and set properties
  set ws2812_12 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_12 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_12

  # Create instance: ws2812_13, and set properties
  set ws2812_13 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_13 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_13

  # Create instance: ws2812_14, and set properties
  set ws2812_14 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_14 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_14

  # Create instance: ws2812_15, and set properties
  set ws2812_15 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_15 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_15

  # Create instance: ws2812_16, and set properties
  set ws2812_16 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_16 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_16

  # Create instance: ws2812_17, and set properties
  set ws2812_17 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_17 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_17

  # Create instance: ws2812_18, and set properties
  set ws2812_18 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_18 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_18

  # Create instance: ws2812_19, and set properties
  set ws2812_19 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_19 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_19

  # Create instance: ws2812_20, and set properties
  set ws2812_20 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_20 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_20

  # Create instance: ws2812_21, and set properties
  set ws2812_21 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_21 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_21

  # Create instance: ws2812_22, and set properties
  set ws2812_22 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_22 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_22

  # Create instance: ws2812_23, and set properties
  set ws2812_23 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_23 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_23

  # Create instance: ws2812_24, and set properties
  set ws2812_24 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_24 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_24

  # Create instance: ws2812_25, and set properties
  set ws2812_25 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_25 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_25

  # Create instance: ws2812_26, and set properties
  set ws2812_26 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_26 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_26

  # Create instance: ws2812_27, and set properties
  set ws2812_27 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_27 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_27

  # Create instance: ws2812_28, and set properties
  set ws2812_28 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_28 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_28

  # Create instance: ws2812_29, and set properties
  set ws2812_29 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_29 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_29

  # Create instance: ws2812_30, and set properties
  set ws2812_30 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_30 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_30

  # Create instance: ws2812_31, and set properties
  set ws2812_31 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_31 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_31

  # Create instance: ws2812_32, and set properties
  set ws2812_32 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_32 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_32

  # Create instance: ws2812_33, and set properties
  set ws2812_33 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_33 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_33

  # Create instance: ws2812_34, and set properties
  set ws2812_34 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_34 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_34

  # Create instance: ws2812_35, and set properties
  set ws2812_35 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_35 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_35

  # Create instance: ws2812_36, and set properties
  set ws2812_36 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_36 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_36

  # Create instance: ws2812_37, and set properties
  set ws2812_37 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_37 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_37

  # Create instance: ws2812_38, and set properties
  set ws2812_38 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_38 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_38

  # Create instance: ws2812_39, and set properties
  set ws2812_39 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_39 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_39

  # Create instance: ws2812_40, and set properties
  set ws2812_40 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_40 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_40

  # Create instance: ws2812_41, and set properties
  set ws2812_41 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_41 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_41

  # Create instance: ws2812_42, and set properties
  set ws2812_42 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_42 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_42

  # Create instance: ws2812_43, and set properties
  set ws2812_43 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_43 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_43

  # Create instance: ws2812_44, and set properties
  set ws2812_44 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_44 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_44

  # Create instance: ws2812_45, and set properties
  set ws2812_45 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_45 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_45

  # Create instance: ws2812_46, and set properties
  set ws2812_46 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_46 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_46

  # Create instance: ws2812_47, and set properties
  set ws2812_47 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_47 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_47

  # Create instance: ws2812_48, and set properties
  set ws2812_48 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_48 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_48

  # Create instance: ws2812_49, and set properties
  set ws2812_49 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_49 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_49

  # Create instance: ws2812_50, and set properties
  set ws2812_50 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_50 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_50

  # Create instance: ws2812_51, and set properties
  set ws2812_51 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_51 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_51

  # Create instance: ws2812_52, and set properties
  set ws2812_52 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_52 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_52

  # Create instance: ws2812_53, and set properties
  set ws2812_53 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_53 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_53

  # Create instance: ws2812_54, and set properties
  set ws2812_54 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_54 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_54

  # Create instance: ws2812_55, and set properties
  set ws2812_55 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_55 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_55

  # Create instance: ws2812_56, and set properties
  set ws2812_56 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_56 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_56

  # Create instance: ws2812_57, and set properties
  set ws2812_57 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_57 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_57

  # Create instance: ws2812_58, and set properties
  set ws2812_58 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_58 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_58

  # Create instance: ws2812_59, and set properties
  set ws2812_59 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_59 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_59

  # Create instance: ws2812_60, and set properties
  set ws2812_60 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_60 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_60

  # Create instance: ws2812_61, and set properties
  set ws2812_61 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_61 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_61

  # Create instance: ws2812_62, and set properties
  set ws2812_62 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_62 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_62

  # Create instance: ws2812_63, and set properties
  set ws2812_63 [ create_bd_cell -type ip -vlnv xilinx.com:user:ws2812:1.0 ws2812_63 ]
  set_property -dict [ list \
CONFIG.C_S_AXI_ID_WIDTH {12} \
 ] $ws2812_63

  # Create interface connections
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins processing_system7_0_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M00_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins ws2812_0/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M01_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI] [get_bd_intf_pins ws2812_1/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M02_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI] [get_bd_intf_pins ws2812_2/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M03_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI] [get_bd_intf_pins ws2812_3/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M04_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M04_AXI] [get_bd_intf_pins ws2812_4/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M05_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M05_AXI] [get_bd_intf_pins ws2812_5/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M06_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI] [get_bd_intf_pins ws2812_6/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M07_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M07_AXI] [get_bd_intf_pins ws2812_7/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M08_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M08_AXI] [get_bd_intf_pins ws2812_8/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M09_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M09_AXI] [get_bd_intf_pins ws2812_9/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M10_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M10_AXI] [get_bd_intf_pins ws2812_10/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M11_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M11_AXI] [get_bd_intf_pins ws2812_11/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M12_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M12_AXI] [get_bd_intf_pins ws2812_12/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M13_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M13_AXI] [get_bd_intf_pins ws2812_13/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M14_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M14_AXI] [get_bd_intf_pins ws2812_14/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M15_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M15_AXI] [get_bd_intf_pins ws2812_15/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M16_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M16_AXI] [get_bd_intf_pins ws2812_16/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M17_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M17_AXI] [get_bd_intf_pins ws2812_17/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M18_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M18_AXI] [get_bd_intf_pins ws2812_18/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M19_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M19_AXI] [get_bd_intf_pins ws2812_19/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M20_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M20_AXI] [get_bd_intf_pins ws2812_20/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M21_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M21_AXI] [get_bd_intf_pins ws2812_21/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M22_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M22_AXI] [get_bd_intf_pins ws2812_22/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M23_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M23_AXI] [get_bd_intf_pins ws2812_23/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M24_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M24_AXI] [get_bd_intf_pins ws2812_24/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M25_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M25_AXI] [get_bd_intf_pins ws2812_25/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M26_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M26_AXI] [get_bd_intf_pins ws2812_26/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M27_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M27_AXI] [get_bd_intf_pins ws2812_27/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M28_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M28_AXI] [get_bd_intf_pins ws2812_28/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M29_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M29_AXI] [get_bd_intf_pins ws2812_29/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M30_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M30_AXI] [get_bd_intf_pins ws2812_30/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M31_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M31_AXI] [get_bd_intf_pins ws2812_31/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M32_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M32_AXI] [get_bd_intf_pins ws2812_32/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M33_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M33_AXI] [get_bd_intf_pins ws2812_33/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M34_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M34_AXI] [get_bd_intf_pins ws2812_34/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M35_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M35_AXI] [get_bd_intf_pins ws2812_35/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M36_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M36_AXI] [get_bd_intf_pins ws2812_36/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M37_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M37_AXI] [get_bd_intf_pins ws2812_37/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M38_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M38_AXI] [get_bd_intf_pins ws2812_38/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M39_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M39_AXI] [get_bd_intf_pins ws2812_39/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M40_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M40_AXI] [get_bd_intf_pins ws2812_40/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M41_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M41_AXI] [get_bd_intf_pins ws2812_41/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M42_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M42_AXI] [get_bd_intf_pins ws2812_42/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M43_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M43_AXI] [get_bd_intf_pins ws2812_43/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M44_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M44_AXI] [get_bd_intf_pins ws2812_44/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M45_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M45_AXI] [get_bd_intf_pins ws2812_45/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M46_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M46_AXI] [get_bd_intf_pins ws2812_46/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M47_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M47_AXI] [get_bd_intf_pins ws2812_47/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M48_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M48_AXI] [get_bd_intf_pins ws2812_48/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M49_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M49_AXI] [get_bd_intf_pins ws2812_49/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M50_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M50_AXI] [get_bd_intf_pins ws2812_50/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M51_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M51_AXI] [get_bd_intf_pins ws2812_51/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M52_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M52_AXI] [get_bd_intf_pins ws2812_52/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M53_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M53_AXI] [get_bd_intf_pins ws2812_53/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M54_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M54_AXI] [get_bd_intf_pins ws2812_54/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M55_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M55_AXI] [get_bd_intf_pins ws2812_55/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M56_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M56_AXI] [get_bd_intf_pins ws2812_56/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M57_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M57_AXI] [get_bd_intf_pins ws2812_57/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M58_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M58_AXI] [get_bd_intf_pins ws2812_58/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M59_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M59_AXI] [get_bd_intf_pins ws2812_59/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M60_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M60_AXI] [get_bd_intf_pins ws2812_60/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M61_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M61_AXI] [get_bd_intf_pins ws2812_61/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M62_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M62_AXI] [get_bd_intf_pins ws2812_62/s_axi]
  connect_bd_intf_net -intf_net processing_system7_0_axi_periph_M63_AXI [get_bd_intf_pins processing_system7_0_axi_periph/M63_AXI] [get_bd_intf_pins ws2812_63/s_axi]

  # Create port connections
  connect_bd_net -net ARESETN_1 [get_bd_pins processing_system7_0_axi_periph/ARESETN] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0_axi_periph/ACLK] [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0_axi_periph/M03_ACLK] [get_bd_pins processing_system7_0_axi_periph/M04_ACLK] [get_bd_pins processing_system7_0_axi_periph/M05_ACLK] [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins processing_system7_0_axi_periph/M07_ACLK] [get_bd_pins processing_system7_0_axi_periph/M08_ACLK] [get_bd_pins processing_system7_0_axi_periph/M09_ACLK] [get_bd_pins processing_system7_0_axi_periph/M10_ACLK] [get_bd_pins processing_system7_0_axi_periph/M11_ACLK] [get_bd_pins processing_system7_0_axi_periph/M12_ACLK] [get_bd_pins processing_system7_0_axi_periph/M13_ACLK] [get_bd_pins processing_system7_0_axi_periph/M14_ACLK] [get_bd_pins processing_system7_0_axi_periph/M15_ACLK] [get_bd_pins processing_system7_0_axi_periph/M16_ACLK] [get_bd_pins processing_system7_0_axi_periph/M17_ACLK] [get_bd_pins processing_system7_0_axi_periph/M18_ACLK] [get_bd_pins processing_system7_0_axi_periph/M19_ACLK] [get_bd_pins processing_system7_0_axi_periph/M20_ACLK] [get_bd_pins processing_system7_0_axi_periph/M21_ACLK] [get_bd_pins processing_system7_0_axi_periph/M22_ACLK] [get_bd_pins processing_system7_0_axi_periph/M23_ACLK] [get_bd_pins processing_system7_0_axi_periph/M24_ACLK] [get_bd_pins processing_system7_0_axi_periph/M25_ACLK] [get_bd_pins processing_system7_0_axi_periph/M26_ACLK] [get_bd_pins processing_system7_0_axi_periph/M27_ACLK] [get_bd_pins processing_system7_0_axi_periph/M28_ACLK] [get_bd_pins processing_system7_0_axi_periph/M29_ACLK] [get_bd_pins processing_system7_0_axi_periph/M30_ACLK] [get_bd_pins processing_system7_0_axi_periph/M31_ACLK] [get_bd_pins processing_system7_0_axi_periph/M32_ACLK] [get_bd_pins processing_system7_0_axi_periph/M33_ACLK] [get_bd_pins processing_system7_0_axi_periph/M34_ACLK] [get_bd_pins processing_system7_0_axi_periph/M35_ACLK] [get_bd_pins processing_system7_0_axi_periph/M36_ACLK] [get_bd_pins processing_system7_0_axi_periph/M37_ACLK] [get_bd_pins processing_system7_0_axi_periph/M38_ACLK] [get_bd_pins processing_system7_0_axi_periph/M39_ACLK] [get_bd_pins processing_system7_0_axi_periph/M40_ACLK] [get_bd_pins processing_system7_0_axi_periph/M41_ACLK] [get_bd_pins processing_system7_0_axi_periph/M42_ACLK] [get_bd_pins processing_system7_0_axi_periph/M43_ACLK] [get_bd_pins processing_system7_0_axi_periph/M44_ACLK] [get_bd_pins processing_system7_0_axi_periph/M45_ACLK] [get_bd_pins processing_system7_0_axi_periph/M46_ACLK] [get_bd_pins processing_system7_0_axi_periph/M47_ACLK] [get_bd_pins processing_system7_0_axi_periph/M48_ACLK] [get_bd_pins processing_system7_0_axi_periph/M49_ACLK] [get_bd_pins processing_system7_0_axi_periph/M50_ACLK] [get_bd_pins processing_system7_0_axi_periph/M51_ACLK] [get_bd_pins processing_system7_0_axi_periph/M52_ACLK] [get_bd_pins processing_system7_0_axi_periph/M53_ACLK] [get_bd_pins processing_system7_0_axi_periph/M54_ACLK] [get_bd_pins processing_system7_0_axi_periph/M55_ACLK] [get_bd_pins processing_system7_0_axi_periph/M56_ACLK] [get_bd_pins processing_system7_0_axi_periph/M57_ACLK] [get_bd_pins processing_system7_0_axi_periph/M58_ACLK] [get_bd_pins processing_system7_0_axi_periph/M59_ACLK] [get_bd_pins processing_system7_0_axi_periph/M60_ACLK] [get_bd_pins processing_system7_0_axi_periph/M61_ACLK] [get_bd_pins processing_system7_0_axi_periph/M62_ACLK] [get_bd_pins processing_system7_0_axi_periph/M63_ACLK] [get_bd_pins processing_system7_0_axi_periph/S00_ACLK] [get_bd_pins rst_processing_system7_0_100M/slowest_sync_clk] [get_bd_pins ws2812_0/s_axi_aclk] [get_bd_pins ws2812_1/s_axi_aclk] [get_bd_pins ws2812_10/s_axi_aclk] [get_bd_pins ws2812_11/s_axi_aclk] [get_bd_pins ws2812_12/s_axi_aclk] [get_bd_pins ws2812_13/s_axi_aclk] [get_bd_pins ws2812_14/s_axi_aclk] [get_bd_pins ws2812_15/s_axi_aclk] [get_bd_pins ws2812_16/s_axi_aclk] [get_bd_pins ws2812_17/s_axi_aclk] [get_bd_pins ws2812_18/s_axi_aclk] [get_bd_pins ws2812_19/s_axi_aclk] [get_bd_pins ws2812_2/s_axi_aclk] [get_bd_pins ws2812_20/s_axi_aclk] [get_bd_pins ws2812_21/s_axi_aclk] [get_bd_pins ws2812_22/s_axi_aclk] [get_bd_pins ws2812_23/s_axi_aclk] [get_bd_pins ws2812_24/s_axi_aclk] [get_bd_pins ws2812_25/s_axi_aclk] [get_bd_pins ws2812_26/s_axi_aclk] [get_bd_pins ws2812_27/s_axi_aclk] [get_bd_pins ws2812_28/s_axi_aclk] [get_bd_pins ws2812_29/s_axi_aclk] [get_bd_pins ws2812_3/s_axi_aclk] [get_bd_pins ws2812_30/s_axi_aclk] [get_bd_pins ws2812_31/s_axi_aclk] [get_bd_pins ws2812_32/s_axi_aclk] [get_bd_pins ws2812_33/s_axi_aclk] [get_bd_pins ws2812_34/s_axi_aclk] [get_bd_pins ws2812_35/s_axi_aclk] [get_bd_pins ws2812_36/s_axi_aclk] [get_bd_pins ws2812_37/s_axi_aclk] [get_bd_pins ws2812_38/s_axi_aclk] [get_bd_pins ws2812_39/s_axi_aclk] [get_bd_pins ws2812_4/s_axi_aclk] [get_bd_pins ws2812_40/s_axi_aclk] [get_bd_pins ws2812_41/s_axi_aclk] [get_bd_pins ws2812_42/s_axi_aclk] [get_bd_pins ws2812_43/s_axi_aclk] [get_bd_pins ws2812_44/s_axi_aclk] [get_bd_pins ws2812_45/s_axi_aclk] [get_bd_pins ws2812_46/s_axi_aclk] [get_bd_pins ws2812_47/s_axi_aclk] [get_bd_pins ws2812_48/s_axi_aclk] [get_bd_pins ws2812_49/s_axi_aclk] [get_bd_pins ws2812_5/s_axi_aclk] [get_bd_pins ws2812_50/s_axi_aclk] [get_bd_pins ws2812_51/s_axi_aclk] [get_bd_pins ws2812_52/s_axi_aclk] [get_bd_pins ws2812_53/s_axi_aclk] [get_bd_pins ws2812_54/s_axi_aclk] [get_bd_pins ws2812_55/s_axi_aclk] [get_bd_pins ws2812_56/s_axi_aclk] [get_bd_pins ws2812_57/s_axi_aclk] [get_bd_pins ws2812_58/s_axi_aclk] [get_bd_pins ws2812_59/s_axi_aclk] [get_bd_pins ws2812_6/s_axi_aclk] [get_bd_pins ws2812_60/s_axi_aclk] [get_bd_pins ws2812_61/s_axi_aclk] [get_bd_pins ws2812_62/s_axi_aclk] [get_bd_pins ws2812_63/s_axi_aclk] [get_bd_pins ws2812_7/s_axi_aclk] [get_bd_pins ws2812_8/s_axi_aclk] [get_bd_pins ws2812_9/s_axi_aclk]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_processing_system7_0_100M/ext_reset_in]
  connect_bd_net -net rst_processing_system7_0_100M_peripheral_aresetn [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M04_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M05_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M07_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M08_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M09_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M10_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M11_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M12_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M13_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M14_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M15_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M16_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M17_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M18_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M19_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M20_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M21_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M22_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M23_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M24_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M25_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M26_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M27_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M28_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M29_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M30_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M31_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M32_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M33_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M34_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M35_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M36_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M37_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M38_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M39_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M40_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M41_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M42_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M43_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M44_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M45_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M46_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M47_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M48_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M49_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M50_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M51_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M52_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M53_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M54_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M55_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M56_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M57_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M58_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M59_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M60_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M61_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M62_ARESETN] [get_bd_pins processing_system7_0_axi_periph/M63_ARESETN] [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn] [get_bd_pins ws2812_0/s_axi_aresetn] [get_bd_pins ws2812_1/s_axi_aresetn] [get_bd_pins ws2812_10/s_axi_aresetn] [get_bd_pins ws2812_11/s_axi_aresetn] [get_bd_pins ws2812_12/s_axi_aresetn] [get_bd_pins ws2812_13/s_axi_aresetn] [get_bd_pins ws2812_14/s_axi_aresetn] [get_bd_pins ws2812_15/s_axi_aresetn] [get_bd_pins ws2812_16/s_axi_aresetn] [get_bd_pins ws2812_17/s_axi_aresetn] [get_bd_pins ws2812_18/s_axi_aresetn] [get_bd_pins ws2812_19/s_axi_aresetn] [get_bd_pins ws2812_2/s_axi_aresetn] [get_bd_pins ws2812_20/s_axi_aresetn] [get_bd_pins ws2812_21/s_axi_aresetn] [get_bd_pins ws2812_22/s_axi_aresetn] [get_bd_pins ws2812_23/s_axi_aresetn] [get_bd_pins ws2812_24/s_axi_aresetn] [get_bd_pins ws2812_25/s_axi_aresetn] [get_bd_pins ws2812_26/s_axi_aresetn] [get_bd_pins ws2812_27/s_axi_aresetn] [get_bd_pins ws2812_28/s_axi_aresetn] [get_bd_pins ws2812_29/s_axi_aresetn] [get_bd_pins ws2812_3/s_axi_aresetn] [get_bd_pins ws2812_30/s_axi_aresetn] [get_bd_pins ws2812_31/s_axi_aresetn] [get_bd_pins ws2812_32/s_axi_aresetn] [get_bd_pins ws2812_33/s_axi_aresetn] [get_bd_pins ws2812_34/s_axi_aresetn] [get_bd_pins ws2812_35/s_axi_aresetn] [get_bd_pins ws2812_36/s_axi_aresetn] [get_bd_pins ws2812_37/s_axi_aresetn] [get_bd_pins ws2812_38/s_axi_aresetn] [get_bd_pins ws2812_39/s_axi_aresetn] [get_bd_pins ws2812_4/s_axi_aresetn] [get_bd_pins ws2812_40/s_axi_aresetn] [get_bd_pins ws2812_41/s_axi_aresetn] [get_bd_pins ws2812_42/s_axi_aresetn] [get_bd_pins ws2812_43/s_axi_aresetn] [get_bd_pins ws2812_44/s_axi_aresetn] [get_bd_pins ws2812_45/s_axi_aresetn] [get_bd_pins ws2812_46/s_axi_aresetn] [get_bd_pins ws2812_47/s_axi_aresetn] [get_bd_pins ws2812_48/s_axi_aresetn] [get_bd_pins ws2812_49/s_axi_aresetn] [get_bd_pins ws2812_5/s_axi_aresetn] [get_bd_pins ws2812_50/s_axi_aresetn] [get_bd_pins ws2812_51/s_axi_aresetn] [get_bd_pins ws2812_52/s_axi_aresetn] [get_bd_pins ws2812_53/s_axi_aresetn] [get_bd_pins ws2812_54/s_axi_aresetn] [get_bd_pins ws2812_55/s_axi_aresetn] [get_bd_pins ws2812_56/s_axi_aresetn] [get_bd_pins ws2812_57/s_axi_aresetn] [get_bd_pins ws2812_58/s_axi_aresetn] [get_bd_pins ws2812_59/s_axi_aresetn] [get_bd_pins ws2812_6/s_axi_aresetn] [get_bd_pins ws2812_60/s_axi_aresetn] [get_bd_pins ws2812_61/s_axi_aresetn] [get_bd_pins ws2812_62/s_axi_aresetn] [get_bd_pins ws2812_63/s_axi_aresetn] [get_bd_pins ws2812_7/s_axi_aresetn] [get_bd_pins ws2812_8/s_axi_aresetn] [get_bd_pins ws2812_9/s_axi_aresetn]
  connect_bd_net -net ws2812_0_ws2812_data_out [get_bd_ports ws2812_0] [get_bd_pins ws2812_0/ws2812_data_out]
  connect_bd_net -net ws2812_10_ws2812_data_out [get_bd_ports ws2812_10] [get_bd_pins ws2812_10/ws2812_data_out]
  connect_bd_net -net ws2812_11_ws2812_data_out [get_bd_ports ws2812_11] [get_bd_pins ws2812_11/ws2812_data_out]
  connect_bd_net -net ws2812_12_ws2812_data_out [get_bd_ports ws2812_12] [get_bd_pins ws2812_12/ws2812_data_out]
  connect_bd_net -net ws2812_13_ws2812_data_out [get_bd_ports ws2812_13] [get_bd_pins ws2812_13/ws2812_data_out]
  connect_bd_net -net ws2812_14_ws2812_data_out [get_bd_ports ws2812_14] [get_bd_pins ws2812_14/ws2812_data_out]
  connect_bd_net -net ws2812_15_ws2812_data_out [get_bd_ports ws2812_15] [get_bd_pins ws2812_15/ws2812_data_out]
  connect_bd_net -net ws2812_16_ws2812_data_out [get_bd_ports ws2812_16] [get_bd_pins ws2812_16/ws2812_data_out]
  connect_bd_net -net ws2812_17_ws2812_data_out [get_bd_ports ws2812_17] [get_bd_pins ws2812_17/ws2812_data_out]
  connect_bd_net -net ws2812_18_ws2812_data_out [get_bd_ports ws2812_18] [get_bd_pins ws2812_18/ws2812_data_out]
  connect_bd_net -net ws2812_19_ws2812_data_out [get_bd_ports ws2812_19] [get_bd_pins ws2812_19/ws2812_data_out]
  connect_bd_net -net ws2812_1_ws2812_data_out [get_bd_ports ws2812_1] [get_bd_pins ws2812_1/ws2812_data_out]
  connect_bd_net -net ws2812_20_ws2812_data_out [get_bd_ports ws2812_20] [get_bd_pins ws2812_20/ws2812_data_out]
  connect_bd_net -net ws2812_21_ws2812_data_out [get_bd_ports ws2812_21] [get_bd_pins ws2812_21/ws2812_data_out]
  connect_bd_net -net ws2812_22_ws2812_data_out [get_bd_ports ws2812_22] [get_bd_pins ws2812_22/ws2812_data_out]
  connect_bd_net -net ws2812_23_ws2812_data_out [get_bd_ports ws2812_23] [get_bd_pins ws2812_23/ws2812_data_out]
  connect_bd_net -net ws2812_24_ws2812_data_out [get_bd_ports ws2812_24] [get_bd_pins ws2812_24/ws2812_data_out]
  connect_bd_net -net ws2812_25_ws2812_data_out [get_bd_ports ws2812_25] [get_bd_pins ws2812_25/ws2812_data_out]
  connect_bd_net -net ws2812_26_ws2812_data_out [get_bd_ports ws2812_26] [get_bd_pins ws2812_26/ws2812_data_out]
  connect_bd_net -net ws2812_27_ws2812_data_out [get_bd_ports ws2812_27] [get_bd_pins ws2812_27/ws2812_data_out]
  connect_bd_net -net ws2812_28_ws2812_data_out [get_bd_ports ws2812_28] [get_bd_pins ws2812_28/ws2812_data_out]
  connect_bd_net -net ws2812_29_ws2812_data_out [get_bd_ports ws2812_29] [get_bd_pins ws2812_29/ws2812_data_out]
  connect_bd_net -net ws2812_2_ws2812_data_out [get_bd_ports ws2812_2] [get_bd_pins ws2812_2/ws2812_data_out]
  connect_bd_net -net ws2812_30_ws2812_data_out [get_bd_ports ws2812_30] [get_bd_pins ws2812_30/ws2812_data_out]
  connect_bd_net -net ws2812_31_ws2812_data_out [get_bd_ports ws2812_31] [get_bd_pins ws2812_31/ws2812_data_out]
  connect_bd_net -net ws2812_32_ws2812_data_out [get_bd_ports ws2812_32] [get_bd_pins ws2812_32/ws2812_data_out]
  connect_bd_net -net ws2812_33_ws2812_data_out [get_bd_ports ws2812_33] [get_bd_pins ws2812_33/ws2812_data_out]
  connect_bd_net -net ws2812_34_ws2812_data_out [get_bd_ports ws2812_34] [get_bd_pins ws2812_34/ws2812_data_out]
  connect_bd_net -net ws2812_35_ws2812_data_out [get_bd_ports ws2812_35] [get_bd_pins ws2812_35/ws2812_data_out]
  connect_bd_net -net ws2812_36_ws2812_data_out [get_bd_ports ws2812_36] [get_bd_pins ws2812_36/ws2812_data_out]
  connect_bd_net -net ws2812_37_ws2812_data_out [get_bd_ports ws2812_37] [get_bd_pins ws2812_37/ws2812_data_out]
  connect_bd_net -net ws2812_38_ws2812_data_out [get_bd_ports ws2812_38] [get_bd_pins ws2812_38/ws2812_data_out]
  connect_bd_net -net ws2812_39_ws2812_data_out [get_bd_ports ws2812_39] [get_bd_pins ws2812_39/ws2812_data_out]
  connect_bd_net -net ws2812_3_ws2812_data_out [get_bd_ports ws2812_3] [get_bd_pins ws2812_3/ws2812_data_out]
  connect_bd_net -net ws2812_40_ws2812_data_out [get_bd_ports ws2812_40] [get_bd_pins ws2812_40/ws2812_data_out]
  connect_bd_net -net ws2812_41_ws2812_data_out [get_bd_ports ws2812_41] [get_bd_pins ws2812_41/ws2812_data_out]
  connect_bd_net -net ws2812_42_ws2812_data_out [get_bd_ports ws2812_42] [get_bd_pins ws2812_42/ws2812_data_out]
  connect_bd_net -net ws2812_43_ws2812_data_out [get_bd_ports ws2812_43] [get_bd_pins ws2812_43/ws2812_data_out]
  connect_bd_net -net ws2812_44_ws2812_data_out [get_bd_ports ws2812_44] [get_bd_pins ws2812_44/ws2812_data_out]
  connect_bd_net -net ws2812_45_ws2812_data_out [get_bd_ports ws2812_45] [get_bd_pins ws2812_45/ws2812_data_out]
  connect_bd_net -net ws2812_46_ws2812_data_out [get_bd_ports ws2812_46] [get_bd_pins ws2812_46/ws2812_data_out]
  connect_bd_net -net ws2812_47_ws2812_data_out [get_bd_ports ws2812_47] [get_bd_pins ws2812_47/ws2812_data_out]
  connect_bd_net -net ws2812_48_ws2812_data_out [get_bd_ports ws2812_48] [get_bd_pins ws2812_48/ws2812_data_out]
  connect_bd_net -net ws2812_49_ws2812_data_out [get_bd_ports ws2812_49] [get_bd_pins ws2812_49/ws2812_data_out]
  connect_bd_net -net ws2812_4_ws2812_data_out [get_bd_ports ws2812_4] [get_bd_pins ws2812_4/ws2812_data_out]
  connect_bd_net -net ws2812_50_ws2812_data_out [get_bd_ports ws2812_50] [get_bd_pins ws2812_50/ws2812_data_out]
  connect_bd_net -net ws2812_51_ws2812_data_out [get_bd_ports ws2812_51] [get_bd_pins ws2812_51/ws2812_data_out]
  connect_bd_net -net ws2812_52_ws2812_data_out [get_bd_ports ws2812_52] [get_bd_pins ws2812_52/ws2812_data_out]
  connect_bd_net -net ws2812_53_ws2812_data_out [get_bd_ports ws2812_53] [get_bd_pins ws2812_53/ws2812_data_out]
  connect_bd_net -net ws2812_54_ws2812_data_out [get_bd_ports ws2812_54] [get_bd_pins ws2812_54/ws2812_data_out]
  connect_bd_net -net ws2812_55_ws2812_data_out [get_bd_ports ws2812_55] [get_bd_pins ws2812_55/ws2812_data_out]
  connect_bd_net -net ws2812_56_ws2812_data_out [get_bd_ports ws2812_56] [get_bd_pins ws2812_56/ws2812_data_out]
  connect_bd_net -net ws2812_57_ws2812_data_out [get_bd_ports ws2812_57] [get_bd_pins ws2812_57/ws2812_data_out]
  connect_bd_net -net ws2812_58_ws2812_data_out [get_bd_ports ws2812_58] [get_bd_pins ws2812_58/ws2812_data_out]
  connect_bd_net -net ws2812_59_ws2812_data_out [get_bd_ports ws2812_59] [get_bd_pins ws2812_59/ws2812_data_out]
  connect_bd_net -net ws2812_5_ws2812_data_out [get_bd_ports ws2812_5] [get_bd_pins ws2812_5/ws2812_data_out]
  connect_bd_net -net ws2812_60_ws2812_data_out [get_bd_ports ws2812_60] [get_bd_pins ws2812_60/ws2812_data_out]
  connect_bd_net -net ws2812_61_ws2812_data_out [get_bd_ports ws2812_61] [get_bd_pins ws2812_61/ws2812_data_out]
  connect_bd_net -net ws2812_62_ws2812_data_out [get_bd_ports ws2812_62] [get_bd_pins ws2812_62/ws2812_data_out]
  connect_bd_net -net ws2812_63_ws2812_data_out [get_bd_ports ws2812_63] [get_bd_pins ws2812_63/ws2812_data_out]
  connect_bd_net -net ws2812_6_ws2812_data_out [get_bd_ports ws2812_6] [get_bd_pins ws2812_6/ws2812_data_out]
  connect_bd_net -net ws2812_7_ws2812_data_out [get_bd_ports ws2812_7] [get_bd_pins ws2812_7/ws2812_data_out]
  connect_bd_net -net ws2812_8_ws2812_data_out [get_bd_ports ws2812_8] [get_bd_pins ws2812_8/ws2812_data_out]
  connect_bd_net -net ws2812_9_ws2812_data_out [get_bd_ports ws2812_9] [get_bd_pins ws2812_9/ws2812_data_out]

  # Create address segments
  create_bd_addr_seg -range 0x00010000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_0/s_axi/reg0] SEG_ws2812_0_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43CA0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_10/s_axi/reg0] SEG_ws2812_10_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43CB0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_11/s_axi/reg0] SEG_ws2812_11_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43CC0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_12/s_axi/reg0] SEG_ws2812_12_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43CD0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_13/s_axi/reg0] SEG_ws2812_13_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43CE0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_14/s_axi/reg0] SEG_ws2812_14_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43CF0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_15/s_axi/reg0] SEG_ws2812_15_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_16/s_axi/reg0] SEG_ws2812_16_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D10000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_17/s_axi/reg0] SEG_ws2812_17_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D20000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_18/s_axi/reg0] SEG_ws2812_18_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D30000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_19/s_axi/reg0] SEG_ws2812_19_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C10000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_1/s_axi/reg0] SEG_ws2812_1_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D40000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_20/s_axi/reg0] SEG_ws2812_20_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D50000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_21/s_axi/reg0] SEG_ws2812_21_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D60000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_22/s_axi/reg0] SEG_ws2812_22_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D70000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_23/s_axi/reg0] SEG_ws2812_23_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D80000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_24/s_axi/reg0] SEG_ws2812_24_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43D90000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_25/s_axi/reg0] SEG_ws2812_25_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43DA0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_26/s_axi/reg0] SEG_ws2812_26_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43DB0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_27/s_axi/reg0] SEG_ws2812_27_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43DC0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_28/s_axi/reg0] SEG_ws2812_28_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43DD0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_29/s_axi/reg0] SEG_ws2812_29_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C20000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_2/s_axi/reg0] SEG_ws2812_2_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43DE0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_30/s_axi/reg0] SEG_ws2812_30_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43DF0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_31/s_axi/reg0] SEG_ws2812_31_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_32/s_axi/reg0] SEG_ws2812_32_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E10000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_33/s_axi/reg0] SEG_ws2812_33_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E20000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_34/s_axi/reg0] SEG_ws2812_34_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E30000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_35/s_axi/reg0] SEG_ws2812_35_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E40000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_36/s_axi/reg0] SEG_ws2812_36_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E50000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_37/s_axi/reg0] SEG_ws2812_37_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E60000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_38/s_axi/reg0] SEG_ws2812_38_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E70000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_39/s_axi/reg0] SEG_ws2812_39_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C30000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_3/s_axi/reg0] SEG_ws2812_3_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E80000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_40/s_axi/reg0] SEG_ws2812_40_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43E90000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_41/s_axi/reg0] SEG_ws2812_41_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43EA0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_42/s_axi/reg0] SEG_ws2812_42_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43EB0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_43/s_axi/reg0] SEG_ws2812_43_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43EC0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_44/s_axi/reg0] SEG_ws2812_44_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43ED0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_45/s_axi/reg0] SEG_ws2812_45_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43EE0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_46/s_axi/reg0] SEG_ws2812_46_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43EF0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_47/s_axi/reg0] SEG_ws2812_47_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_48/s_axi/reg0] SEG_ws2812_48_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F10000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_49/s_axi/reg0] SEG_ws2812_49_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C40000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_4/s_axi/reg0] SEG_ws2812_4_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F20000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_50/s_axi/reg0] SEG_ws2812_50_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F30000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_51/s_axi/reg0] SEG_ws2812_51_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F40000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_52/s_axi/reg0] SEG_ws2812_52_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F50000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_53/s_axi/reg0] SEG_ws2812_53_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F60000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_54/s_axi/reg0] SEG_ws2812_54_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F70000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_55/s_axi/reg0] SEG_ws2812_55_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F80000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_56/s_axi/reg0] SEG_ws2812_56_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43F90000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_57/s_axi/reg0] SEG_ws2812_57_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43FA0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_58/s_axi/reg0] SEG_ws2812_58_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43FB0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_59/s_axi/reg0] SEG_ws2812_59_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C50000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_5/s_axi/reg0] SEG_ws2812_5_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43FC0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_60/s_axi/reg0] SEG_ws2812_60_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43FD0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_61/s_axi/reg0] SEG_ws2812_61_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43FE0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_62/s_axi/reg0] SEG_ws2812_62_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43FF0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_63/s_axi/reg0] SEG_ws2812_63_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C60000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_6/s_axi/reg0] SEG_ws2812_6_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C70000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_7/s_axi/reg0] SEG_ws2812_7_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C80000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_8/s_axi/reg0] SEG_ws2812_8_reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x43C90000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ws2812_9/s_axi/reg0] SEG_ws2812_9_reg0

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   guistr: "# # String gsaved with Nlview 6.5.12  2016-01-29 bk=1.3547 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port ws2812_51 -pg 1 -y 7020 -defaultsOSRD
preplace port ws2812_39 -pg 1 -y 4140 -defaultsOSRD
preplace port ws2812_27 -pg 1 -y 2340 -defaultsOSRD
preplace port ws2812_14 -pg 1 -y 780 -defaultsOSRD
preplace port ws2812_4 -pg 1 -y 2580 -defaultsOSRD
preplace port DDR -pg 1 -y 20 -defaultsOSRD
preplace port ws2812_52 -pg 1 -y 4740 -defaultsOSRD
preplace port ws2812_40 -pg 1 -y 4260 -defaultsOSRD
preplace port ws2812_28 -pg 1 -y 2460 -defaultsOSRD
preplace port ws2812_15 -pg 1 -y 900 -defaultsOSRD
preplace port ws2812_5 -pg 1 -y 2820 -defaultsOSRD
preplace port ws2812_53 -pg 1 -y 4860 -defaultsOSRD
preplace port ws2812_41 -pg 1 -y 4380 -defaultsOSRD
preplace port ws2812_29 -pg 1 -y 2940 -defaultsOSRD
preplace port ws2812_16 -pg 1 -y 1020 -defaultsOSRD
preplace port ws2812_6 -pg 1 -y 5820 -defaultsOSRD
preplace port ws2812_54 -pg 1 -y 4980 -defaultsOSRD
preplace port ws2812_42 -pg 1 -y 4500 -defaultsOSRD
preplace port ws2812_17 -pg 1 -y 1140 -defaultsOSRD
preplace port ws2812_7 -pg 1 -y 5940 -defaultsOSRD
preplace port ws2812_55 -pg 1 -y 5100 -defaultsOSRD
preplace port ws2812_43 -pg 1 -y 4620 -defaultsOSRD
preplace port ws2812_30 -pg 1 -y 3060 -defaultsOSRD
preplace port ws2812_18 -pg 1 -y 1260 -defaultsOSRD
preplace port ws2812_8 -pg 1 -y 6060 -defaultsOSRD
preplace port ws2812_56 -pg 1 -y 5220 -defaultsOSRD
preplace port ws2812_44 -pg 1 -y 6180 -defaultsOSRD
preplace port ws2812_31 -pg 1 -y 3180 -defaultsOSRD
preplace port ws2812_19 -pg 1 -y 1380 -defaultsOSRD
preplace port ws2812_9 -pg 1 -y 7140 -defaultsOSRD
preplace port ws2812_57 -pg 1 -y 5340 -defaultsOSRD
preplace port ws2812_45 -pg 1 -y 6300 -defaultsOSRD
preplace port ws2812_32 -pg 1 -y 3300 -defaultsOSRD
preplace port ws2812_20 -pg 1 -y 1500 -defaultsOSRD
preplace port ws2812_58 -pg 1 -y 5460 -defaultsOSRD
preplace port ws2812_46 -pg 1 -y 6420 -defaultsOSRD
preplace port ws2812_33 -pg 1 -y 3420 -defaultsOSRD
preplace port ws2812_21 -pg 1 -y 1620 -defaultsOSRD
preplace port ws2812_59 -pg 1 -y 5580 -defaultsOSRD
preplace port ws2812_47 -pg 1 -y 6540 -defaultsOSRD
preplace port ws2812_34 -pg 1 -y 3540 -defaultsOSRD
preplace port ws2812_22 -pg 1 -y 1740 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 40 -defaultsOSRD
preplace port ws2812_60 -pg 1 -y 6680 -defaultsOSRD
preplace port ws2812_48 -pg 1 -y 6780 -defaultsOSRD
preplace port ws2812_35 -pg 1 -y 3660 -defaultsOSRD
preplace port ws2812_23 -pg 1 -y 1860 -defaultsOSRD
preplace port ws2812_10 -pg 1 -y 300 -defaultsOSRD
preplace port ws2812_0 -pg 1 -y 5700 -defaultsOSRD
preplace port ws2812_61 -pg 1 -y 80 -defaultsOSRD
preplace port ws2812_49 -pg 1 -y 6900 -defaultsOSRD
preplace port ws2812_36 -pg 1 -y 3780 -defaultsOSRD
preplace port ws2812_24 -pg 1 -y 1980 -defaultsOSRD
preplace port ws2812_11 -pg 1 -y 420 -defaultsOSRD
preplace port ws2812_1 -pg 1 -y 60 -defaultsOSRD
preplace port ws2812_37 -pg 1 -y 3900 -defaultsOSRD
preplace port ws2812_25 -pg 1 -y 2100 -defaultsOSRD
preplace port ws2812_12 -pg 1 -y 540 -defaultsOSRD
preplace port ws2812_2 -pg 1 -y 180 -defaultsOSRD
preplace port ws2812_50 -pg 1 -y 7260 -defaultsOSRD
preplace port ws2812_38 -pg 1 -y 4020 -defaultsOSRD
preplace port ws2812_26 -pg 1 -y 2220 -defaultsOSRD
preplace port ws2812_13 -pg 1 -y 660 -defaultsOSRD
preplace port ws2812_3 -pg 1 -y 2700 -defaultsOSRD
preplace inst ws2812_51 -pg 1 -lvl 4 -y 7020 -defaultsOSRD
preplace inst ws2812_39 -pg 1 -lvl 4 -y 4140 -defaultsOSRD
preplace inst ws2812_27 -pg 1 -lvl 4 -y 2340 -defaultsOSRD
preplace inst ws2812_14 -pg 1 -lvl 4 -y 780 -defaultsOSRD
preplace inst ws2812_4 -pg 1 -lvl 4 -y 2580 -defaultsOSRD
preplace inst ws2812_52 -pg 1 -lvl 4 -y 4740 -defaultsOSRD
preplace inst ws2812_40 -pg 1 -lvl 4 -y 4260 -defaultsOSRD
preplace inst ws2812_28 -pg 1 -lvl 4 -y 2460 -defaultsOSRD
preplace inst ws2812_15 -pg 1 -lvl 4 -y 900 -defaultsOSRD
preplace inst ws2812_5 -pg 1 -lvl 4 -y 2820 -defaultsOSRD
preplace inst ws2812_53 -pg 1 -lvl 4 -y 4860 -defaultsOSRD
preplace inst ws2812_41 -pg 1 -lvl 4 -y 4380 -defaultsOSRD
preplace inst ws2812_29 -pg 1 -lvl 4 -y 2940 -defaultsOSRD
preplace inst ws2812_16 -pg 1 -lvl 4 -y 1020 -defaultsOSRD
preplace inst ws2812_6 -pg 1 -lvl 4 -y 5820 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 2 -y 2270 -defaultsOSRD
preplace inst ws2812_54 -pg 1 -lvl 4 -y 4980 -defaultsOSRD
preplace inst ws2812_42 -pg 1 -lvl 4 -y 4500 -defaultsOSRD
preplace inst ws2812_17 -pg 1 -lvl 4 -y 1140 -defaultsOSRD
preplace inst ws2812_7 -pg 1 -lvl 4 -y 5940 -defaultsOSRD
preplace inst ws2812_55 -pg 1 -lvl 4 -y 5100 -defaultsOSRD
preplace inst ws2812_43 -pg 1 -lvl 4 -y 4620 -defaultsOSRD
preplace inst ws2812_30 -pg 1 -lvl 4 -y 3060 -defaultsOSRD
preplace inst ws2812_18 -pg 1 -lvl 4 -y 1260 -defaultsOSRD
preplace inst ws2812_8 -pg 1 -lvl 4 -y 6060 -defaultsOSRD
preplace inst ws2812_56 -pg 1 -lvl 4 -y 5220 -defaultsOSRD
preplace inst ws2812_44 -pg 1 -lvl 4 -y 6180 -defaultsOSRD
preplace inst ws2812_31 -pg 1 -lvl 4 -y 3180 -defaultsOSRD
preplace inst ws2812_19 -pg 1 -lvl 4 -y 1380 -defaultsOSRD
preplace inst ws2812_9 -pg 1 -lvl 4 -y 7140 -defaultsOSRD
preplace inst ws2812_57 -pg 1 -lvl 4 -y 5340 -defaultsOSRD
preplace inst ws2812_45 -pg 1 -lvl 4 -y 6300 -defaultsOSRD
preplace inst ws2812_32 -pg 1 -lvl 4 -y 3300 -defaultsOSRD
preplace inst ws2812_20 -pg 1 -lvl 4 -y 1500 -defaultsOSRD
preplace inst ws2812_58 -pg 1 -lvl 4 -y 5460 -defaultsOSRD
preplace inst ws2812_46 -pg 1 -lvl 4 -y 6420 -defaultsOSRD
preplace inst ws2812_33 -pg 1 -lvl 4 -y 3420 -defaultsOSRD
preplace inst ws2812_21 -pg 1 -lvl 4 -y 1620 -defaultsOSRD
preplace inst ws2812_59 -pg 1 -lvl 4 -y 5580 -defaultsOSRD
preplace inst ws2812_47 -pg 1 -lvl 4 -y 6540 -defaultsOSRD
preplace inst ws2812_34 -pg 1 -lvl 4 -y 3540 -defaultsOSRD
preplace inst ws2812_22 -pg 1 -lvl 4 -y 1740 -defaultsOSRD
preplace inst ws2812_60 -pg 1 -lvl 4 -y 6660 -defaultsOSRD
preplace inst ws2812_48 -pg 1 -lvl 4 -y 6780 -defaultsOSRD
preplace inst ws2812_35 -pg 1 -lvl 4 -y 3660 -defaultsOSRD
preplace inst ws2812_23 -pg 1 -lvl 4 -y 1860 -defaultsOSRD
preplace inst ws2812_10 -pg 1 -lvl 4 -y 300 -defaultsOSRD
preplace inst ws2812_0 -pg 1 -lvl 4 -y 5700 -defaultsOSRD
preplace inst ws2812_61 -pg 1 -lvl 5 -y 6610 -defaultsOSRD
preplace inst ws2812_49 -pg 1 -lvl 4 -y 6900 -defaultsOSRD
preplace inst ws2812_36 -pg 1 -lvl 4 -y 3780 -defaultsOSRD
preplace inst ws2812_24 -pg 1 -lvl 4 -y 1980 -defaultsOSRD
preplace inst ws2812_11 -pg 1 -lvl 4 -y 420 -defaultsOSRD
preplace inst ws2812_1 -pg 1 -lvl 4 -y 60 -defaultsOSRD
preplace inst ws2812_37 -pg 1 -lvl 4 -y 3900 -defaultsOSRD
preplace inst ws2812_25 -pg 1 -lvl 4 -y 2100 -defaultsOSRD
preplace inst ws2812_12 -pg 1 -lvl 4 -y 540 -defaultsOSRD
preplace inst ws2812_2 -pg 1 -lvl 4 -y 180 -defaultsOSRD
preplace inst ws2812_50 -pg 1 -lvl 4 -y 7260 -defaultsOSRD
preplace inst ws2812_38 -pg 1 -lvl 4 -y 4020 -defaultsOSRD
preplace inst ws2812_26 -pg 1 -lvl 4 -y 2220 -defaultsOSRD
preplace inst ws2812_13 -pg 1 -lvl 4 -y 660 -defaultsOSRD
preplace inst ws2812_3 -pg 1 -lvl 4 -y 2700 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 3 -y 3570 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 2270 -defaultsOSRD
preplace netloc processing_system7_0_axi_periph_M36_AXI 1 3 1 1210
preplace netloc ws2812_46_ws2812_data_out 1 4 2 NJ 6420 NJ
preplace netloc processing_system7_0_axi_periph_M59_AXI 1 3 1 1010
preplace netloc ws2812_13_ws2812_data_out 1 4 2 NJ 660 NJ
preplace netloc ws2812_6_ws2812_data_out 1 4 2 NJ 5820 NJ
preplace netloc processing_system7_0_axi_periph_M08_AXI 1 3 1 1270
preplace netloc ws2812_58_ws2812_data_out 1 4 2 NJ 5460 NJ
preplace netloc processing_system7_0_axi_periph_M51_AXI 1 3 1 990
preplace netloc processing_system7_0_axi_periph_M39_AXI 1 3 1 1330
preplace netloc processing_system7_0_axi_periph_M17_AXI 1 3 1 1060
preplace netloc ws2812_38_ws2812_data_out 1 4 2 NJ 4020 NJ
preplace netloc processing_system7_0_axi_periph_M48_AXI 1 3 1 1020
preplace netloc processing_system7_0_axi_periph_M28_AXI 1 3 1 1300
preplace netloc ws2812_12_ws2812_data_out 1 4 2 NJ 540 NJ
preplace netloc processing_system7_0_axi_periph_M55_AXI 1 3 1 1080
preplace netloc processing_system7_0_axi_periph_M33_AXI 1 3 1 1330
preplace netloc processing_system7_0_axi_periph_M30_AXI 1 3 1 1200
preplace netloc ws2812_52_ws2812_data_out 1 4 2 NJ 4740 NJ
preplace netloc ws2812_3_ws2812_data_out 1 4 2 NJ 2700 NJ
preplace netloc processing_system7_0_axi_periph_M56_AXI 1 3 1 1060
preplace netloc processing_system7_0_axi_periph_M45_AXI 1 3 1 1090
preplace netloc processing_system7_0_axi_periph_M26_AXI 1 3 1 1280
preplace netloc processing_system7_0_axi_periph_M24_AXI 1 3 1 1080
preplace netloc processing_system7_0_axi_periph_M37_AXI 1 3 1 1180
preplace netloc processing_system7_0_axi_periph_M18_AXI 1 3 1 1070
preplace netloc ws2812_60_ws2812_data_out 1 4 2 NJ 6680 NJ
preplace netloc ws2812_0_ws2812_data_out 1 4 2 NJ 5700 NJ
preplace netloc processing_system7_0_axi_periph_M44_AXI 1 3 1 1130
preplace netloc processing_system7_0_axi_periph_M16_AXI 1 3 1 1050
preplace netloc ws2812_43_ws2812_data_out 1 4 2 NJ 4620 NJ
preplace netloc processing_system7_0_axi_periph_M06_AXI 1 3 1 1140
preplace netloc ws2812_11_ws2812_data_out 1 4 2 NJ 420 NJ
preplace netloc processing_system7_0_axi_periph_M58_AXI 1 3 1 1030
preplace netloc processing_system7_0_axi_periph_M32_AXI 1 3 1 1320
preplace netloc processing_system7_0_axi_periph_M27_AXI 1 3 1 1290
preplace netloc ws2812_8_ws2812_data_out 1 4 2 NJ 6060 NJ
preplace netloc ws2812_27_ws2812_data_out 1 4 2 NJ 2340 NJ
preplace netloc processing_system7_0_axi_periph_M53_AXI 1 3 1 1180
preplace netloc processing_system7_0_axi_periph_M38_AXI 1 3 1 1340
preplace netloc ws2812_4_ws2812_data_out 1 4 2 NJ 2580 NJ
preplace netloc ws2812_35_ws2812_data_out 1 4 2 NJ 3660 NJ
preplace netloc ws2812_23_ws2812_data_out 1 4 2 NJ 1860 NJ
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 3 1 1190
preplace netloc ws2812_47_ws2812_data_out 1 4 2 NJ 6540 NJ
preplace netloc ws2812_57_ws2812_data_out 1 4 2 NJ 5340 NJ
preplace netloc ws2812_44_ws2812_data_out 1 4 2 NJ 6180 NJ
preplace netloc processing_system7_0_axi_periph_M60_AXI 1 3 1 970
preplace netloc processing_system7_0_axi_periph_M42_AXI 1 3 1 1150
preplace netloc processing_system7_0_axi_periph_M40_AXI 1 3 1 1320
preplace netloc processing_system7_0_axi_periph_M21_AXI 1 3 1 1210
preplace netloc processing_system7_0_axi_periph_M20_AXI 1 3 1 1180
preplace netloc ws2812_28_ws2812_data_out 1 4 2 NJ 2460 NJ
preplace netloc processing_system7_0_axi_periph_M35_AXI 1 3 1 N
preplace netloc ws2812_15_ws2812_data_out 1 4 2 NJ 900 NJ
preplace netloc ws2812_29_ws2812_data_out 1 4 2 NJ 2940 NJ
preplace netloc processing_system7_0_axi_periph_M52_AXI 1 3 1 1200
preplace netloc processing_system7_0_axi_periph_M10_AXI 1 3 1 990
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 3 1 1140
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 3 1 980
preplace netloc processing_system7_0_axi_periph_M46_AXI 1 3 1 1070
preplace netloc processing_system7_0_axi_periph_M07_AXI 1 3 1 1100
preplace netloc ws2812_24_ws2812_data_out 1 4 2 NJ 1980 NJ
preplace netloc ws2812_17_ws2812_data_out 1 4 2 NJ 1140 NJ
preplace netloc processing_system7_0_axi_periph_M09_AXI 1 3 1 1160
preplace netloc processing_system7_0_axi_periph_M50_AXI 1 3 1 980
preplace netloc processing_system7_0_axi_periph_M11_AXI 1 3 1 1000
preplace netloc ws2812_40_ws2812_data_out 1 4 2 NJ 4260 NJ
preplace netloc processing_system7_0_axi_periph_M13_AXI 1 3 1 1020
preplace netloc ws2812_9_ws2812_data_out 1 4 2 NJ 7140 NJ
preplace netloc processing_system7_0_axi_periph_M22_AXI 1 3 1 1250
preplace netloc processing_system7_0_axi_periph_M19_AXI 1 3 1 1150
preplace netloc ws2812_42_ws2812_data_out 1 4 2 NJ 4500 NJ
preplace netloc ws2812_30_ws2812_data_out 1 4 2 NJ 3060 NJ
preplace netloc processing_system7_0_axi_periph_M43_AXI 1 3 1 1120
preplace netloc processing_system7_0_axi_periph_M12_AXI 1 3 1 1010
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 3 1 970
preplace netloc ws2812_53_ws2812_data_out 1 4 2 NJ 4860 NJ
preplace netloc ws2812_59_ws2812_data_out 1 4 2 NJ 5580 NJ
preplace netloc ws2812_2_ws2812_data_out 1 4 2 NJ 180 NJ
preplace netloc processing_system7_0_axi_periph_M47_AXI 1 3 1 1050
preplace netloc processing_system7_0_axi_periph_M41_AXI 1 3 1 1190
preplace netloc processing_system7_0_axi_periph_M25_AXI 1 3 1 1090
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 2180 380 2180 710 2180 1230
preplace netloc ws2812_21_ws2812_data_out 1 4 2 NJ 1620 NJ
preplace netloc ws2812_19_ws2812_data_out 1 4 2 NJ 1380 NJ
preplace netloc ws2812_32_ws2812_data_out 1 4 2 NJ 3300 NJ
preplace netloc ws2812_5_ws2812_data_out 1 4 2 NJ 2820 NJ
preplace netloc processing_system7_0_axi_periph_M31_AXI 1 3 1 1220
preplace netloc ws2812_56_ws2812_data_out 1 4 2 NJ 5220 NJ
preplace netloc ws2812_48_ws2812_data_out 1 4 2 NJ 6780 NJ
preplace netloc ws2812_54_ws2812_data_out 1 4 2 NJ 4980 NJ
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 3 1 1170
preplace netloc ws2812_50_ws2812_data_out 1 4 2 NJ 7260 NJ
preplace netloc processing_system7_0_axi_periph_M49_AXI 1 3 1 1000
preplace netloc ws2812_51_ws2812_data_out 1 4 2 NJ 7020 NJ
preplace netloc ws2812_25_ws2812_data_out 1 4 2 NJ 2100 NJ
preplace netloc ws2812_37_ws2812_data_out 1 4 2 NJ 3900 NJ
preplace netloc ws2812_39_ws2812_data_out 1 4 2 NJ 4140 NJ
preplace netloc processing_system7_0_axi_periph_M54_AXI 1 3 1 1110
preplace netloc ws2812_41_ws2812_data_out 1 4 2 NJ 4380 NJ
preplace netloc ws2812_26_ws2812_data_out 1 4 2 NJ 2220 NJ
preplace netloc processing_system7_0_axi_periph_M14_AXI 1 3 1 1030
preplace netloc ws2812_33_ws2812_data_out 1 4 2 NJ 3420 NJ
preplace netloc ws2812_34_ws2812_data_out 1 4 2 NJ 3540 NJ
preplace netloc processing_system7_0_axi_periph_M34_AXI 1 3 1 1340
preplace netloc ws2812_20_ws2812_data_out 1 4 2 NJ 1500 NJ
preplace netloc ws2812_18_ws2812_data_out 1 4 2 NJ 1260 NJ
preplace netloc ws2812_16_ws2812_data_out 1 4 2 NJ 1020 NJ
preplace netloc ws2812_14_ws2812_data_out 1 4 2 NJ 780 NJ
preplace netloc ws2812_10_ws2812_data_out 1 4 2 NJ 300 NJ
preplace netloc ws2812_22_ws2812_data_out 1 4 2 NJ 1740 NJ
preplace netloc ws2812_49_ws2812_data_out 1 4 2 NJ 6900 NJ
preplace netloc ws2812_45_ws2812_data_out 1 4 2 NJ 6300 NJ
preplace netloc ws2812_7_ws2812_data_out 1 4 2 NJ 5940 NJ
preplace netloc ARESETN_1 1 2 1 N
preplace netloc ws2812_31_ws2812_data_out 1 4 2 NJ 3180 NJ
preplace netloc ws2812_36_ws2812_data_out 1 4 2 NJ 3780 NJ
preplace netloc processing_system7_0_axi_periph_M57_AXI 1 3 1 1040
preplace netloc processing_system7_0_axi_periph_M29_AXI 1 3 1 1310
preplace netloc processing_system7_0_axi_periph_M23_AXI 1 3 1 1260
preplace netloc processing_system7_0_axi_periph_M15_AXI 1 3 1 1040
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 3 1 1100
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 2 2 700 2190 1240
preplace netloc ws2812_1_ws2812_data_out 1 4 2 NJ 60 NJ
preplace netloc ws2812_55_ws2812_data_out 1 4 2 NJ 5100 NJ
levelinfo -pg 1 0 200 540 840 1460 1700 1840 -top 0 -bot 7330
",
}

  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
}
# End of create_root_design()


##################################################################
# MAIN FLOW
##################################################################

create_root_design ""


