module counter
#(
	parameter Nbits = 8
)
(
	input clk, en, clr_n,
	output reg [Nbits-1:0] Q,
  output TC
);

  always @ (posedge clk or negedge clr_n) begin
    if (~clr_n) begin
      Q <= {Nbits{1'b0}};
    end else if (en) begin
      Q <= Q + {{Nbits-1{1'b0}},1'b1};
    end
  end

  assign TC = (Q == {Nbits{1'b1}}) ? 1'b1 : 1'b0;

endmodule
