/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:

    DMux8Way(in=load, sel=address[9..11], a=l1, b=l2, c=l3, d=l4, e=l5, f=l6, g=l7, h=l8);

    RAM512(in=in, load=l1, address=address[0..8], out=chip1);
    RAM512(in=in, load=l2, address=address[0..8], out=chip2);
    RAM512(in=in, load=l3, address=address[0..8], out=chip3);
    RAM512(in=in, load=l4, address=address[0..8], out=chip4);
    RAM512(in=in, load=l5, address=address[0..8], out=chip5);
    RAM512(in=in, load=l6, address=address[0..8], out=chip6);
    RAM512(in=in, load=l7, address=address[0..8], out=chip7);
    RAM512(in=in, load=l8, address=address[0..8], out=chip8);

    Mux8Way16(a=chip1, b=chip2, c=chip3, d=chip4,
    e=chip5, f=chip6, g=chip7, h=chip8, sel=address[9..11], out=out);
}