

================================================================
== Vivado HLS Report for 'DCT_Loop_2_proc'
================================================================
* Date:           Fri Oct 30 14:23:13 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.42|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  145|  145|  145|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|      36|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      36|     45|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |colidx_1_fu_128_p2   |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_148_p2    |     +    |      0|  0|   8|           8|           8|
    |rowidx_1_fu_78_p2    |     +    |      0|  0|   4|           4|           1|
    |tmp_5_fu_134_p2      |     +    |      0|  0|   7|           7|           7|
    |exitcond3_fu_122_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond4_fu_72_p2   |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_82        |    or    |      0|  0|   1|           1|           1|
    |idx_fu_96_p2         |    or    |      0|  0|   8|           6|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  36|          38|          30|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   1|          5|    1|          5|
    |colidx_reg_60  |   4|          2|    4|          8|
    |rowidx_reg_49  |   4|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          |   9|          9|    9|         21|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  4|   0|    4|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |colidx_1_reg_178     |  4|   0|    4|          0|
    |colidx_reg_60        |  4|   0|    4|          0|
    |idx_cast_reg_165     |  3|   0|    7|          4|
    |p_addr1_reg_188      |  8|   0|    8|          0|
    |p_addr_cast_reg_170  |  4|   0|    8|          4|
    |rowidx_1_reg_160     |  4|   0|    4|          0|
    |rowidx_reg_49        |  4|   0|    4|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 36|   0|   44|          8|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_start        |  in |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_done         | out |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_idle         | out |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|ap_ready        | out |    1| ap_ctrl_hs | DCT_Loop_2_proc | return value |
|Xbuff_address0  | out |    7|  ap_memory |      Xbuff      |     array    |
|Xbuff_ce0       | out |    1|  ap_memory |      Xbuff      |     array    |
|Xbuff_q0        |  in |   32|  ap_memory |      Xbuff      |     array    |
|Xmat_address0   | out |    6|  ap_memory |       Xmat      |     array    |
|Xmat_ce0        | out |    1|  ap_memory |       Xmat      |     array    |
|Xmat_we0        | out |    1|  ap_memory |       Xmat      |     array    |
|Xmat_d0         | out |   32|  ap_memory |       Xmat      |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

