// Seed: 509835612
module module_0;
  assign module_2.id_3 = 0;
  tri0 id_1;
  assign module_1.id_5 = 0;
  assign id_1 = id_1 <= ((id_1));
endmodule
module module_1 (
    input  logic   id_0,
    output supply0 id_1
);
  logic id_3;
  assign id_3 = id_0;
  tri id_4, id_5;
  module_0 modCall_1 ();
  id_6(
      .id_0(!id_0)
  );
  always @(1) begin : LABEL_0
    if (id_5) id_3 <= 1;
    else assume (id_4 <= id_4);
  end
endmodule
module module_2;
  int id_1 (
      .id_0(1 * 1 * (1 != 1) + id_2),
      .id_1(id_2),
      .id_2(1 !== 1 > 1)
  );
  supply0 id_3 = 1'd0 == 1;
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
