{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558596038623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558596038623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 19:20:38 2019 " "Processing started: Thu May 23 19:20:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558596038623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558596038623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558596038623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1558596039178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcdwiki.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bcdwiki.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdwiki-Behavioral " "Found design unit 1: bcdwiki-Behavioral" {  } { { "output_files/bcdwiki.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/bcdwiki.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039616 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdwiki " "Found entity 1: bcdwiki" {  } { { "output_files/bcdwiki.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/bcdwiki.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ball1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ball1 " "Found entity 1: Ball1" {  } { { "Ball1.bdf" "" { Schematic "D:/cs302/cs305_flappybird/Ball1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file colour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Colour " "Found entity 1: Colour" {  } { { "Colour.bdf" "" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniproject resources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/char_rom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/char_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject resources/ball.vhd 3 1 " "Found 3 design units, including 1 entities, in source file miniproject resources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core " "Found design unit 1: de0core" {  } { { "Miniproject resources/ball.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/ball.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball-behavior " "Found design unit 2: ball-behavior" {  } { { "Miniproject resources/ball.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/ball.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "Miniproject resources/ball.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/ball.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-SYN " "Found design unit 1: clock_divider-SYN" {  } { { "Clock_Divider.vhd" "" { Text "D:/cs302/cs305_flappybird/Clock_Divider.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "D:/cs302/cs305_flappybird/Clock_Divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.bdf" "" { Schematic "D:/cs302/cs305_flappybird/FlappyBird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/text.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/text.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Text-behavior " "Found design unit 1: Text-behavior" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""} { "Info" "ISGN_ENTITY_NAME" "1 Text " "Found entity 1: Text" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ourball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ourball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ourball-behavior " "Found design unit 1: ourball-behavior" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""} { "Info" "ISGN_ENTITY_NAME" "1 ourball " "Found entity 1: ourball" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/render_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/render_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 render_mux-render " "Found design unit 1: render_mux-render" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""} { "Info" "ISGN_ENTITY_NAME" "1 render_mux " "Found entity 1: render_mux" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-rtl " "Found design unit 1: binary_to_bcd-rtl" {  } { { "output_files/binary_to_bcd.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/binary_to_bcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "output_files/binary_to_bcd.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/binary_to_bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcd_7segdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bcd_7segdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7SegDisplay-behavior " "Found design unit 1: BCD_7SegDisplay-behavior" {  } { { "output_files/BCD_7SegDisplay.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/BCD_7SegDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SegDisplay " "Found entity 1: BCD_7SegDisplay" {  } { { "output_files/BCD_7SegDisplay.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/BCD_7SegDisplay.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "output_files/test.bdf" "" { Schematic "D:/cs302/cs305_flappybird/output_files/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-behavior " "Found design unit 1: pipe-behavior" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lfsr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lfsr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavior " "Found design unit 1: LFSR-behavior" {  } { { "output_files/LFSR.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/LFSR.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "output_files/LFSR.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/LFSR.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/collision_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/collision_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_mux-render " "Found design unit 1: collision_mux-render" {  } { { "output_files/collision_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/collision_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision_mux " "Found entity 1: collision_mux" {  } { { "output_files/collision_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/collision_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/game_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file output_files/game_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game_Controller-rtl " "Found design unit 1: Game_Controller-rtl" {  } { { "output_files/Game_Controller.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Game_Controller.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game_Controller " "Found entity 1: Game_Controller" {  } { { "output_files/Game_Controller.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Game_Controller.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ypos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ypos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ypos " "Found entity 1: Ypos" {  } { { "output_files/Ypos.bdf" "" { Schematic "D:/cs302/cs305_flappybird/output_files/Ypos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_counter-score " "Found design unit 1: score_counter-score" {  } { { "output_files/score_counter.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/score_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039676 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "output_files/score_counter.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/score_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Colour " "Elaborating entity \"Colour\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558596039766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "Colour.bdf" "inst2" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 344 672 896 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst\"" {  } { { "Colour.bdf" "inst" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 224 320 456 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_Divider:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_Divider:inst\|altpll:altpll_component\"" {  } { { "Clock_Divider.vhd" "altpll_component" { Text "D:/cs302/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Divider:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_Divider:inst\|altpll:altpll_component\"" {  } { { "Clock_Divider.vhd" "" { Text "D:/cs302/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Divider:inst\|altpll:altpll_component " "Instantiated megafunction \"Clock_Divider:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_Divider " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_Divider\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039826 ""}  } { { "Clock_Divider.vhd" "" { Text "D:/cs302/cs305_flappybird/Clock_Divider.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558596039826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_divider_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider_altpll " "Found entity 1: Clock_Divider_altpll" {  } { { "db/clock_divider_altpll.v" "" { Text "D:/cs302/cs305_flappybird/db/clock_divider_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596039886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596039886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider_altpll Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated " "Elaborating entity \"Clock_Divider_altpll\" for hierarchy \"Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render_mux render_mux:inst923 " "Elaborating entity \"render_mux\" for hierarchy \"render_mux:inst923\"" {  } { { "Colour.bdf" "inst923" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 648 120 312 920 "inst923" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039896 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r render_mux.vhd(20) " "VHDL Process Statement warning at render_mux.vhd(20): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g render_mux.vhd(20) " "VHDL Process Statement warning at render_mux.vhd(20): inferring latch(es) for signal or variable \"g\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b render_mux.vhd(20) " "VHDL Process Statement warning at render_mux.vhd(20): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "colliding render_mux.vhd(20) " "VHDL Process Statement warning at render_mux.vhd(20): inferring latch(es) for signal or variable \"colliding\", which holds its previous value in one or more paths through the process" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colliding render_mux.vhd(20) " "Inferred latch for \"colliding\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] render_mux.vhd(20) " "Inferred latch for \"b\[0\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] render_mux.vhd(20) " "Inferred latch for \"b\[1\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] render_mux.vhd(20) " "Inferred latch for \"b\[2\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] render_mux.vhd(20) " "Inferred latch for \"b\[3\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[0\] render_mux.vhd(20) " "Inferred latch for \"g\[0\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[1\] render_mux.vhd(20) " "Inferred latch for \"g\[1\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[2\] render_mux.vhd(20) " "Inferred latch for \"g\[2\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[3\] render_mux.vhd(20) " "Inferred latch for \"g\[3\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] render_mux.vhd(20) " "Inferred latch for \"r\[0\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] render_mux.vhd(20) " "Inferred latch for \"r\[1\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] render_mux.vhd(20) " "Inferred latch for \"r\[2\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] render_mux.vhd(20) " "Inferred latch for \"r\[3\]\" at render_mux.vhd(20)" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Colour|render_mux:inst923"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ourball ourball:inst8 " "Elaborating entity \"ourball\" for hierarchy \"ourball:inst8\"" {  } { { "Colour.bdf" "inst8" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 368 80 312 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039896 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync Ourball.vhd(18) " "VHDL Signal Declaration warning at Ourball.vhd(18): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync Ourball.vhd(18) " "VHDL Signal Declaration warning at Ourball.vhd(18): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Ball_X_pos Ourball.vhd(29) " "VHDL Signal Declaration warning at Ourball.vhd(29): used explicit default value for signal \"Ball_X_pos\" because signal was never assigned a value" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_on Ourball.vhd(42) " "VHDL Process Statement warning at Ourball.vhd(42): signal \"Ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Red Ourball.vhd(40) " "VHDL Process Statement warning at Ourball.vhd(40): inferring latch(es) for signal or variable \"Red\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[0\] Ourball.vhd(40) " "Inferred latch for \"Red\[0\]\" at Ourball.vhd(40)" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[1\] Ourball.vhd(40) " "Inferred latch for \"Red\[1\]\" at Ourball.vhd(40)" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[2\] Ourball.vhd(40) " "Inferred latch for \"Red\[2\]\" at Ourball.vhd(40)" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[3\] Ourball.vhd(40) " "Inferred latch for \"Red\[3\]\" at Ourball.vhd(40)" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039896 "|Ourball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst4 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst4\"" {  } { { "Colour.bdf" "inst4" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 552 464 728 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.VHD(25) " "Verilog HDL or VHDL warning at mouse.VHD(25): object \"CHARIN\" assigned a value but never read" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(151) " "VHDL Process Statement warning at mouse.VHD(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(155) " "VHDL Process Statement warning at mouse.VHD(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(156) " "VHDL Process Statement warning at mouse.VHD(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|MOUSE:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(157) " "VHDL Process Statement warning at mouse.VHD(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|MOUSE:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Text Text:inst11 " "Elaborating entity \"Text\" for hierarchy \"Text:inst11\"" {  } { { "Colour.bdf" "inst11" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 928 8 256 1072 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039906 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"r_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"g_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_ball Text.vhdl(12) " "VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal \"b_ball\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_rows Text.vhdl(29) " "VHDL Process Statement warning at Text.vhdl(29): signal \"pixel_rows\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(29) " "VHDL Process Statement warning at Text.vhdl(29): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(30) " "VHDL Process Statement warning at Text.vhdl(30): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(32) " "VHDL Process Statement warning at Text.vhdl(32): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(34) " "VHDL Process Statement warning at Text.vhdl(34): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(36) " "VHDL Process Statement warning at Text.vhdl(36): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(41) " "VHDL Process Statement warning at Text.vhdl(41): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(42) " "VHDL Process Statement warning at Text.vhdl(42): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(45) " "VHDL Process Statement warning at Text.vhdl(45): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(48) " "VHDL Process Statement warning at Text.vhdl(48): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(51) " "VHDL Process Statement warning at Text.vhdl(51): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(54) " "VHDL Process Statement warning at Text.vhdl(54): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(57) " "VHDL Process Statement warning at Text.vhdl(57): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(60) " "VHDL Process Statement warning at Text.vhdl(60): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(63) " "VHDL Process Statement warning at Text.vhdl(63): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(66) " "VHDL Process Statement warning at Text.vhdl(66): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens Text.vhdl(69) " "VHDL Process Statement warning at Text.vhdl(69): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_cols Text.vhdl(74) " "VHDL Process Statement warning at Text.vhdl(74): signal \"pixel_cols\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(75) " "VHDL Process Statement warning at Text.vhdl(75): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(78) " "VHDL Process Statement warning at Text.vhdl(78): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(81) " "VHDL Process Statement warning at Text.vhdl(81): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(84) " "VHDL Process Statement warning at Text.vhdl(84): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(87) " "VHDL Process Statement warning at Text.vhdl(87): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(90) " "VHDL Process Statement warning at Text.vhdl(90): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(93) " "VHDL Process Statement warning at Text.vhdl(93): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(96) " "VHDL Process Statement warning at Text.vhdl(96): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(99) " "VHDL Process Statement warning at Text.vhdl(99): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones Text.vhdl(102) " "VHDL Process Statement warning at Text.vhdl(102): signal \"score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_add Text.vhdl(27) " "VHDL Process Statement warning at Text.vhdl(27): inferring latch(es) for signal or variable \"character_add\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558596039906 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[0\] Text.vhdl(27) " "Inferred latch for \"character_add\[0\]\" at Text.vhdl(27)" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039916 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[1\] Text.vhdl(27) " "Inferred latch for \"character_add\[1\]\" at Text.vhdl(27)" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039916 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[2\] Text.vhdl(27) " "Inferred latch for \"character_add\[2\]\" at Text.vhdl(27)" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039916 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[3\] Text.vhdl(27) " "Inferred latch for \"character_add\[3\]\" at Text.vhdl(27)" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039916 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[4\] Text.vhdl(27) " "Inferred latch for \"character_add\[4\]\" at Text.vhdl(27)" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039916 "|Colour|Text:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_add\[5\] Text.vhdl(27) " "Inferred latch for \"character_add\[5\]\" at Text.vhdl(27)" {  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039916 "|Colour|Text:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:inst6 " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:inst6\"" {  } { { "Colour.bdf" "inst6" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1360 -384 -168 1472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:inst1 " "Elaborating entity \"pipe\" for hierarchy \"pipe:inst1\"" {  } { { "Colour.bdf" "inst1" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1304 816 1056 1512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Horiz_sync pipe.vhdl(16) " "VHDL Signal Declaration warning at pipe.vhdl(16): used implicit default value for signal \"Horiz_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Vert_sync pipe.vhdl(16) " "VHDL Signal Declaration warning at pipe.vhdl(16): used implicit default value for signal \"Vert_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Pipe_Y_pos pipe.vhdl(28) " "VHDL Signal Declaration warning at pipe.vhdl(28): used explicit default value for signal \"Pipe_Y_pos\" because signal was never assigned a value" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_boundary pipe.vhdl(58) " "VHDL Process Statement warning at pipe.vhdl(58): signal \"top_boundary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_boundary pipe.vhdl(58) " "VHDL Process Statement warning at pipe.vhdl(58): signal \"bottom_boundary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_on pipe.vhdl(68) " "VHDL Process Statement warning at pipe.vhdl(68): signal \"Pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Green pipe.vhdl(51) " "VHDL Process Statement warning at pipe.vhdl(51): inferring latch(es) for signal or variable \"Green\", which holds its previous value in one or more paths through the process" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[0\] pipe.vhdl(51) " "Inferred latch for \"Green\[0\]\" at pipe.vhdl(51)" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[1\] pipe.vhdl(51) " "Inferred latch for \"Green\[1\]\" at pipe.vhdl(51)" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[2\] pipe.vhdl(51) " "Inferred latch for \"Green\[2\]\" at pipe.vhdl(51)" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[3\] pipe.vhdl(51) " "Inferred latch for \"Green\[3\]\" at pipe.vhdl(51)" {  } { { "pipe.vhdl" "" { Text "D:/cs302/cs305_flappybird/pipe.vhdl" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596039926 "|Colour|pipe:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst600 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst600\"" {  } { { "Colour.bdf" "inst600" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1288 1432 1696 1400 "inst600" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "new_bottom_pipe LFSR.vhdl(12) " "VHDL Signal Declaration warning at LFSR.vhdl(12): used implicit default value for signal \"new_bottom_pipe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/LFSR.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/LFSR.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558596039926 "|LFSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst12 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst12\"" {  } { { "Colour.bdf" "inst12" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 824 488 776 936 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "Miniproject resources/char_rom.vhd" "altsyncram_component" { Text "D:/cs302/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "Miniproject resources/char_rom.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596039986 ""}  } { { "Miniproject resources/char_rom.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/char_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1558596039986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/cs302/cs305_flappybird/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558596040036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558596040036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596040046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Controller Game_Controller:inst5 " "Elaborating entity \"Game_Controller\" for hierarchy \"Game_Controller:inst5\"" {  } { { "Colour.bdf" "inst5" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 576 -248 -32 688 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596040056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_mux collision_mux:inst6969 " "Elaborating entity \"collision_mux\" for hierarchy \"collision_mux:inst6969\"" {  } { { "Colour.bdf" "inst6969" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 800 1160 1336 912 "inst6969" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596040056 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_c collision_mux.vhd(19) " "VHDL Process Statement warning at collision_mux.vhd(19): inferring latch(es) for signal or variable \"tmp_c\", which holds its previous value in one or more paths through the process" {  } { { "output_files/collision_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/collision_mux.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558596040056 "|Colour|collision_mux:inst6969"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_c collision_mux.vhd(19) " "Inferred latch for \"tmp_c\" at collision_mux.vhd(19)" {  } { { "output_files/collision_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/collision_mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558596040056 "|Colour|collision_mux:inst6969"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7SegDisplay BCD_7SegDisplay:inst7 " "Elaborating entity \"BCD_7SegDisplay\" for hierarchy \"BCD_7SegDisplay:inst7\"" {  } { { "Colour.bdf" "inst7" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1168 24 224 1248 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596040056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdwiki bcdwiki:inst3 " "Elaborating entity \"bcdwiki\" for hierarchy \"bcdwiki:inst3\"" {  } { { "Colour.bdf" "inst3" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1328 -56 144 1440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596040056 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|b\[2\] render_mux:inst923\|b\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|b\[2\]\" merged with LATCH primitive \"render_mux:inst923\|b\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596041016 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|b\[1\] render_mux:inst923\|b\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|b\[1\]\" merged with LATCH primitive \"render_mux:inst923\|b\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596041016 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|b\[0\] render_mux:inst923\|b\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|b\[0\]\" merged with LATCH primitive \"render_mux:inst923\|b\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596041016 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|g\[2\] render_mux:inst923\|g\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|g\[2\]\" merged with LATCH primitive \"render_mux:inst923\|g\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596041016 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|g\[1\] render_mux:inst923\|g\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|g\[1\]\" merged with LATCH primitive \"render_mux:inst923\|g\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596041016 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|r\[2\] render_mux:inst923\|r\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|r\[2\]\" merged with LATCH primitive \"render_mux:inst923\|r\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596041016 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|r\[1\] render_mux:inst923\|r\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|r\[1\]\" merged with LATCH primitive \"render_mux:inst923\|r\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596041016 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "render_mux:inst923\|r\[0\] render_mux:inst923\|r\[3\] " "Duplicate LATCH primitive \"render_mux:inst923\|r\[0\]\" merged with LATCH primitive \"render_mux:inst923\|r\[3\]\"" {  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558596041016 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1558596041016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "render_mux:inst923\|colliding " "Latch render_mux:inst923\|colliding has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ourball:inst8\|ball_signal " "Ports D and ENA on the latch are fed by the same signal ourball:inst8\|ball_signal" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558596041016 ""}  } { { "output_files/render_mux.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/render_mux.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558596041016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[0\] " "Latch Text:inst11\|character_add\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[7\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558596041016 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558596041016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[1\] " "Latch Text:inst11\|character_add\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[7\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558596041016 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558596041016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[2\] " "Latch Text:inst11\|character_add\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[7\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558596041016 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558596041016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[3\] " "Latch Text:inst11\|character_add\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[7\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558596041016 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558596041016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[4\] " "Latch Text:inst11\|character_add\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[6\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558596041016 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558596041016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Text:inst11\|character_add\[5\] " "Latch Text:inst11\|character_add\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[6\]" {  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 102 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558596041016 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558596041016 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 37 -1 0 } } { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558596041026 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558596041026 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2_dec VCC " "Pin \"seg2_dec\" is stuck at VCC" {  } { { "Colour.bdf" "" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 976 1416 1592 992 "seg2_dec" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558596041146 "|Colour|seg2_dec"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[5\] VCC " "Pin \"seg0\[5\]\" is stuck at VCC" {  } { { "Colour.bdf" "" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1192 288 464 1208 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558596041146 "|Colour|seg0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[1\] GND " "Pin \"seg0\[1\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1192 288 464 1208 "seg0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558596041146 "|Colour|seg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "Colour.bdf" "" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1384 416 592 1400 "seg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558596041146 "|Colour|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1384 416 592 1400 "seg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558596041146 "|Colour|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "Colour.bdf" "" { Schematic "D:/cs302/cs305_flappybird/Colour.bdf" { { 1384 416 592 1400 "seg2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558596041146 "|Colour|seg2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558596041146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1558596041266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558596041736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558596041736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "534 " "Implemented 534 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558596041806 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558596041806 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1558596041806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "483 " "Implemented 483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558596041806 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1558596041806 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1558596041806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558596041806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558596041836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 19:20:41 2019 " "Processing ended: Thu May 23 19:20:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558596041836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558596041836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558596041836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558596041836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558596043227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558596043227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 19:20:42 2019 " "Processing started: Thu May 23 19:20:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558596043227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558596043227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558596043227 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1558596043427 ""}
{ "Info" "0" "" "Project  = FlappyBird" {  } {  } 0 0 "Project  = FlappyBird" 0 0 "Fitter" 0 0 1558596043427 ""}
{ "Info" "0" "" "Revision = FlappyBird" {  } {  } 0 0 "Revision = FlappyBird" 0 0 "Fitter" 0 0 1558596043427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558596043477 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FlappyBird EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FlappyBird\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558596043567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558596043617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558596043617 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_divider_altpll.v" "" { Text "D:/cs302/cs305_flappybird/db/clock_divider_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1558596043667 ""}  } { { "db/clock_divider_altpll.v" "" { Text "D:/cs302/cs305_flappybird/db/clock_divider_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1558596043667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558596043707 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558596044047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558596044047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558596044047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558596044047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 1179 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558596044047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 1181 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558596044047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 1183 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558596044047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 1185 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558596044047 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558596044047 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558596044047 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558596044047 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1558596045057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBird.sdc " "Synopsys Design Constraints File file not found: 'FlappyBird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558596045057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558596045067 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558596045067 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~10  from: cin  to: combout " "Cell: inst8\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596045067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~4  from: cin  to: combout " "Cell: inst8\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596045067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~6  from: cin  to: combout " "Cell: inst8\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596045067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~8  from: cin  to: combout " "Cell: inst8\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596045067 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1558596045067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558596045067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558596045067 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558596045067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node Clock_Divider:inst\|altpll:altpll_component\|Clock_Divider_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""}  } { { "db/clock_divider_altpll.v" "" { Text "D:/cs302/cs305_flappybird/db/clock_divider_altpll.v" 77 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst|altpll:altpll_component|Clock_Divider_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558596045087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst4\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst4\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~1" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 695 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~2" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst4\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst4\|MOUSE_CLK_FILTER~3" {  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558596045087 ""}  } { { "Miniproject resources/mouse.VHD" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/mouse.VHD" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst4|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558596045087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst2\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst2\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[10\] " "Destination node ourball:inst8\|Ball_Y_pos\[10\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[9\] " "Destination node ourball:inst8\|Ball_Y_pos\[9\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[8\] " "Destination node ourball:inst8\|Ball_Y_pos\[8\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[7\] " "Destination node ourball:inst8\|Ball_Y_pos\[7\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[6\] " "Destination node ourball:inst8\|Ball_Y_pos\[6\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[5\] " "Destination node ourball:inst8\|Ball_Y_pos\[5\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[4\] " "Destination node ourball:inst8\|Ball_Y_pos\[4\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[3\] " "Destination node ourball:inst8\|Ball_Y_pos\[3\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[2\] " "Destination node ourball:inst8\|Ball_Y_pos\[2\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ourball:inst8\|Ball_Y_pos\[1\] " "Destination node ourball:inst8\|Ball_Y_pos\[1\]" {  } { { "output_files/Ourball.vhd" "" { Text "D:/cs302/cs305_flappybird/output_files/Ourball.vhd" 64 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ourball:inst8|Ball_Y_pos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1558596045087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558596045087 ""}  } { { "Miniproject resources/vga_sync.vhd" "" { Text "D:/cs302/cs305_flappybird/Miniproject resources/vga_sync.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst2|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558596045087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Text:inst11\|character_add\[5\]~18  " "Automatically promoted node Text:inst11\|character_add\[5\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558596045087 ""}  } { { "output_files/Text.vhdl" "" { Text "D:/cs302/cs305_flappybird/output_files/Text.vhdl" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Text:inst11|character_add[5]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558596045087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558596045277 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558596045287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558596045287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558596045287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558596045287 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558596045287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558596045287 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558596045287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558596045317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558596045317 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558596045317 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bt1 " "Node \"bt1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bt1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558596045347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bt2 " "Node \"bt2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bt2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558596045347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1_dec " "Node \"seg1_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558596045347 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558596045347 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558596045347 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558596045347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558596045867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558596046007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558596046017 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558596046757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558596046757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558596046997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "D:/cs302/cs305_flappybird/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558596048077 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558596048077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558596050747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558596050747 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558596050747 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558596050767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558596050787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558596051047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558596051077 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558596051197 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558596051577 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558596052347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cs302/cs305_flappybird/output_files/FlappyBird.fit.smsg " "Generated suppressed messages file D:/cs302/cs305_flappybird/output_files/FlappyBird.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558596052447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1300 " "Peak virtual memory: 1300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558596052827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 19:20:52 2019 " "Processing ended: Thu May 23 19:20:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558596052827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558596052827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558596052827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558596052827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558596053948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558596053948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 19:20:53 2019 " "Processing started: Thu May 23 19:20:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558596053948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558596053948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558596053948 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558596054748 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558596054768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558596055168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 19:20:55 2019 " "Processing ended: Thu May 23 19:20:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558596055168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558596055168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558596055168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558596055168 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558596055778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558596056568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558596056568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 19:20:55 2019 " "Processing started: Thu May 23 19:20:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558596056568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558596056568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FlappyBird -c FlappyBird " "Command: quartus_sta FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558596056568 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558596056778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1558596057028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558596057088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558596057088 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1558596057238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBird.sdc " "Synopsys Design Constraints File file not found: 'FlappyBird.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558596057268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558596057268 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057268 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558596057268 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst2\|vert_sync_out VGA_SYNC:inst2\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057278 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst4\|MOUSE_CLK_FILTER MOUSE:inst4\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst4\|MOUSE_CLK_FILTER MOUSE:inst4\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057278 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst2\|pixel_column\[4\] VGA_SYNC:inst2\|pixel_column\[4\] " "create_clock -period 1.000 -name VGA_SYNC:inst2\|pixel_column\[4\] VGA_SYNC:inst2\|pixel_column\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057278 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057278 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~10  from: cin  to: combout " "Cell: inst8\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~4  from: cin  to: combout " "Cell: inst8\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~6  from: cin  to: combout " "Cell: inst8\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~8  from: cin  to: combout " "Cell: inst8\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057368 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1558596057368 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1558596057368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057378 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558596057378 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1558596057388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558596057418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558596057418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.573 " "Worst-case setup slack is -6.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.573      -278.819 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.573      -278.819 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.251       -99.365 VGA_SYNC:inst2\|vert_sync_out  " "   -4.251       -99.365 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.540       -18.270 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -3.540       -18.270 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357       -36.221 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.357       -36.221 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596057418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.702 " "Worst-case hold slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702        -2.570 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -1.702        -2.570 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.184 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.184        -0.184 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097        -0.097 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.097        -0.097 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075        -0.220 VGA_SYNC:inst2\|vert_sync_out  " "   -0.075        -0.220 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.070 " "Worst-case recovery slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.070         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.070 " "Worst-case removal slack is -0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070        -0.592 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.070        -0.592 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 VGA_SYNC:inst2\|vert_sync_out  " "   -1.000       -41.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232        -2.051 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -0.232        -2.051 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk  " "    9.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.736         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596057428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558596057568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1558596057588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1558596057938 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~10  from: cin  to: combout " "Cell: inst8\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~4  from: cin  to: combout " "Cell: inst8\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~6  from: cin  to: combout " "Cell: inst8\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~8  from: cin  to: combout " "Cell: inst8\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057988 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1558596057988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558596057988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558596057998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558596057998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.668 " "Worst-case setup slack is -5.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.668      -240.239 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.668      -240.239 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.692       -85.381 VGA_SYNC:inst2\|vert_sync_out  " "   -3.692       -85.381 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.130       -16.722 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -3.130       -16.722 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.104       -29.284 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.104       -29.284 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.398 " "Worst-case hold slack is -1.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398        -1.927 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -1.398        -1.927 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -0.290 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.290        -0.290 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045         0.000 VGA_SYNC:inst2\|vert_sync_out  " "    0.045         0.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.112         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.018 " "Worst-case recovery slack is -0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018        -0.198 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.018        -0.198 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.148 " "Worst-case removal slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.148         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 VGA_SYNC:inst2\|vert_sync_out  " "   -1.000       -41.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146        -1.102 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -0.146        -1.102 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.742         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.742         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058028 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558596058198 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~10  from: cin  to: combout " "Cell: inst8\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~4  from: cin  to: combout " "Cell: inst8\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~6  from: cin  to: combout " "Cell: inst8\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|Add0~8  from: cin  to: combout " "Cell: inst8\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058288 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1558596058288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058288 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558596058288 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558596058288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.335 " "Worst-case setup slack is -3.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.335      -140.732 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.335      -140.732 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952       -38.836 VGA_SYNC:inst2\|vert_sync_out  " "   -1.952       -38.836 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722        -7.387 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -1.722        -7.387 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326        -4.840 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.326        -4.840 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.035 " "Worst-case hold slack is -1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035        -1.915 VGA_SYNC:inst2\|pixel_column\[4\]  " "   -1.035        -1.915 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153        -0.656 VGA_SYNC:inst2\|vert_sync_out  " "   -0.153        -0.656 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135        -0.135 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.135        -0.135 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118        -1.242 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -0.118        -1.242 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.237 " "Worst-case recovery slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.237         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.036 " "Worst-case removal slack is 0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "    0.036         0.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 VGA_SYNC:inst2\|vert_sync_out  " "   -1.000       -41.000 VGA_SYNC:inst2\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst4\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 VGA_SYNC:inst2\|pixel_column\[4\]  " "    0.089         0.000 VGA_SYNC:inst2\|pixel_column\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk  " "    9.585         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.749         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558596058338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558596058338 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558596058708 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558596058708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558596058828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 19:20:58 2019 " "Processing ended: Thu May 23 19:20:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558596058828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558596058828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558596058828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558596058828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558596060028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558596060028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 19:20:59 2019 " "Processing started: Thu May 23 19:20:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558596060028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558596060028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558596060028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_6_1200mv_85c_slow.vo D:/cs302/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_6_1200mv_85c_slow.vo in folder \"D:/cs302/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558596060578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_6_1200mv_0c_slow.vo D:/cs302/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_6_1200mv_0c_slow.vo in folder \"D:/cs302/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558596062908 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_min_1200mv_0c_fast.vo D:/cs302/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_min_1200mv_0c_fast.vo in folder \"D:/cs302/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558596062988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird.vo D:/cs302/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird.vo in folder \"D:/cs302/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558596063068 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_6_1200mv_85c_v_slow.sdo D:/cs302/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_6_1200mv_85c_v_slow.sdo in folder \"D:/cs302/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558596063128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_6_1200mv_0c_v_slow.sdo D:/cs302/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_6_1200mv_0c_v_slow.sdo in folder \"D:/cs302/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558596063178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_min_1200mv_0c_v_fast.sdo D:/cs302/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_min_1200mv_0c_v_fast.sdo in folder \"D:/cs302/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558596063228 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird_v.sdo D:/cs302/cs305_flappybird/simulation/modelsim/ simulation " "Generated file FlappyBird_v.sdo in folder \"D:/cs302/cs305_flappybird/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1558596063278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558596063328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 19:21:03 2019 " "Processing ended: Thu May 23 19:21:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558596063328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558596063328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558596063328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558596063328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558596063948 ""}
