#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Feb 18 21:40:47 2023
# Process ID: 8432
# Current directory: C:/Demo_1602/vivado
# Command line: vivado.exe -mode batch -source make_bitstream.tcl -notrace
# Log file: C:/Demo_1602/vivado/vivado.log
# Journal file: C:/Demo_1602/vivado\vivado.jou
# Running On: Envy-16, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34056 MB
#-----------------------------------------------------------
source make_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Demo_1602/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1939.148 ; gain = 0.000
Reading block design file <C:/Demo_1602/vivado/block_design/block_design.srcs/sources_1/bd/rfsoc_radio/rfsoc_radio.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- UoS:RFSoC:inspector:1.0 - data_inspector_module
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - s_axi_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- UoS:RFSoC:inspector:1.0 - data_inspector_module
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - s_axi_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- User_Company:SysGen:transmitter:1.0 - transmitter_0
Adding component instance block -- xilinx.com:ip:tx_signal_ip:2.0 - tx_signal_ip_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_rx
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_tx
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_tx/M_AXIS_MM2S. Setting parameter on /axi_dma_tx/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - lmk_reset_low
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_adc0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_dac1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- UoS:RFSoC:receiver:1.0 - receiver
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_99M
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.6 - usp_rf_data_converter
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 64000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 128000000
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Successfully read diagram <rfsoc_radio> from block design file <./block_design/block_design.srcs/sources_1/bd/rfsoc_radio/rfsoc_radio.bd>
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e/SAXIGP2/HP0_LPS_OCM from address space /DataInspectorTx/axi_dma/Data_S2MM.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /Tx/transmitter_0/s_axis_data(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /axi_dma_tx/M_AXIS_MM2S(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /DataInspectorTx/data_inspector_module/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /Tx/transmitter_0/m_axis_op(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 34} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}})
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /Tx/transmitter_0/s_axis(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}) and /Tx/tx_signal_ip_0/AXI4_Stream_Master(undef)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP0_FPD(1) and /axi_mem_intercon/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP0_FPD(1) and /axi_mem_intercon/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP2_FPD(1) and /axi_mem_intercon_1/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e/S_AXI_HP2_FPD(1) and /axi_mem_intercon_1/xbar/M00_AXI(0)
WARNING: [BD 41-926] Following properties on interface pin /Tx/tx_signal_ip_0/AXI4_Stream_Slave have been updated from connected ip, but BD cell '/Tx/tx_signal_ip_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}

Please resolve any mismatches by directly setting properties on BD cell </Tx/tx_signal_ip_0> to completely resolve these warnings.
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/tx_signal_ip_0/AXI4_Stream_Slave_TREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
Wrote  : <C:\Demo_1602\vivado\block_design\block_design.srcs\sources_1\bd\rfsoc_radio\rfsoc_radio.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DataInspectorTx/data_inspector_module/s_axis_tdata'(32) to pin: '/DataInspectorTx/S_AXIS_tdata'(34) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_awid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_arid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/synth/rfsoc_radio.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DataInspectorTx/data_inspector_module/s_axis_tdata'(32) to pin: '/DataInspectorTx/S_AXIS_tdata'(34) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_awid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_arid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/sim/rfsoc_radio.vhd
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/hdl/rfsoc_radio_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.148 ; gain = 0.000
INFO: [Project 1-1716] Could not find the wrapper file ./block_design/block_design.srcs/sources_1/bd/rfsoc_radio/hdl/rfsoc_radio_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file ./block_design/block_design.gen/sources_1/bd/rfsoc_radio/hdl/rfsoc_radio_wrapper.vhd, adding it to Project
INFO: [BD 41-1662] The design 'rfsoc_radio.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/transmitter_0/m_axis_data_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-1271] The connection to the pin: /Tx/tx_signal_ip_0/AXI4_Stream_Slave_TREADY has been overridden by the user. This pin will not be connected as a part of the interface connection: transmitter_0_m_axis_data 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DataInspectorTx/data_inspector_module/s_axis_tdata'(32) to pin: '/DataInspectorTx/S_AXIS_tdata'(34) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_awid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_arid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/synth/rfsoc_radio.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/DataInspectorTx/data_inspector_module/s_axis_tdata'(32) to pin: '/DataInspectorTx/S_AXIS_tdata'(34) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_bid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon_1/xbar/m_axi_rid'(1) to pin: '/axi_mem_intercon_1/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_awid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp4_arid'(6) to pin: '/axi_mem_intercon_1/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/sim/rfsoc_radio.vhd
VHDL Output written to : c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/hdl/rfsoc_radio_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorRx/axi_dma .
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_data_inspector_module_0' detected a language mismatch between 'Verilog Synthesis Wrapper' and 'VHDL Synthesis' output products. Please check with the IP provider to see if this is expected.
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_data_inspector_module_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-3422] Upgraded inspector_c_counter_binary_v12_0_i0 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded inspector_fifo_generator_i0 (FIFO Generator 13.2) from revision 5 to revision 7
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorRx/data_inspector_module .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorRx/s_axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorTx/axi_dma .
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_data_inspector_module_1' detected a language mismatch between 'Verilog Synthesis Wrapper' and 'VHDL Synthesis' output products. Please check with the IP provider to see if this is expected.
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_data_inspector_module_1' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorTx/data_inspector_module .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataInspectorTx/s_axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Tx/transmitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Tx/tx_signal_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmk_reset_low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_adc0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_dac1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_receiver_0' detected a language mismatch between 'Verilog Synthesis Wrapper' and 'VHDL Synthesis' output products. Please check with the IP provider to see if this is expected.
WARNING: [IP_Flow 19-519] IP 'rfsoc_radio_receiver_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-3422] Upgraded receiver_c_counter_binary_v12_0_i0 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded receiver_c_counter_binary_v12_0_i1 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded receiver_c_counter_binary_v12_0_i2 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded receiver_c_counter_binary_v12_0_i3 (Binary Counter 12.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded receiver_cic_compiler_v4_0_i0 (CIC Compiler 4.0) from revision 15 to revision 16
INFO: [IP_Flow 19-3422] Upgraded receiver_cmpy_v6_0_i0 (Complex Multiplier 6.0) from revision 19 to revision 21
INFO: [IP_Flow 19-3422] Upgraded receiver_cmpy_v6_0_i1 (Complex Multiplier 6.0) from revision 19 to revision 21
INFO: [IP_Flow 19-3422] Upgraded receiver_cmpy_v6_0_i2 (Complex Multiplier 6.0) from revision 19 to revision 21
INFO: [IP_Flow 19-3422] Upgraded receiver_fifo_generator_i0 (FIFO Generator 13.2) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded receiver_fifo_generator_i1 (FIFO Generator 13.2) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded receiver_fir_compiler_v7_2_i0 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_fir_compiler_v7_2_i1 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_fir_compiler_v7_2_i2 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i0 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i1 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i2 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i3 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i4 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i5 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i6 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i7 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_mult_gen_v12_0_i8 (Multiplier 12.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded receiver_xfft_v9_1_i0 (Fast Fourier Transform 9.1) from revision 5 to revision 8
INFO: [BD 41-1029] Generation completed for the IP Integrator block receiver .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] rfsoc_radio_zynq_ultra_ps_e_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_0/rfsoc_radio_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_1/rfsoc_radio_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_2/rfsoc_radio_auto_us_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_3/rfsoc_radio_auto_us_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_ds_0/rfsoc_radio_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_pc_0/rfsoc_radio_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m06_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_axi_periph/m07_couplers/auto_cc .
Exporting to file c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/hw_handoff/rfsoc_radio.hwh
Generated Hardware Definition File c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/synth/rfsoc_radio.hwdef
[Sat Feb 18 21:42:08 2023] Launched rfsoc_radio_xbar_1_synth_1, rfsoc_radio_usp_rf_data_converter_0_synth_1, rfsoc_radio_zynq_ultra_ps_e_0_synth_1, rfsoc_radio_rst_ps8_99M_0_synth_1, rfsoc_radio_axi_dma_tx_0_synth_1, rfsoc_radio_axi_dma_rx_0_synth_1, rfsoc_radio_tx_signal_ip_0_0_synth_1, rfsoc_radio_xbar_3_synth_1, rfsoc_radio_receiver_0_synth_1, rfsoc_radio_transmitter_0_0_synth_1, rfsoc_radio_proc_sys_reset_dac1_0_synth_1, rfsoc_radio_proc_sys_reset_adc0_0_synth_1, rfsoc_radio_xbar_4_synth_1, rfsoc_radio_axi_intc_0_synth_1, rfsoc_radio_xbar_2_synth_1, rfsoc_radio_auto_us_3_synth_1, rfsoc_radio_auto_us_1_synth_1, rfsoc_radio_auto_ds_0_synth_1, rfsoc_radio_auto_cc_0_synth_1, rfsoc_radio_auto_us_2_synth_1, rfsoc_radio_auto_us_0_synth_1, rfsoc_radio_auto_pc_0_synth_1, rfsoc_radio_auto_cc_5_synth_1, rfsoc_radio_auto_cc_1_synth_1, rfsoc_radio_auto_cc_4_synth_1, rfsoc_radio_auto_cc_2_synth_1, rfsoc_radio_auto_cc_3_synth_1, rfsoc_radio_axi_dma_0_synth_1, rfsoc_radio_xbar_0_synth_1, rfsoc_radio_data_inspector_module_0_synth_1, rfsoc_radio_data_inspector_module_1_synth_1, rfsoc_radio_axi_dma_1_synth_1, synth_1...
Run output will be captured here:
rfsoc_radio_xbar_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_1_synth_1/runme.log
rfsoc_radio_usp_rf_data_converter_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_usp_rf_data_converter_0_synth_1/runme.log
rfsoc_radio_zynq_ultra_ps_e_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_zynq_ultra_ps_e_0_synth_1/runme.log
rfsoc_radio_rst_ps8_99M_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_rst_ps8_99M_0_synth_1/runme.log
rfsoc_radio_axi_dma_tx_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_dma_tx_0_synth_1/runme.log
rfsoc_radio_axi_dma_rx_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_dma_rx_0_synth_1/runme.log
rfsoc_radio_tx_signal_ip_0_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_tx_signal_ip_0_0_synth_1/runme.log
rfsoc_radio_xbar_3_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_3_synth_1/runme.log
rfsoc_radio_receiver_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_receiver_0_synth_1/runme.log
rfsoc_radio_transmitter_0_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_transmitter_0_0_synth_1/runme.log
rfsoc_radio_proc_sys_reset_dac1_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_proc_sys_reset_dac1_0_synth_1/runme.log
rfsoc_radio_proc_sys_reset_adc0_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_proc_sys_reset_adc0_0_synth_1/runme.log
rfsoc_radio_xbar_4_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_4_synth_1/runme.log
rfsoc_radio_axi_intc_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_intc_0_synth_1/runme.log
rfsoc_radio_xbar_2_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_2_synth_1/runme.log
rfsoc_radio_auto_us_3_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_us_3_synth_1/runme.log
rfsoc_radio_auto_us_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_us_1_synth_1/runme.log
rfsoc_radio_auto_ds_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_ds_0_synth_1/runme.log
rfsoc_radio_auto_cc_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_0_synth_1/runme.log
rfsoc_radio_auto_us_2_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_us_2_synth_1/runme.log
rfsoc_radio_auto_us_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_us_0_synth_1/runme.log
rfsoc_radio_auto_pc_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_pc_0_synth_1/runme.log
rfsoc_radio_auto_cc_5_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_5_synth_1/runme.log
rfsoc_radio_auto_cc_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_1_synth_1/runme.log
rfsoc_radio_auto_cc_4_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_4_synth_1/runme.log
rfsoc_radio_auto_cc_2_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_2_synth_1/runme.log
rfsoc_radio_auto_cc_3_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_auto_cc_3_synth_1/runme.log
rfsoc_radio_axi_dma_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_dma_0_synth_1/runme.log
rfsoc_radio_xbar_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_xbar_0_synth_1/runme.log
rfsoc_radio_data_inspector_module_0_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_data_inspector_module_0_synth_1/runme.log
rfsoc_radio_data_inspector_module_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_data_inspector_module_1_synth_1/runme.log
rfsoc_radio_axi_dma_1_synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/rfsoc_radio_axi_dma_1_synth_1/runme.log
synth_1: C:/Demo_1602/vivado/block_design/block_design.runs/synth_1/runme.log
[Sat Feb 18 21:42:08 2023] Launched impl_1...
Run output will be captured here: C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1967.195 ; gain = 28.047
[Sat Feb 18 21:42:08 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log rfsoc_radio_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source rfsoc_radio_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rfsoc_radio_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Demo_1602/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top rfsoc_radio_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_rx_0/rfsoc_radio_axi_dma_rx_0.dcp' for cell 'rfsoc_radio_i/axi_dma_rx'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_tx_0/rfsoc_radio_axi_dma_tx_0.dcp' for cell 'rfsoc_radio_i/axi_dma_tx'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_intc_0/rfsoc_radio_axi_intc_0.dcp' for cell 'rfsoc_radio_i/axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_adc0_0/rfsoc_radio_proc_sys_reset_adc0_0.dcp' for cell 'rfsoc_radio_i/proc_sys_reset_adc0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_dac1_0/rfsoc_radio_proc_sys_reset_dac1_0.dcp' for cell 'rfsoc_radio_i/proc_sys_reset_dac1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/rfsoc_radio_receiver_0.dcp' for cell 'rfsoc_radio_i/receiver'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_rst_ps8_99M_0/rfsoc_radio_rst_ps8_99M_0.dcp' for cell 'rfsoc_radio_i/rst_ps8_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_usp_rf_data_converter_0/rfsoc_radio_usp_rf_data_converter_0.dcp' for cell 'rfsoc_radio_i/usp_rf_data_converter'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_zynq_ultra_ps_e_0/rfsoc_radio_zynq_ultra_ps_e_0.dcp' for cell 'rfsoc_radio_i/zynq_ultra_ps_e'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_0/rfsoc_radio_axi_dma_0.dcp' for cell 'rfsoc_radio_i/DataInspectorRx/axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_0/rfsoc_radio_data_inspector_module_0.dcp' for cell 'rfsoc_radio_i/DataInspectorRx/data_inspector_module'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_xbar_0/rfsoc_radio_xbar_0.dcp' for cell 'rfsoc_radio_i/DataInspectorRx/s_axi_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_1/rfsoc_radio_axi_dma_1.dcp' for cell 'rfsoc_radio_i/DataInspectorTx/axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_1/rfsoc_radio_data_inspector_module_1.dcp' for cell 'rfsoc_radio_i/DataInspectorTx/data_inspector_module'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_xbar_1/rfsoc_radio_xbar_1.dcp' for cell 'rfsoc_radio_i/DataInspectorTx/s_axi_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_transmitter_0_0/rfsoc_radio_transmitter_0_0.dcp' for cell 'rfsoc_radio_i/Tx/transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_tx_signal_ip_0_0/rfsoc_radio_tx_signal_ip_0_0.dcp' for cell 'rfsoc_radio_i/Tx/tx_signal_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_xbar_2/rfsoc_radio_xbar_2.dcp' for cell 'rfsoc_radio_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_0/rfsoc_radio_auto_us_0.dcp' for cell 'rfsoc_radio_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_1/rfsoc_radio_auto_us_1.dcp' for cell 'rfsoc_radio_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_xbar_3/rfsoc_radio_xbar_3.dcp' for cell 'rfsoc_radio_i/axi_mem_intercon_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_2/rfsoc_radio_auto_us_2.dcp' for cell 'rfsoc_radio_i/axi_mem_intercon_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_3/rfsoc_radio_auto_us_3.dcp' for cell 'rfsoc_radio_i/axi_mem_intercon_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_xbar_4/rfsoc_radio_xbar_4.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/m07_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_ds_0/rfsoc_radio_auto_ds_0.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_pc_0/rfsoc_radio_auto_pc_0.dcp' for cell 'rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1349 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_0/rfsoc_radio_axi_dma_0.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_0/rfsoc_radio_axi_dma_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_0/rfsoc_radio_axi_dma_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_0/rfsoc_radio_axi_dma_0.xdc:61]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_0/rfsoc_radio_axi_dma_0.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/axi_dma/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_0/inspector_fifo_generator_i0/inspector_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_0/inspector_fifo_generator_i0/inspector_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_0/inspector_fifo_generator_i0/inspector_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_0/inspector_fifo_generator_i0/inspector_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_0/constrs/inspector.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/data_inspector_module/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_0/constrs/inspector.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/data_inspector_module/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_1/rfsoc_radio_axi_dma_1.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_1/rfsoc_radio_axi_dma_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_1/rfsoc_radio_axi_dma_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_1/rfsoc_radio_axi_dma_1.xdc:61]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_1/rfsoc_radio_axi_dma_1.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/axi_dma/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_1/inspector_fifo_generator_i0/inspector_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_1/inspector_fifo_generator_i0/inspector_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_1/inspector_fifo_generator_i0/inspector_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_1/inspector_fifo_generator_i0/inspector_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_1/constrs/inspector.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/data_inspector_module/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_data_inspector_module_1/constrs/inspector.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/data_inspector_module/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_transmitter_0_0/transmitter_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/rrc/fir_compiler_7_2/transmitter_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_transmitter_0_0/transmitter_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/rrc/fir_compiler_7_2/transmitter_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_transmitter_0_0/constrs/transmitter.xdc] for cell 'rfsoc_radio_i/Tx/transmitter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_transmitter_0_0/constrs/transmitter.xdc:2]
all_fanout: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3231.230 ; gain = 466.105
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_transmitter_0_0/constrs/transmitter.xdc] for cell 'rfsoc_radio_i/Tx/transmitter_0/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_rx_0/rfsoc_radio_axi_dma_rx_0.xdc] for cell 'rfsoc_radio_i/axi_dma_rx/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_rx_0/rfsoc_radio_axi_dma_rx_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_rx_0/rfsoc_radio_axi_dma_rx_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_rx_0/rfsoc_radio_axi_dma_rx_0.xdc:61]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_rx_0/rfsoc_radio_axi_dma_rx_0.xdc] for cell 'rfsoc_radio_i/axi_dma_rx/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_tx_0/rfsoc_radio_axi_dma_tx_0.xdc] for cell 'rfsoc_radio_i/axi_dma_tx/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_tx_0/rfsoc_radio_axi_dma_tx_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_tx_0/rfsoc_radio_axi_dma_tx_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_tx_0/rfsoc_radio_axi_dma_tx_0.xdc:61]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_tx_0/rfsoc_radio_axi_dma_tx_0.xdc] for cell 'rfsoc_radio_i/axi_dma_tx/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_intc_0/rfsoc_radio_axi_intc_0.xdc] for cell 'rfsoc_radio_i/axi_intc/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_intc_0/rfsoc_radio_axi_intc_0.xdc] for cell 'rfsoc_radio_i/axi_intc/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_adc0_0/rfsoc_radio_proc_sys_reset_adc0_0_board.xdc] for cell 'rfsoc_radio_i/proc_sys_reset_adc0/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_adc0_0/rfsoc_radio_proc_sys_reset_adc0_0_board.xdc] for cell 'rfsoc_radio_i/proc_sys_reset_adc0/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_adc0_0/rfsoc_radio_proc_sys_reset_adc0_0.xdc] for cell 'rfsoc_radio_i/proc_sys_reset_adc0/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_adc0_0/rfsoc_radio_proc_sys_reset_adc0_0.xdc] for cell 'rfsoc_radio_i/proc_sys_reset_adc0/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_dac1_0/rfsoc_radio_proc_sys_reset_dac1_0_board.xdc] for cell 'rfsoc_radio_i/proc_sys_reset_dac1/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_dac1_0/rfsoc_radio_proc_sys_reset_dac1_0_board.xdc] for cell 'rfsoc_radio_i/proc_sys_reset_dac1/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_dac1_0/rfsoc_radio_proc_sys_reset_dac1_0.xdc] for cell 'rfsoc_radio_i/proc_sys_reset_dac1/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_proc_sys_reset_dac1_0/rfsoc_radio_proc_sys_reset_dac1_0.xdc] for cell 'rfsoc_radio_i/proc_sys_reset_dac1/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i2/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/ssr_halfband_lowpass_decimator/vector_fir_im/fir_compiler_7_2/receiver_fir_compiler_v7_2_i2_instance/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i2/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/ssr_halfband_lowpass_decimator/vector_fir_im/fir_compiler_7_2/receiver_fir_compiler_v7_2_i2_instance/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i2/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/ssr_halfband_lowpass_decimator/vector_fir_re/fir_compiler_7_2/receiver_fir_compiler_v7_2_i2_instance/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i2/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/ssr_halfband_lowpass_decimator/vector_fir_re/fir_compiler_7_2/receiver_fir_compiler_v7_2_i2_instance/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/rrc_receive_filter/fir_compiler_7_2/receiver_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/rrc_receive_filter/fir_compiler_7_2/receiver_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/frame_synchronisation/bpsk_frame_sync/fir_compiler_7_2/receiver_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/frame_synchronisation/bpsk_frame_sync/fir_compiler_7_2/receiver_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/frame_synchronisation/qpsk_frame_sync/fir_compiler_7_2_2/receiver_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/frame_synchronisation/qpsk_frame_sync/fir_compiler_7_2_2/receiver_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fifo_generator_i1/receiver_fifo_generator_i1.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/axi_stream_master_interface/fifo1/comp1.core_instance1/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fifo_generator_i1/receiver_fifo_generator_i1.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/axi_stream_master_interface/fifo1/comp1.core_instance1/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fifo_generator_i0/receiver_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/axi_stream_master_interface/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/receiver_fifo_generator_i0/receiver_fifo_generator_i0.xdc] for cell 'rfsoc_radio_i/receiver/inst/receiver_struct/axi_stream_master_interface/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/constrs/receiver.xdc] for cell 'rfsoc_radio_i/receiver/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_receiver_0/constrs/receiver.xdc] for cell 'rfsoc_radio_i/receiver/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_rst_ps8_99M_0/rfsoc_radio_rst_ps8_99M_0_board.xdc] for cell 'rfsoc_radio_i/rst_ps8_99M/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_rst_ps8_99M_0/rfsoc_radio_rst_ps8_99M_0_board.xdc] for cell 'rfsoc_radio_i/rst_ps8_99M/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_rst_ps8_99M_0/rfsoc_radio_rst_ps8_99M_0.xdc] for cell 'rfsoc_radio_i/rst_ps8_99M/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_rst_ps8_99M_0/rfsoc_radio_rst_ps8_99M_0.xdc] for cell 'rfsoc_radio_i/rst_ps8_99M/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_usp_rf_data_converter_0/synth/rfsoc_radio_usp_rf_data_converter_0_clocks.xdc] for cell 'rfsoc_radio_i/usp_rf_data_converter/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_usp_rf_data_converter_0/synth/rfsoc_radio_usp_rf_data_converter_0_clocks.xdc] for cell 'rfsoc_radio_i/usp_rf_data_converter/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_zynq_ultra_ps_e_0/rfsoc_radio_zynq_ultra_ps_e_0.xdc] for cell 'rfsoc_radio_i/zynq_ultra_ps_e/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_zynq_ultra_ps_e_0/rfsoc_radio_zynq_ultra_ps_e_0.xdc] for cell 'rfsoc_radio_i/zynq_ultra_ps_e/U0'
Parsing XDC File [C:/Demo_1602/vivado/constraints.xdc]
Finished Parsing XDC File [C:/Demo_1602/vivado/constraints.xdc]
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_0/rfsoc_radio_axi_dma_0_clocks.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/axi_dma/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_0/rfsoc_radio_axi_dma_0_clocks.xdc] for cell 'rfsoc_radio_i/DataInspectorRx/axi_dma/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_1/rfsoc_radio_axi_dma_1_clocks.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/axi_dma/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_1/rfsoc_radio_axi_dma_1_clocks.xdc] for cell 'rfsoc_radio_i/DataInspectorTx/axi_dma/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_rx_0/rfsoc_radio_axi_dma_rx_0_clocks.xdc] for cell 'rfsoc_radio_i/axi_dma_rx/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_rx_0/rfsoc_radio_axi_dma_rx_0_clocks.xdc] for cell 'rfsoc_radio_i/axi_dma_rx/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_tx_0/rfsoc_radio_axi_dma_tx_0_clocks.xdc] for cell 'rfsoc_radio_i/axi_dma_tx/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_dma_tx_0/rfsoc_radio_axi_dma_tx_0_clocks.xdc] for cell 'rfsoc_radio_i/axi_dma_tx/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_intc_0/rfsoc_radio_axi_intc_0_clocks.xdc] for cell 'rfsoc_radio_i/axi_intc/U0'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_axi_intc_0/rfsoc_radio_axi_intc_0_clocks.xdc] for cell 'rfsoc_radio_i/axi_intc/U0'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_0/rfsoc_radio_auto_us_0_clocks.xdc] for cell 'rfsoc_radio_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_0/rfsoc_radio_auto_us_0_clocks.xdc] for cell 'rfsoc_radio_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_1/rfsoc_radio_auto_us_1_clocks.xdc] for cell 'rfsoc_radio_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_1/rfsoc_radio_auto_us_1_clocks.xdc] for cell 'rfsoc_radio_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_2/rfsoc_radio_auto_us_2_clocks.xdc] for cell 'rfsoc_radio_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_2/rfsoc_radio_auto_us_2_clocks.xdc] for cell 'rfsoc_radio_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_3/rfsoc_radio_auto_us_3_clocks.xdc] for cell 'rfsoc_radio_i/axi_mem_intercon_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_us_3/rfsoc_radio_auto_us_3_clocks.xdc] for cell 'rfsoc_radio_i/axi_mem_intercon_1/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_ds_0/rfsoc_radio_auto_ds_0_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_ds_0/rfsoc_radio_auto_ds_0_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_0/rfsoc_radio_auto_cc_0_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_1/rfsoc_radio_auto_cc_1_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_2/rfsoc_radio_auto_cc_2_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_3/rfsoc_radio_auto_cc_3_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m05_couplers/auto_cc/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m06_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_4/rfsoc_radio_auto_cc_4_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m06_couplers/auto_cc/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m07_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_auto_cc_5/rfsoc_radio_auto_cc_5_clocks.xdc] for cell 'rfsoc_radio_i/ps8_axi_periph/m07_couplers/auto_cc/inst'
Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_usp_rf_data_converter_0/synth/rfsoc_radio_usp_rf_data_converter_0.xdc] for cell 'rfsoc_radio_i/usp_rf_data_converter/inst'
Finished Parsing XDC File [c:/Demo_1602/vivado/block_design/block_design.gen/sources_1/bd/rfsoc_radio/ip/rfsoc_radio_usp_rf_data_converter_0/synth/rfsoc_radio_usp_rf_data_converter_0.xdc] for cell 'rfsoc_radio_i/usp_rf_data_converter/inst'
INFO: [Project 1-1714] 212 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 19 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3281.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 236 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 20 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 108 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 95 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

45 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 3281.281 ; gain = 1342.461
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.281 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aeaa7ce7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3281.281 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/DataInspectorRx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_1 into driver instance rfsoc_radio_i/DataInspectorRx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/DataInspectorRx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance rfsoc_radio_i/DataInspectorRx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/DataInspectorTx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_1 into driver instance rfsoc_radio_i/DataInspectorTx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[4]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/DataInspectorTx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance rfsoc_radio_i/DataInspectorTx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/Tx/tx_signal_ip_0/U0/u_tx_signal_ip_dut_inst/u_tx_signal_ip_src_Tx_Signal/u_Modulation/u_Signal_Generator/u_Random_Generator/Delay5_reg[0]_i_1 into driver instance rfsoc_radio_i/Tx/tx_signal_ip_0/U0/u_tx_signal_ip_dut_inst/u_tx_signal_ip_src_Tx_Signal/u_Modulation/u_Signal_Generator/u_Random_Generator/Delay5_reg[1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/Tx/tx_signal_ip_0/U0/u_tx_signal_ip_dut_inst/u_tx_signal_ip_src_Tx_Signal/u_Modulation/u_Signal_Generator/u_Random_Generator/Delay6_reg[0]_i_1 into driver instance rfsoc_radio_i/Tx/tx_signal_ip_0/U0/u_tx_signal_ip_dut_inst/u_tx_signal_ip_src_Tx_Signal/u_Modulation/u_Signal_Generator/u_Random_Generator/Delay6_reg[1]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1 into driver instance rfsoc_radio_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance rfsoc_radio_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__0 into driver instance rfsoc_radio_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1 into driver instance rfsoc_radio_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance rfsoc_radio_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_i_1 into driver instance rfsoc_radio_i/axi_mem_intercon_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance rfsoc_radio_i/axi_mem_intercon_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1 into driver instance rfsoc_radio_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__1 into driver instance rfsoc_radio_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2__1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_1__2 into driver instance rfsoc_radio_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2__2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k1_gain/comp5.core_instance5/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/plusOp__0_carry__2_i_3__0 into driver instance rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k1_gain/comp5.core_instance5/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b22__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k1_gain/comp5.core_instance5/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp__0_carry__2_i_3 into driver instance rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k1_gain/comp5.core_instance5/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b22, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k2_gain/comp6.core_instance6/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/plusOp__1_carry__2_i_2 into driver instance rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k2_gain/comp6.core_instance6/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b26__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k2_gain/comp6.core_instance6/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/plusOp__0_carry_i_4 into driver instance rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k2_gain/comp6.core_instance6/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/g0_b1__4, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k2_gain/comp6.core_instance6/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/plusOp__1_carry__2_i_2__0 into driver instance rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/k2_gain/comp6.core_instance6/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b26__2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/ncc/addsub1/comp5.core_instance5/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[60].carryxor_i_1 into driver instance rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/loop_filter/addsub1/comp5.core_instance5_i_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter rfsoc_radio_i/usp_rf_data_converter/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_i_1__15 into driver instance rfsoc_radio_i/usp_rf_data_converter/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_i_2__1, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 71 inverter(s) to 5159 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 148b0ca14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3599.086 ; gain = 4.047
INFO: [Opt 31-389] Phase Retarget created 649 cells and removed 1310 cells
INFO: [Opt 31-1021] In phase Retarget, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 27 load pin(s).
Phase 2 Constant propagation | Checksum: 14eecaf89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3599.086 ; gain = 4.047
INFO: [Opt 31-389] Phase Constant propagation created 732 cells and removed 1770 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b1c35c58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3599.086 ; gain = 4.047
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 727 cells
INFO: [Opt 31-1021] In phase Sweep, 249 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1b1c35c58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.086 ; gain = 4.047
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 203acbaa1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.086 ; gain = 4.047
INFO: [Opt 31-389] Phase Shift Register Optimization created 483 cells and removed 966 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 195a2e38a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3599.086 ; gain = 4.047
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             649  |            1310  |                                            112  |
|  Constant propagation         |             732  |            1770  |                                             52  |
|  Sweep                        |               0  |             727  |                                            249  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |             483  |             966  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3599.086 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 126e828d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3599.086 ; gain = 4.047

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 60 BRAM(s) out of a total of 96 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 53 newly gated: 8 Total Ports: 192
Ending PowerOpt Patch Enables Task | Checksum: 1abe089c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 4565.148 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1abe089c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 4565.148 ; gain = 966.062

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16ef28f84

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4565.148 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 16ef28f84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4565.148 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4565.148 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16ef28f84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4565.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 4565.148 ; gain = 1283.867
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 4565.148 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/rfsoc_radio_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 4565.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rfsoc_radio_wrapper_drc_opted.rpt -pb rfsoc_radio_wrapper_drc_opted.pb -rpx rfsoc_radio_wrapper_drc_opted.rpx
Command: report_drc -file rfsoc_radio_wrapper_drc_opted.rpt -pb rfsoc_radio_wrapper_drc_opted.pb -rpx rfsoc_radio_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/rfsoc_radio_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 5156.922 ; gain = 591.773
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 5156.922 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10e3567a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 5156.922 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 5156.922 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b9311a53

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5156.922 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1680b5f03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1680b5f03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 5189.426 ; gain = 32.504
Phase 1 Placer Initialization | Checksum: 1680b5f03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 179bb7aaa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 12ba26e5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 17c3c910e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 17c3c910e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1c0070e17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 19acbec4c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 19acbec4c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 5189.426 ; gain = 32.504
Phase 2.1.1 Partition Driven Placement | Checksum: 19acbec4c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 5189.426 ; gain = 32.504
Phase 2.1 Floorplanning | Checksum: 1a841c62c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a841c62c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a841c62c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 5189.426 ; gain = 32.504

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1387 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 562 nets or LUTs. Breaked 0 LUT, combined 562 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 5 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5376.617 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 5376.617 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            562  |                   562  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            562  |                   563  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1d33ccb25

Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 5376.617 ; gain = 219.695
Phase 2.4 Global Placement Core | Checksum: 204da453d

Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 5376.617 ; gain = 219.695
Phase 2 Global Placement | Checksum: 204da453d

Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 5376.617 ; gain = 219.695

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22e9e2205

Time (s): cpu = 00:00:47 ; elapsed = 00:01:19 . Memory (MB): peak = 5376.617 ; gain = 219.695

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1af827403

Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 5376.617 ; gain = 219.695

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: fca0364c

Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 5376.617 ; gain = 219.695

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 16357434a

Time (s): cpu = 00:00:51 ; elapsed = 00:01:26 . Memory (MB): peak = 5376.617 ; gain = 219.695

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 13a2d6fdd

Time (s): cpu = 00:00:52 ; elapsed = 00:01:30 . Memory (MB): peak = 5376.617 ; gain = 219.695
Phase 3.3.3 Slice Area Swap | Checksum: 13a2d6fdd

Time (s): cpu = 00:00:52 ; elapsed = 00:01:31 . Memory (MB): peak = 5376.617 ; gain = 219.695
Phase 3.3 Small Shape DP | Checksum: 16e01b29d

Time (s): cpu = 00:00:56 ; elapsed = 00:01:35 . Memory (MB): peak = 5376.617 ; gain = 219.695

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1a14029fe

Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 5376.617 ; gain = 219.695

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 186341c9f

Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 5376.617 ; gain = 219.695
Phase 3 Detail Placement | Checksum: 186341c9f

Time (s): cpu = 00:00:57 ; elapsed = 00:01:39 . Memory (MB): peak = 5376.617 ; gain = 219.695

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15dc25c19

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.511 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1497d8004

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5431.207 ; gain = 0.000
INFO: [Place 46-35] Processed net rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/fast_fourier_transform_9_1/receiver_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 9744 loads.
INFO: [Place 46-45] Replicated bufg driver rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/fast_fourier_transform_9_1/receiver_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_replica
INFO: [Place 46-35] Processed net rfsoc_radio_i/rst_ps8_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1254 loads.
INFO: [Place 46-45] Replicated bufg driver rfsoc_radio_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: bfe713dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5436.820 ; gain = 5.613
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a281952a

Time (s): cpu = 00:01:08 ; elapsed = 00:02:05 . Memory (MB): peak = 5436.820 ; gain = 279.898

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 156ff7a98

Time (s): cpu = 00:01:08 ; elapsed = 00:02:05 . Memory (MB): peak = 5436.820 ; gain = 279.898

Time (s): cpu = 00:01:08 ; elapsed = 00:02:05 . Memory (MB): peak = 5436.820 ; gain = 279.898
Phase 4.1 Post Commit Optimization | Checksum: 156ff7a98

Time (s): cpu = 00:01:08 ; elapsed = 00:02:05 . Memory (MB): peak = 5436.820 ; gain = 279.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 5457.812 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d6edd8b7

Time (s): cpu = 00:01:12 ; elapsed = 00:02:14 . Memory (MB): peak = 5457.812 ; gain = 300.891

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d6edd8b7

Time (s): cpu = 00:01:13 ; elapsed = 00:02:14 . Memory (MB): peak = 5457.812 ; gain = 300.891
Phase 4.3 Placer Reporting | Checksum: 1d6edd8b7

Time (s): cpu = 00:01:13 ; elapsed = 00:02:14 . Memory (MB): peak = 5457.812 ; gain = 300.891

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 5457.812 ; gain = 0.000

Time (s): cpu = 00:01:13 ; elapsed = 00:02:14 . Memory (MB): peak = 5457.812 ; gain = 300.891
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14b8fa189

Time (s): cpu = 00:01:13 ; elapsed = 00:02:15 . Memory (MB): peak = 5457.812 ; gain = 300.891
Ending Placer Task | Checksum: afdb6025

Time (s): cpu = 00:01:13 ; elapsed = 00:02:15 . Memory (MB): peak = 5457.812 ; gain = 300.891
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:02:17 . Memory (MB): peak = 5457.812 ; gain = 300.891
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5457.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/rfsoc_radio_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 5457.812 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file rfsoc_radio_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 5457.812 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rfsoc_radio_wrapper_utilization_placed.rpt -pb rfsoc_radio_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rfsoc_radio_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 5457.812 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5457.812 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5457.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/rfsoc_radio_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 5457.812 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ee9fda3 ConstDB: 0 ShapeSum: 21030463 RouteDB: 7fee5e1f
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 5457.812 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8bd86b94 NumContArr: 2c37db78 Constraints: b186cbf7 Timing: 0
Phase 1 Build RT Design | Checksum: 169971303

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 5457.812 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 169971303

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 5457.812 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 169971303

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 5457.812 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 20d051a19

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b5b6ecaf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 5661.223 ; gain = 203.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.585  | TNS=0.000  | WHS=-0.061 | THS=-12.664|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1cc836b38

Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 5661.223 ; gain = 203.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.585  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ced4acfe

Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 5661.223 ; gain = 203.410

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 51736
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 46272
  Number of Partially Routed Nets     = 5464
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21c9974de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21c9974de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 5661.223 ; gain = 203.410
Phase 3 Initial Routing | Checksum: 14e236bd0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6642
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.184  | TNS=0.000  | WHS=-0.003 | THS=-0.003 |

Phase 4.1 Global Iteration 0 | Checksum: 205116b65

Time (s): cpu = 00:00:38 ; elapsed = 00:01:19 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.184  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24e2d74f0

Time (s): cpu = 00:00:40 ; elapsed = 00:01:23 . Memory (MB): peak = 5661.223 ; gain = 203.410
Phase 4 Rip-up And Reroute | Checksum: 24e2d74f0

Time (s): cpu = 00:00:40 ; elapsed = 00:01:23 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23a744b68

Time (s): cpu = 00:00:40 ; elapsed = 00:01:23 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23a744b68

Time (s): cpu = 00:00:40 ; elapsed = 00:01:23 . Memory (MB): peak = 5661.223 ; gain = 203.410
Phase 5 Delay and Skew Optimization | Checksum: 23a744b68

Time (s): cpu = 00:00:40 ; elapsed = 00:01:23 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 256e00bbf

Time (s): cpu = 00:00:43 ; elapsed = 00:01:28 . Memory (MB): peak = 5661.223 ; gain = 203.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.184  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20f1e12ef

Time (s): cpu = 00:00:43 ; elapsed = 00:01:28 . Memory (MB): peak = 5661.223 ; gain = 203.410
Phase 6 Post Hold Fix | Checksum: 20f1e12ef

Time (s): cpu = 00:00:43 ; elapsed = 00:01:28 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.56467 %
  Global Horizontal Routing Utilization  = 1.52876 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20f1e12ef

Time (s): cpu = 00:00:43 ; elapsed = 00:01:29 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20f1e12ef

Time (s): cpu = 00:00:44 ; elapsed = 00:01:29 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20f1e12ef

Time (s): cpu = 00:00:44 ; elapsed = 00:01:32 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 20f1e12ef

Time (s): cpu = 00:00:45 ; elapsed = 00:01:32 . Memory (MB): peak = 5661.223 ; gain = 203.410

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.184  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 20f1e12ef

Time (s): cpu = 00:00:46 ; elapsed = 00:01:34 . Memory (MB): peak = 5661.223 ; gain = 203.410
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:01:34 . Memory (MB): peak = 5661.223 ; gain = 203.410

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:41 . Memory (MB): peak = 5661.223 ; gain = 203.410
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5661.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/rfsoc_radio_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 5661.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rfsoc_radio_wrapper_drc_routed.rpt -pb rfsoc_radio_wrapper_drc_routed.pb -rpx rfsoc_radio_wrapper_drc_routed.rpx
Command: report_drc -file rfsoc_radio_wrapper_drc_routed.rpt -pb rfsoc_radio_wrapper_drc_routed.pb -rpx rfsoc_radio_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/rfsoc_radio_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 5661.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file rfsoc_radio_wrapper_methodology_drc_routed.rpt -pb rfsoc_radio_wrapper_methodology_drc_routed.pb -rpx rfsoc_radio_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rfsoc_radio_wrapper_methodology_drc_routed.rpt -pb rfsoc_radio_wrapper_methodology_drc_routed.pb -rpx rfsoc_radio_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Demo_1602/vivado/block_design/block_design.runs/impl_1/rfsoc_radio_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 5661.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file rfsoc_radio_wrapper_power_routed.rpt -pb rfsoc_radio_wrapper_power_summary_routed.pb -rpx rfsoc_radio_wrapper_power_routed.rpx
Command: report_power -file rfsoc_radio_wrapper_power_routed.rpt -pb rfsoc_radio_wrapper_power_summary_routed.pb -rpx rfsoc_radio_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
181 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 5661.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file rfsoc_radio_wrapper_route_status.rpt -pb rfsoc_radio_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file rfsoc_radio_wrapper_timing_summary_routed.rpt -pb rfsoc_radio_wrapper_timing_summary_routed.pb -rpx rfsoc_radio_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file rfsoc_radio_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file rfsoc_radio_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5661.223 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rfsoc_radio_wrapper_bus_skew_routed.rpt -pb rfsoc_radio_wrapper_bus_skew_routed.pb -rpx rfsoc_radio_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/nco/sin_rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/receiver/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/nco/cos_rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/receiver/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_frequency_offset/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/receiver/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/receiver/inst/receiver_struct/carrier_synchronisation/generate_nco/nco/neg_sin_rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/receiver/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/receiver/inst/receiver_struct/carrier_synchronisation/generate_nco/nco/cos_rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/receiver/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/receiver/inst/receiver_struct/carrier_synchronisation/generate_angle_error/rom/xpm_memory_sprom_inst/xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/receiver/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/axi_dma_tx/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/axi_dma_tx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block rfsoc_radio_i/axi_dma_rx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rfsoc_radio_i/axi_dma_rx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/axi_dma_rx/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/axi_dma_rx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block rfsoc_radio_i/DataInspectorTx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rfsoc_radio_i/DataInspectorTx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/DataInspectorTx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/DataInspectorTx/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block rfsoc_radio_i/DataInspectorRx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the rfsoc_radio_i/DataInspectorRx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <rfsoc_radio_i/DataInspectorRx/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rfsoc_radio_i/DataInspectorRx/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force rfsoc_radio_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC AVAL-318] DSP_dynamic_PCIN_tieoff_only_on_bottom_sites: The DSP48E2 rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6 is not placed on a bottom site of the device, has OPMODE[5:4] driven by active nets (value '01' uses PCIN bus), and ties some or all of its PCIN bus pin(s) to GND, but that connectivity is only available for the bottom DSP site. Care should be taken for the effect on that PCIN if the DSP site below it is used.
WARNING: [DRC DPIP-2] Input pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp input rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp input rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp input rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp input rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp output rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp output rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp multiplier stage rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp multiplier stage rfsoc_radio_i/receiver/inst/receiver_struct/time_synchronisation/timing_error_detector/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/fast_fourier_transform_9_1/receiver_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/fast_fourier_transform_9_1/receiver_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/fast_fourier_transform_9_1/receiver_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/fast_fourier_transform_9_1/receiver_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/fast_fourier_transform_9_1/receiver_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/get_spectrum_magnitude/fast_fourier_transform_9_1/receiver_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rfsoc_radio_i/receiver/inst/receiver_struct/axi_stream_master_interface/fifo1/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rfsoc_radio_i/receiver/inst/receiver_struct/axi_stream_master_interface/fifo1/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], rfsoc_radio_i/DataInspectorRx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rfsoc_radio_i/ps8_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rfsoc_radio_i/DataInspectorTx/data_inspector_module/inst/inspector_struct/data_inspector_module/data_inspector_core/master_axi_stream_interface/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rfsoc_radio_i/receiver/inst/receiver_struct/axi_stream_master_interface/fifo1/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 33 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/carrier_synchronisation/de_rotate_constellation/product/receiver_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/carrier_synchronisation/de_rotate_constellation/product/receiver_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/carrier_synchronisation/de_rotate_constellation/product/receiver_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/carrier_synchronisation/de_rotate_constellation/product/receiver_cmpy_v6_0_i0_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/apply_frequency_offset_correction/product/receiver_cmpy_v6_0_i1_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/apply_frequency_offset_correction/product/receiver_cmpy_v6_0_i1_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/apply_frequency_offset_correction/product/receiver_cmpy_v6_0_i1_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/apply_frequency_offset_correction/product/receiver_cmpy_v6_0_i1_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/increase_signal_power/product1/receiver_cmpy_v6_0_i2_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/increase_signal_power/product1/receiver_cmpy_v6_0_i2_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/increase_signal_power/product1/receiver_cmpy_v6_0_i2_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/increase_signal_power/product1/receiver_cmpy_v6_0_i2_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/increase_signal_power/product2/receiver_cmpy_v6_0_i1_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/increase_signal_power/product2/receiver_cmpy_v6_0_i1_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/increase_signal_power/product2/receiver_cmpy_v6_0_i1_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/coarse_frequency_synchronisation/increase_signal_power/product2/receiver_cmpy_v6_0_i1_instance/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e2.dsp: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/rrc/fir_compiler_7_2/transmitter_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/rrc/fir_compiler_7_2/transmitter_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[3].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/interpolation/cic_compiler_4_0_1/transmitter_cic_compiler_v4_0_i0_instance/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/rrc/fir_compiler_7_2/transmitter_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/Tx/transmitter_0/inst/transmitter_struct/interpolation/rrc/fir_compiler_7_2/transmitter_fir_compiler_v7_2_i0_instance/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e2.i_dsp48e2: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_imag/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[1].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: rfsoc_radio_i/receiver/inst/receiver_struct/cic_decimator/cic_decimator_real/receiver_cic_compiler_v4_0_i0_instance/U0/i_synth/decimator.decimation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Warnings, 100 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rfsoc_radio_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 6143.848 ; gain = 482.625
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 21:59:37 2023...
[Sat Feb 18 21:59:40 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:17:32 . Memory (MB): peak = 1967.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 21:59:40 2023...
