

================================================================
== Vivado HLS Report for 'getURFtoDLF'
================================================================
* Date:           Thu Jul  4 02:07:03 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   57|  4177|   57|  4177|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    4|     4|         1|          -|          -|       5|    no    |
        |- Loop 2         |   24|  3584|  3 ~ 448 |          -|          -|       8|    no    |
        | + Cnk_label1    |    0|   444|        37|          -|          -| 0 ~ 12 |    no    |
        |- Loop 3         |   25|   585|  5 ~ 117 |          -|          -|       5|    no    |
        | + Loop 3.1      |    1|   113|  6 ~ 14  |          -|          -|  0 ~ 8 |    no    |
        |  ++ Loop 3.1.1  |    2|    10|         2|          -|          -|  1 ~ 5 |    no    |
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond)
	43  / (exitcond)
4 --> 
	42  / (!tmp_173)
	5  / (tmp_173)
5 --> 
	6  / (!tmp_i & !exitcond_i)
	42  / (tmp_i) | (exitcond_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	5  / true
42 --> 
	3  / true
43 --> 
	51  / (tmp_174)
	44  / (!tmp_174)
44 --> 
	45  / true
45 --> 
	46  / (!tmp_178)
	49  / (tmp_178)
46 --> 
	47  / true
47 --> 
	48  / (!exitcond5)
	44  / (exitcond5)
48 --> 
	47  / true
49 --> 
	50  / true
50 --> 
	43  / true
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%corner6 = alloca [6 x i3], align 1" [cubiecube.cpp:491]   --->   Operation 52 'alloca' 'corner6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%corner6_addr = getelementptr inbounds [6 x i3]* %corner6, i64 0, i64 0" [cubiecube.cpp:491]   --->   Operation 53 'getelementptr' 'corner6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "store i3 0, i3* %corner6_addr, align 1" [cubiecube.cpp:491]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "br label %._crit_edge" [cubiecube.cpp:491]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_rec = phi i3 [ 0, %0 ], [ %p_sum, %._crit_edge ]"   --->   Operation 56 'phi' 'p_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.65ns)   --->   "%p_sum = add i3 %p_rec, 1"   --->   Operation 57 'add' 'p_sum' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_sum_cast = zext i3 %p_sum to i64"   --->   Operation 58 'zext' 'p_sum_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%corner6_addr_1 = getelementptr [6 x i3]* %corner6, i64 0, i64 %p_sum_cast"   --->   Operation 59 'getelementptr' 'corner6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.32ns)   --->   "store i3 0, i3* %corner6_addr_1, align 1" [cubiecube.cpp:491]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_2 : Operation 61 [1/1] (1.13ns)   --->   "%tmp_s = icmp eq i3 %p_rec, -4" [cubiecube.cpp:491]   --->   Operation 61 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 62 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader4.preheader, label %._crit_edge" [cubiecube.cpp:491]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%a_1 = alloca i32"   --->   Operation 64 'alloca' 'a_1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 65 'alloca' 'x' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "store i32 0, i32* %x"   --->   Operation 66 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 67 [1/1] (1.76ns)   --->   "store i32 0, i32* %a_1"   --->   Operation 67 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader4" [cubiecube.cpp:493]   --->   Operation 68 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader4.preheader ], [ %j_8, %.preheader4.backedge ]"   --->   Operation 69 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%n_assign_cast3 = zext i4 %i to i32" [cubiecube.cpp:493]   --->   Operation 70 'zext' 'n_assign_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -8" [cubiecube.cpp:493]   --->   Operation 71 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 72 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.73ns)   --->   "%j_8 = add i4 %i, 1" [cubiecube.cpp:493]   --->   Operation 73 'add' 'j_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.preheader, label %1" [cubiecube.cpp:493]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_172 = zext i4 %i to i64" [cubiecube.cpp:494]   --->   Operation 75 'zext' 'tmp_172' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%cubiecube_0_cp_addr = getelementptr [8 x i3]* %cubiecube_0_cp, i64 0, i64 %tmp_172" [cubiecube.cpp:494]   --->   Operation 76 'getelementptr' 'cubiecube_0_cp_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%cubiecube_0_cp_load = load i3* %cubiecube_0_cp_addr, align 1" [cubiecube.cpp:494]   --->   Operation 77 'load' 'cubiecube_0_cp_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_3 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader3" [cubiecube.cpp:499]   --->   Operation 78 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.65>
ST_4 : Operation 79 [1/2] (2.32ns)   --->   "%cubiecube_0_cp_load = load i3* %cubiecube_0_cp_addr, align 1" [cubiecube.cpp:494]   --->   Operation 79 'load' 'cubiecube_0_cp_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_4 : Operation 80 [1/1] (1.13ns)   --->   "%tmp_173 = icmp ult i3 %cubiecube_0_cp_load, -2" [cubiecube.cpp:494]   --->   Operation 80 'icmp' 'tmp_173' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_173, label %2, label %.preheader4.backedge" [cubiecube.cpp:494]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [cubiecube.cpp:495]   --->   Operation 82 'load' 'x_load' <Predicate = (tmp_173)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.55ns)   --->   "%x_3 = add nsw i32 %x_load, 1" [cubiecube.cpp:495]   --->   Operation 83 'add' 'x_3' <Predicate = (tmp_173)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (2.47ns)   --->   "%tmp_i = icmp slt i32 %n_assign_cast3, %x_3" [cubiecube.cpp:196->cubiecube.cpp:495]   --->   Operation 84 'icmp' 'tmp_i' <Predicate = (tmp_173)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.76ns)   --->   "br i1 %tmp_i, label %Cnk.exit, label %3" [cubiecube.cpp:196->cubiecube.cpp:495]   --->   Operation 85 'br' <Predicate = (tmp_173)> <Delay = 1.76>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_lshr_f_i_cast = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i, i32 1, i32 2)" [cubiecube.cpp:198->cubiecube.cpp:495]   --->   Operation 86 'partselect' 'p_lshr_f_i_cast' <Predicate = (tmp_173 & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i2 %p_lshr_f_i_cast to i32" [cubiecube.cpp:198->cubiecube.cpp:495]   --->   Operation 87 'zext' 'tmp_i_cast' <Predicate = (tmp_173 & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.47ns)   --->   "%tmp_379_i = icmp slt i32 %tmp_i_cast, %x_3" [cubiecube.cpp:198->cubiecube.cpp:495]   --->   Operation 88 'icmp' 'tmp_379_i' <Predicate = (tmp_173 & !tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (2.55ns)   --->   "%k_assign_2 = sub nsw i32 %n_assign_cast3, %x_3" [cubiecube.cpp:199->cubiecube.cpp:495]   --->   Operation 89 'sub' 'k_assign_2' <Predicate = (tmp_173 & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_380_i)   --->   "%p_k_i = select i1 %tmp_379_i, i32 %k_assign_2, i32 %x_3" [cubiecube.cpp:198->cubiecube.cpp:495]   --->   Operation 90 'select' 'p_k_i' <Predicate = (tmp_173 & !tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_380_i = add i32 %p_k_i, 1" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 91 'add' 'tmp_380_i' <Predicate = (tmp_173 & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.76ns)   --->   "br label %4" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 92 'br' <Predicate = (tmp_173 & !tmp_i)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%j_i = phi i32 [ 1, %3 ], [ %j_7, %5 ]"   --->   Operation 93 'phi' 'j_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%i_i = phi i32 [ %n_assign_cast3, %3 ], [ %i_26, %5 ]"   --->   Operation 94 'phi' 'i_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%s_i = phi i32 [ 1, %3 ], [ %s_3, %5 ]"   --->   Operation 95 'phi' 's_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %j_i, %tmp_380_i" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 96 'icmp' 'exitcond_i' <Predicate = (!tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %Cnk.exit.loopexit, label %5" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 97 'br' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (8.51ns)   --->   "%s = mul nsw i32 %s_i, %i_i" [cubiecube.cpp:202->cubiecube.cpp:495]   --->   Operation 98 'mul' 's' <Predicate = (!tmp_i & !exitcond_i)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (2.55ns)   --->   "%i_26 = add nsw i32 %i_i, -1" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 99 'add' 'i_26' <Predicate = (!tmp_i & !exitcond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.76ns)   --->   "br label %Cnk.exit"   --->   Operation 100 'br' <Predicate = (!tmp_i & exitcond_i)> <Delay = 1.76>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%x_load_2 = load i32* %x" [cubiecube.cpp:496]   --->   Operation 101 'load' 'x_load_2' <Predicate = (tmp_i) | (exitcond_i)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_181 = sext i32 %x_load_2 to i64" [cubiecube.cpp:496]   --->   Operation 102 'sext' 'tmp_181' <Predicate = (tmp_i) | (exitcond_i)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%corner6_addr_3 = getelementptr inbounds [6 x i3]* %corner6, i64 0, i64 %tmp_181" [cubiecube.cpp:496]   --->   Operation 103 'getelementptr' 'corner6_addr_3' <Predicate = (tmp_i) | (exitcond_i)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.32ns)   --->   "store i3 %cubiecube_0_cp_load, i3* %corner6_addr_3, align 1" [cubiecube.cpp:496]   --->   Operation 104 'store' <Predicate = (tmp_i) | (exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_5 : Operation 105 [1/1] (1.76ns)   --->   "store i32 %x_3, i32* %x" [cubiecube.cpp:496]   --->   Operation 105 'store' <Predicate = (tmp_i) | (exitcond_i)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 106 [36/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 106 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (2.55ns)   --->   "%j_7 = add nsw i32 %j_i, 1" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 107 'add' 'j_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 108 [35/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 108 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 109 [34/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 109 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 110 [33/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 110 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 111 [32/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 111 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 112 [31/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 112 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 113 [30/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 113 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 114 [29/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 114 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 115 [28/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 115 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 116 [27/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 116 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 117 [26/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 117 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 118 [25/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 118 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 119 [24/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 119 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 120 [23/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 120 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 121 [22/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 121 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 122 [21/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 122 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 123 [20/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 123 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 124 [19/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 124 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 125 [18/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 125 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 126 [17/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 126 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 127 [16/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 127 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 128 [15/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 128 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 129 [14/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 129 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 130 [13/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 130 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 131 [12/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 131 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 132 [11/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 132 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 133 [10/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 133 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 134 [9/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 134 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 135 [8/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 135 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 136 [7/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 136 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 137 [6/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 137 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 138 [5/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 138 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 139 [4/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 139 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 140 [3/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 140 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 141 [2/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 141 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str30) nounwind" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 142 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_77_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str30) nounwind" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 143 'specregionbegin' 'tmp_77_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 12, i32 6, [1 x i8]* @p_str131) nounwind" [cubiecube.cpp:201->cubiecube.cpp:495]   --->   Operation 144 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 145 [1/36] (4.13ns)   --->   "%s_3 = sdiv i32 %s, %j_i" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 145 'sdiv' 's_3' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 146 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str30, i32 %tmp_77_i) nounwind" [cubiecube.cpp:204->cubiecube.cpp:495]   --->   Operation 146 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 147 [1/1] (0.00ns)   --->   "br label %4" [cubiecube.cpp:200->cubiecube.cpp:495]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 5> <Delay = 4.32>
ST_42 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node a_2)   --->   "%p_0_i = phi i32 [ 0, %2 ], [ %s_i, %Cnk.exit.loopexit ]" [cubiecube.cpp:203->cubiecube.cpp:495]   --->   Operation 148 'phi' 'p_0_i' <Predicate = (tmp_173)> <Delay = 0.00>
ST_42 : Operation 149 [1/1] (0.00ns)   --->   "%a_load_2 = load i32* %a_1" [cubiecube.cpp:495]   --->   Operation 149 'load' 'a_load_2' <Predicate = (tmp_173)> <Delay = 0.00>
ST_42 : Operation 150 [1/1] (2.55ns) (out node of the LUT)   --->   "%a_2 = add nsw i32 %p_0_i, %a_load_2" [cubiecube.cpp:495]   --->   Operation 150 'add' 'a_2' <Predicate = (tmp_173)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 151 [1/1] (1.76ns)   --->   "store i32 %a_2, i32* %a_1" [cubiecube.cpp:495]   --->   Operation 151 'store' <Predicate = (tmp_173)> <Delay = 1.76>
ST_42 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader4.backedge" [cubiecube.cpp:497]   --->   Operation 152 'br' <Predicate = (tmp_173)> <Delay = 0.00>
ST_42 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 3> <Delay = 8.51>
ST_43 : Operation 154 [1/1] (0.00ns)   --->   "%r_assign = phi i3 [ %j, %9 ], [ -3, %.preheader3.preheader ]"   --->   Operation 154 'phi' 'r_assign' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 155 [1/1] (0.00ns)   --->   "%b = phi i32 [ %b_2, %9 ], [ 0, %.preheader3.preheader ]"   --->   Operation 155 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 156 [1/1] (1.13ns)   --->   "%tmp_174 = icmp eq i3 %r_assign, 0" [cubiecube.cpp:499]   --->   Operation 156 'icmp' 'tmp_174' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 157 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %tmp_174, label %10, label %.preheader.preheader" [cubiecube.cpp:499]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_177 = zext i3 %r_assign to i64" [cubiecube.cpp:503]   --->   Operation 159 'zext' 'tmp_177' <Predicate = (!tmp_174)> <Delay = 0.00>
ST_43 : Operation 160 [1/1] (0.00ns)   --->   "%corner6_addr_2 = getelementptr inbounds [6 x i3]* %corner6, i64 0, i64 %tmp_177" [cubiecube.cpp:503]   --->   Operation 160 'getelementptr' 'corner6_addr_2' <Predicate = (!tmp_174)> <Delay = 0.00>
ST_43 : Operation 161 [1/1] (1.76ns)   --->   "br label %.preheader" [cubiecube.cpp:503]   --->   Operation 161 'br' <Predicate = (!tmp_174)> <Delay = 1.76>
ST_43 : Operation 162 [1/1] (0.00ns)   --->   "%a_load = load i32* %a_1" [cubiecube.cpp:510]   --->   Operation 162 'load' 'a_load' <Predicate = (tmp_174)> <Delay = 0.00>
ST_43 : Operation 163 [1/1] (8.51ns)   --->   "%tmp_175 = mul nsw i32 720, %a_load" [cubiecube.cpp:510]   --->   Operation 163 'mul' 'tmp_175' <Predicate = (tmp_174)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 4> <Delay = 2.32>
ST_44 : Operation 164 [2/2] (2.32ns)   --->   "%corner6_load = load i3* %corner6_addr_2, align 1" [cubiecube.cpp:503]   --->   Operation 164 'load' 'corner6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>

State 45 <SV = 5> <Delay = 3.45>
ST_45 : Operation 165 [1/1] (0.00ns)   --->   "%k = phi i32 [ %k_2, %rotateLeft_corner.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 165 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 166 [1/2] (2.32ns)   --->   "%corner6_load = load i3* %corner6_addr_2, align 1" [cubiecube.cpp:503]   --->   Operation 166 'load' 'corner6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_45 : Operation 167 [1/1] (1.13ns)   --->   "%tmp_178 = icmp eq i3 %corner6_load, %r_assign" [cubiecube.cpp:503]   --->   Operation 167 'icmp' 'tmp_178' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 168 [1/1] (2.55ns)   --->   "%k_2 = add nsw i32 %k, 1" [cubiecube.cpp:506]   --->   Operation 168 'add' 'k_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %tmp_178, label %9, label %6" [cubiecube.cpp:503]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 170 [2/2] (2.32ns)   --->   "%temp = load i3* %corner6_addr, align 1" [cubiecube.cpp:212->cubiecube.cpp:505]   --->   Operation 170 'load' 'temp' <Predicate = (!tmp_178)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_45 : Operation 171 [1/1] (1.65ns)   --->   "%tmp_179 = add i3 %r_assign, 1" [cubiecube.cpp:508]   --->   Operation 171 'add' 'tmp_179' <Predicate = (tmp_178)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 6> <Delay = 2.32>
ST_46 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str636)" [cubiecube.cpp:503]   --->   Operation 172 'specregionbegin' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 8, i32 4, [1 x i8]* @p_str131) nounwind" [cubiecube.cpp:504]   --->   Operation 173 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 174 [1/2] (2.32ns)   --->   "%temp = load i3* %corner6_addr, align 1" [cubiecube.cpp:212->cubiecube.cpp:505]   --->   Operation 174 'load' 'temp' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_46 : Operation 175 [1/1] (1.76ns)   --->   "br label %7" [cubiecube.cpp:213->cubiecube.cpp:505]   --->   Operation 175 'br' <Predicate = true> <Delay = 1.76>

State 47 <SV = 7> <Delay = 3.97>
ST_47 : Operation 176 [1/1] (0.00ns)   --->   "%i_i2 = phi i3 [ 0, %6 ], [ %i_27, %8 ]"   --->   Operation 176 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 4)"   --->   Operation 177 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 178 [1/1] (1.13ns)   --->   "%exitcond5 = icmp eq i3 %i_i2, %r_assign" [cubiecube.cpp:213->cubiecube.cpp:505]   --->   Operation 178 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 179 [1/1] (1.65ns)   --->   "%i_27 = add i3 %i_i2, 1" [cubiecube.cpp:216->cubiecube.cpp:505]   --->   Operation 179 'add' 'i_27' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %rotateLeft_corner.exit, label %8" [cubiecube.cpp:213->cubiecube.cpp:505]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_i4 = zext i3 %i_27 to i64" [cubiecube.cpp:216->cubiecube.cpp:505]   --->   Operation 181 'zext' 'tmp_i4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 182 [1/1] (0.00ns)   --->   "%corner6_addr_4 = getelementptr [6 x i3]* %corner6, i64 0, i64 %tmp_i4" [cubiecube.cpp:216->cubiecube.cpp:505]   --->   Operation 182 'getelementptr' 'corner6_addr_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_47 : Operation 183 [2/2] (2.32ns)   --->   "%corner6_load_2 = load i3* %corner6_addr_4, align 1" [cubiecube.cpp:216->cubiecube.cpp:505]   --->   Operation 183 'load' 'corner6_load_2' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_47 : Operation 184 [1/1] (2.32ns)   --->   "store i3 %temp, i3* %corner6_addr_2, align 1" [cubiecube.cpp:217->cubiecube.cpp:505]   --->   Operation 184 'store' <Predicate = (exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_47 : Operation 185 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str636, i32 %tmp_60)" [cubiecube.cpp:507]   --->   Operation 185 'specregionend' 'empty_38' <Predicate = (exitcond5)> <Delay = 0.00>
ST_47 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader" [cubiecube.cpp:507]   --->   Operation 186 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 48 <SV = 8> <Delay = 4.64>
ST_48 : Operation 187 [1/2] (2.32ns)   --->   "%corner6_load_2 = load i3* %corner6_addr_4, align 1" [cubiecube.cpp:216->cubiecube.cpp:505]   --->   Operation 187 'load' 'corner6_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_48 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_110_i = zext i3 %i_i2 to i64" [cubiecube.cpp:216->cubiecube.cpp:505]   --->   Operation 188 'zext' 'tmp_110_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 189 [1/1] (0.00ns)   --->   "%corner6_addr_5 = getelementptr [6 x i3]* %corner6, i64 0, i64 %tmp_110_i" [cubiecube.cpp:216->cubiecube.cpp:505]   --->   Operation 189 'getelementptr' 'corner6_addr_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 190 [1/1] (2.32ns)   --->   "store i3 %corner6_load_2, i3* %corner6_addr_5, align 1" [cubiecube.cpp:216->cubiecube.cpp:505]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 6> <RAM>
ST_48 : Operation 191 [1/1] (0.00ns)   --->   "br label %7" [cubiecube.cpp:213->cubiecube.cpp:505]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 6> <Delay = 8.51>
ST_49 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_219_cast = zext i3 %tmp_179 to i32" [cubiecube.cpp:508]   --->   Operation 192 'zext' 'tmp_219_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 193 [1/1] (8.51ns)   --->   "%tmp_180 = mul nsw i32 %tmp_219_cast, %b" [cubiecube.cpp:508]   --->   Operation 193 'mul' 'tmp_180' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 7> <Delay = 2.55>
ST_50 : Operation 194 [1/1] (2.55ns)   --->   "%b_2 = add nsw i32 %k, %tmp_180" [cubiecube.cpp:508]   --->   Operation 194 'add' 'b_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 195 [1/1] (1.65ns)   --->   "%j = add i3 %r_assign, -1" [cubiecube.cpp:499]   --->   Operation 195 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 196 [1/1] (0.00ns)   --->   "br label %.preheader3" [cubiecube.cpp:499]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 4> <Delay = 2.55>
ST_51 : Operation 197 [1/1] (2.55ns)   --->   "%tmp_176 = add nsw i32 %b, %tmp_175" [cubiecube.cpp:510]   --->   Operation 197 'add' 'tmp_176' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 198 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_176 to i16" [cubiecube.cpp:510]   --->   Operation 198 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 199 [1/1] (0.00ns)   --->   "ret i16 %tmp" [cubiecube.cpp:510]   --->   Operation 199 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cubiecube_0_cp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
corner6             (alloca           ) [ 0011111111111111111111111111111111111111111111111110]
corner6_addr        (getelementptr    ) [ 0011111111111111111111111111111111111111111111111110]
StgValue_54         (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_55         (br               ) [ 0110000000000000000000000000000000000000000000000000]
p_rec               (phi              ) [ 0010000000000000000000000000000000000000000000000000]
p_sum               (add              ) [ 0110000000000000000000000000000000000000000000000000]
p_sum_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
corner6_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_60         (store            ) [ 0000000000000000000000000000000000000000000000000000]
tmp_s               (icmp             ) [ 0010000000000000000000000000000000000000000000000000]
StgValue_62         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
StgValue_63         (br               ) [ 0110000000000000000000000000000000000000000000000000]
a_1                 (alloca           ) [ 0011111111111111111111111111111111111111111111111110]
x                   (alloca           ) [ 0011111111111111111111111111111111111111111000000000]
StgValue_66         (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_67         (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_68         (br               ) [ 0011111111111111111111111111111111111111111000000000]
i                   (phi              ) [ 0001100000000000000000000000000000000000000000000000]
n_assign_cast3      (zext             ) [ 0000111111111111111111111111111111111111110000000000]
exitcond            (icmp             ) [ 0001111111111111111111111111111111111111111000000000]
StgValue_72         (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
j_8                 (add              ) [ 0011111111111111111111111111111111111111111000000000]
StgValue_74         (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_172             (zext             ) [ 0000000000000000000000000000000000000000000000000000]
cubiecube_0_cp_addr (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000]
StgValue_78         (br               ) [ 0001111111111111111111111111111111111111111111111110]
cubiecube_0_cp_load (load             ) [ 0000011111111111111111111111111111111111110000000000]
tmp_173             (icmp             ) [ 0001111111111111111111111111111111111111111000000000]
StgValue_81         (br               ) [ 0000000000000000000000000000000000000000000000000000]
x_load              (load             ) [ 0000000000000000000000000000000000000000000000000000]
x_3                 (add              ) [ 0000011111111111111111111111111111111111110000000000]
tmp_i               (icmp             ) [ 0001111111111111111111111111111111111111111000000000]
StgValue_85         (br               ) [ 0001111111111111111111111111111111111111111000000000]
p_lshr_f_i_cast     (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_379_i           (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
k_assign_2          (sub              ) [ 0000000000000000000000000000000000000000000000000000]
p_k_i               (select           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_380_i           (add              ) [ 0000011111111111111111111111111111111111110000000000]
StgValue_92         (br               ) [ 0001111111111111111111111111111111111111111000000000]
j_i                 (phi              ) [ 0000011111111111111111111111111111111111110000000000]
i_i                 (phi              ) [ 0000010000000000000000000000000000000000000000000000]
s_i                 (phi              ) [ 0001110000000000000000000000000000000000001000000000]
exitcond_i          (icmp             ) [ 0001111111111111111111111111111111111111111000000000]
StgValue_97         (br               ) [ 0000000000000000000000000000000000000000000000000000]
s                   (mul              ) [ 0000001111111111111111111111111111111111110000000000]
i_26                (add              ) [ 0001111111111111111111111111111111111111111000000000]
StgValue_100        (br               ) [ 0001111111111111111111111111111111111111111000000000]
x_load_2            (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_181             (sext             ) [ 0000000000000000000000000000000000000000000000000000]
corner6_addr_3      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_104        (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_105        (store            ) [ 0000000000000000000000000000000000000000000000000000]
j_7                 (add              ) [ 0001110111111111111111111111111111111111111000000000]
StgValue_142        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
tmp_77_i            (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_144        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
s_3                 (sdiv             ) [ 0001111111111111111111111111111111111111111000000000]
empty               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_147        (br               ) [ 0001111111111111111111111111111111111111111000000000]
p_0_i               (phi              ) [ 0000000000000000000000000000000000000000001000000000]
a_load_2            (load             ) [ 0000000000000000000000000000000000000000000000000000]
a_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_151        (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_152        (br               ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_153        (br               ) [ 0011111111111111111111111111111111111111111000000000]
r_assign            (phi              ) [ 0000000000000000000000000000000000000000000111111110]
b                   (phi              ) [ 0000000000000000000000000000000000000000000111111101]
tmp_174             (icmp             ) [ 0000000000000000000000000000000000000000000111111110]
StgValue_157        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
StgValue_158        (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_177             (zext             ) [ 0000000000000000000000000000000000000000000000000000]
corner6_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000000000011111000]
StgValue_161        (br               ) [ 0000000000000000000000000000000000000000000111111110]
a_load              (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_175             (mul              ) [ 0000000000000000000000000000000000000000000000000001]
k                   (phi              ) [ 0000000000000000000000000000000000000000000011000110]
corner6_load        (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_178             (icmp             ) [ 0000000000000000000000000000000000000000000111111110]
k_2                 (add              ) [ 0000000000000000000000000000000000000000000111111110]
StgValue_169        (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_179             (add              ) [ 0000000000000000000000000000000000000000000000000100]
tmp_60              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000011000]
StgValue_173        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
temp                (load             ) [ 0000000000000000000000000000000000000000000000011000]
StgValue_175        (br               ) [ 0000000000000000000000000000000000000000000111111110]
i_i2                (phi              ) [ 0000000000000000000000000000000000000000000000011000]
StgValue_177        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
exitcond5           (icmp             ) [ 0000000000000000000000000000000000000000000111111110]
i_27                (add              ) [ 0000000000000000000000000000000000000000000111111110]
StgValue_180        (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_i4              (zext             ) [ 0000000000000000000000000000000000000000000000000000]
corner6_addr_4      (getelementptr    ) [ 0000000000000000000000000000000000000000000000001000]
StgValue_184        (store            ) [ 0000000000000000000000000000000000000000000000000000]
empty_38            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_186        (br               ) [ 0000000000000000000000000000000000000000000111111110]
corner6_load_2      (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_110_i           (zext             ) [ 0000000000000000000000000000000000000000000000000000]
corner6_addr_5      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_190        (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_191        (br               ) [ 0000000000000000000000000000000000000000000111111110]
tmp_219_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_180             (mul              ) [ 0000000000000000000000000000000000000000000000000010]
b_2                 (add              ) [ 0001000000000000000000000000000000000000000111111110]
j                   (add              ) [ 0001000000000000000000000000000000000000000111111110]
StgValue_196        (br               ) [ 0001000000000000000000000000000000000000000111111110]
tmp_176             (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp                 (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_199        (ret              ) [ 0000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cubiecube_0_cp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_cp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str636"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="corner6_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="corner6/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="corner6_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corner6_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_54/1 StgValue_60/2 StgValue_104/5 corner6_load/44 temp/45 corner6_load_2/47 StgValue_184/47 StgValue_190/48 "/>
</bind>
</comp>

<comp id="91" class="1004" name="corner6_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="3" slack="0"/>
<pin id="95" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corner6_addr_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cubiecube_0_cp_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_cp_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cubiecube_0_cp_load/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="corner6_addr_3_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corner6_addr_3/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="corner6_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corner6_addr_2/43 "/>
</bind>
</comp>

<comp id="124" class="1004" name="corner6_addr_4_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corner6_addr_4/47 "/>
</bind>
</comp>

<comp id="131" class="1004" name="corner6_addr_5_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corner6_addr_5/48 "/>
</bind>
</comp>

<comp id="139" class="1005" name="p_rec_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="1"/>
<pin id="141" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_rec (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_rec_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_rec/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="j_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="j_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="2"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="183" class="1005" name="s_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="s_i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="32" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_i/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="p_0_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_0_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/42 "/>
</bind>
</comp>

<comp id="207" class="1005" name="r_assign_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_assign (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="r_assign_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="3" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_assign/43 "/>
</bind>
</comp>

<comp id="219" class="1005" name="b_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="b_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/43 "/>
</bind>
</comp>

<comp id="231" class="1005" name="k_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2"/>
<pin id="233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="k_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="2"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/45 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_i2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_i2_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/47 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/4 x_load_2/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_2/42 a_load/43 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_sum_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_sum_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum_cast/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="StgValue_66_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="StgValue_67_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="n_assign_cast3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_assign_cast3/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_8_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_172_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_172/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_173_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_173/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="x_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_lshr_f_i_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="1"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="3" slack="0"/>
<pin id="331" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_cast/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_i_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_379_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_379_i/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="k_assign_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_assign_2/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_k_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_k_i/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_380_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_380_i/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="exitcond_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="s/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="i_26_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_26/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_181_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_181/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="StgValue_105_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="32" slack="3"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="s_3/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="j_7_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="a_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_2/42 "/>
</bind>
</comp>

<comp id="408" class="1004" name="StgValue_151_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="4"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_151/42 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_174_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_174/43 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_177_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_177/43 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_175_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_175/43 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_178_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="3" slack="2"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_178/45 "/>
</bind>
</comp>

<comp id="436" class="1004" name="k_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/45 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_179_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="2"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_179/45 "/>
</bind>
</comp>

<comp id="448" class="1004" name="exitcond5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="4"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/47 "/>
</bind>
</comp>

<comp id="454" class="1004" name="i_27_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/47 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_i4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i4/47 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_110_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_110_i/48 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_219_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_219_cast/49 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_180_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="3"/>
<pin id="476" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_180/49 "/>
</bind>
</comp>

<comp id="479" class="1004" name="b_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2"/>
<pin id="481" dir="0" index="1" bw="32" slack="1"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_2/50 "/>
</bind>
</comp>

<comp id="484" class="1004" name="j_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="4"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/50 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_176_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="1"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_176/51 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/51 "/>
</bind>
</comp>

<comp id="499" class="1005" name="corner6_addr_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="5"/>
<pin id="501" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="corner6_addr "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_sum_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="p_sum "/>
</bind>
</comp>

<comp id="512" class="1005" name="a_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="x_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="526" class="1005" name="n_assign_cast3_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_assign_cast3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="j_8_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="541" class="1005" name="cubiecube_0_cp_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="1"/>
<pin id="543" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_cp_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="cubiecube_0_cp_load_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="1"/>
<pin id="548" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_cp_load "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_173_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="2"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_173 "/>
</bind>
</comp>

<comp id="555" class="1005" name="x_3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_i_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_380_i_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_380_i "/>
</bind>
</comp>

<comp id="572" class="1005" name="s_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_26_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="582" class="1005" name="j_7_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="587" class="1005" name="s_3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_3 "/>
</bind>
</comp>

<comp id="595" class="1005" name="corner6_addr_2_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="1"/>
<pin id="597" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="corner6_addr_2 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_175_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_175 "/>
</bind>
</comp>

<comp id="608" class="1005" name="k_2_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_179_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="1"/>
<pin id="615" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179 "/>
</bind>
</comp>

<comp id="618" class="1005" name="temp_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="1"/>
<pin id="620" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="626" class="1005" name="i_27_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="631" class="1005" name="corner6_addr_4_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="1"/>
<pin id="633" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="corner6_addr_4 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_180_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_180 "/>
</bind>
</comp>

<comp id="641" class="1005" name="b_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="j_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="64" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="76" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="91" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="111" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="84" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="183" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="265"><net_src comp="143" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="8" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="276"><net_src comp="143" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="154" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="154" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="154" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="154" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="313"><net_src comp="105" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="255" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="150" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="16" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="315" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="315" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="340" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="315" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="16" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="166" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="187" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="177" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="177" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="255" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="395"><net_src comp="162" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="162" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="199" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="258" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="211" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="211" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="258" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="84" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="207" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="235" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="16" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="207" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="247" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="207" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="247" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="8" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="468"><net_src comp="243" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="219" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="231" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="207" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="219" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="76" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="507"><net_src comp="261" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="515"><net_src comp="68" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="522"><net_src comp="72" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="529"><net_src comp="288" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="539"><net_src comp="298" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="544"><net_src comp="98" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="549"><net_src comp="105" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="554"><net_src comp="309" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="315" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="563"><net_src comp="321" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="359" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="575"><net_src comp="370" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="580"><net_src comp="376" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="585"><net_src comp="396" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="590"><net_src comp="391" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="598"><net_src comp="118" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="603"><net_src comp="424" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="611"><net_src comp="436" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="616"><net_src comp="442" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="621"><net_src comp="84" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="629"><net_src comp="454" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="634"><net_src comp="124" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="639"><net_src comp="473" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="644"><net_src comp="479" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="649"><net_src comp="484" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="211" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getURFtoDLF : cubiecube_0_cp | {3 4 }
  - Chain level:
	State 1
		corner6_addr : 1
		StgValue_54 : 2
	State 2
		p_sum : 1
		p_sum_cast : 2
		corner6_addr_1 : 3
		StgValue_60 : 4
		tmp_s : 1
		StgValue_63 : 2
		StgValue_66 : 1
		StgValue_67 : 1
	State 3
		n_assign_cast3 : 1
		exitcond : 1
		j_8 : 1
		StgValue_74 : 2
		tmp_172 : 1
		cubiecube_0_cp_addr : 2
		cubiecube_0_cp_load : 3
	State 4
		tmp_173 : 1
		StgValue_81 : 2
		x_3 : 1
		tmp_i : 2
		StgValue_85 : 3
		tmp_i_cast : 1
		tmp_379_i : 2
		k_assign_2 : 2
		p_k_i : 3
		tmp_380_i : 4
	State 5
		exitcond_i : 1
		StgValue_97 : 2
		s : 1
		i_26 : 1
		tmp_181 : 1
		corner6_addr_3 : 2
		StgValue_104 : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		empty : 1
	State 42
		a_2 : 1
		StgValue_151 : 2
	State 43
		tmp_174 : 1
		StgValue_158 : 2
		tmp_177 : 1
		corner6_addr_2 : 2
		tmp_175 : 1
	State 44
	State 45
		tmp_178 : 1
		k_2 : 1
		StgValue_169 : 2
	State 46
	State 47
		exitcond5 : 1
		i_27 : 1
		StgValue_180 : 2
		tmp_i4 : 2
		corner6_addr_4 : 3
		corner6_load_2 : 4
	State 48
		corner6_addr_5 : 1
		StgValue_190 : 2
	State 49
		tmp_180 : 1
	State 50
	State 51
		tmp : 1
		StgValue_199 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   sdiv   |       grp_fu_391       |    0    |   394   |   238   |
|----------|------------------------|---------|---------|---------|
|          |      p_sum_fu_261      |    0    |    0    |    12   |
|          |       j_8_fu_298       |    0    |    0    |    13   |
|          |       x_3_fu_315       |    0    |    0    |    39   |
|          |    tmp_380_i_fu_359    |    0    |    0    |    39   |
|          |       i_26_fu_376      |    0    |    0    |    39   |
|          |       j_7_fu_396       |    0    |    0    |    39   |
|    add   |       a_2_fu_402       |    0    |    0    |    39   |
|          |       k_2_fu_436       |    0    |    0    |    39   |
|          |     tmp_179_fu_442     |    0    |    0    |    12   |
|          |       i_27_fu_454      |    0    |    0    |    12   |
|          |       b_2_fu_479       |    0    |    0    |    39   |
|          |        j_fu_484        |    0    |    0    |    12   |
|          |     tmp_176_fu_490     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_272      |    0    |    0    |    9    |
|          |     exitcond_fu_292    |    0    |    0    |    9    |
|          |     tmp_173_fu_309     |    0    |    0    |    9    |
|          |      tmp_i_fu_321      |    0    |    0    |    18   |
|   icmp   |    tmp_379_i_fu_340    |    0    |    0    |    18   |
|          |    exitcond_i_fu_365   |    0    |    0    |    18   |
|          |     tmp_174_fu_413     |    0    |    0    |    9    |
|          |     tmp_178_fu_430     |    0    |    0    |    9    |
|          |    exitcond5_fu_448    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |        s_fu_370        |    3    |    0    |    20   |
|    mul   |     tmp_175_fu_424     |    3    |    0    |    20   |
|          |     tmp_180_fu_473     |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    sub   |    k_assign_2_fu_346   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|  select  |      p_k_i_fu_351      |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    p_sum_cast_fu_267   |    0    |    0    |    0    |
|          |  n_assign_cast3_fu_288 |    0    |    0    |    0    |
|          |     tmp_172_fu_304     |    0    |    0    |    0    |
|   zext   |    tmp_i_cast_fu_336   |    0    |    0    |    0    |
|          |     tmp_177_fu_419     |    0    |    0    |    0    |
|          |      tmp_i4_fu_460     |    0    |    0    |    0    |
|          |    tmp_110_i_fu_465    |    0    |    0    |    0    |
|          |   tmp_219_cast_fu_470  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect| p_lshr_f_i_cast_fu_326 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |     tmp_181_fu_382     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |       tmp_fu_495       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    9    |   394   |   850   |
|----------|------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|corner6|    0   |    6   |    1   |
+-------+--------+--------+--------+
| Total |    0   |    6   |    1   |
+-------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        a_1_reg_512        |   32   |
|        b_2_reg_641        |   32   |
|         b_reg_219         |   32   |
|   corner6_addr_2_reg_595  |    3   |
|   corner6_addr_4_reg_631  |    3   |
|    corner6_addr_reg_499   |    3   |
|cubiecube_0_cp_addr_reg_541|    3   |
|cubiecube_0_cp_load_reg_546|    3   |
|        i_26_reg_577       |   32   |
|        i_27_reg_626       |    3   |
|        i_i2_reg_243       |    3   |
|        i_i_reg_174        |   32   |
|         i_reg_150         |    4   |
|        j_7_reg_582        |   32   |
|        j_8_reg_536        |    4   |
|        j_i_reg_162        |   32   |
|         j_reg_646         |    3   |
|        k_2_reg_608        |   32   |
|         k_reg_231         |   32   |
|   n_assign_cast3_reg_526  |   32   |
|       p_0_i_reg_195       |   32   |
|       p_rec_reg_139       |    3   |
|       p_sum_reg_504       |    3   |
|      r_assign_reg_207     |    3   |
|        s_3_reg_587        |   32   |
|        s_i_reg_183        |   32   |
|         s_reg_572         |   32   |
|        temp_reg_618       |    3   |
|      tmp_173_reg_551      |    1   |
|      tmp_175_reg_600      |   32   |
|      tmp_179_reg_613      |    3   |
|      tmp_180_reg_636      |   32   |
|     tmp_380_i_reg_564     |   32   |
|       tmp_i_reg_560       |    1   |
|        x_3_reg_555        |   32   |
|         x_reg_519         |   32   |
+---------------------------+--------+
|           Total           |   657  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   8  |   3  |   24   ||    41   |
|  grp_access_fu_84 |  p1  |   4  |   3  |   12   ||    21   |
| grp_access_fu_105 |  p0  |   2  |   3  |    6   ||    9    |
|     i_reg_150     |  p0  |   2  |   4  |    8   ||    9    |
|    j_i_reg_162    |  p0  |   2  |  32  |   64   ||    9    |
|    s_i_reg_183    |  p0  |   2  |  32  |   64   ||    9    |
|  r_assign_reg_207 |  p0  |   2  |   3  |    6   ||    9    |
|     b_reg_219     |  p0  |   2  |  32  |   64   ||    9    |
|     k_reg_231     |  p0  |   2  |  32  |   64   ||    9    |
|    i_i2_reg_243   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   318  || 18.0139 ||   134   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |   394  |   850  |
|   Memory  |    0   |    -   |    -   |    6   |    1   |
|Multiplexer|    -   |    -   |   18   |    -   |   134  |
|  Register |    -   |    -   |    -   |   657  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   18   |  1057  |   985  |
+-----------+--------+--------+--------+--------+--------+
