// Seed: 3394632270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always id_6 = 1'd0 == id_8;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    output supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
