INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ruft/SCHOOL/GCD_BASE/GCD_BASE.sim/sim_1/synth/func/xsim/gcd_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-311] analyzing module gcd_top
INFO: [VRFC 10-311] analyzing module glbl
