verilog work "netgen/translate/MEMORIA_translate.v"
vhdl work "Simulacion.vhd"
