// Seed: 2204728843
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_1 & 1;
  wire id_18;
  wire id_19;
  always id_2 = {1{id_11}};
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    output supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    output uwire id_7,
    input supply1 id_8,
    output wire id_9
    , id_26,
    output tri1 id_10,
    input supply0 id_11,
    inout wire id_12,
    output wor id_13,
    output wire id_14,
    input tri id_15,
    input supply1 id_16,
    input wand id_17,
    output wire id_18,
    input uwire id_19,
    input wand id_20,
    input wor id_21,
    output uwire id_22,
    output tri id_23,
    input wand id_24
);
  module_0(
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
