# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: new/constraints.xdc

# Block Designs: bd/Zynq_CPU/Zynq_CPU.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU || ORIG_REF_NAME==Zynq_CPU} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_axi_uartlite_0_0/Zynq_CPU_axi_uartlite_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_axi_uartlite_0_0 || ORIG_REF_NAME==Zynq_CPU_axi_uartlite_0_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_1/Zynq_CPU_processing_system7_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_processing_system7_0_1 || ORIG_REF_NAME==Zynq_CPU_processing_system7_0_1} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_1/Zynq_CPU_AES_Full_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_AES_Full_0_1 || ORIG_REF_NAME==Zynq_CPU_AES_Full_0_1} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_xbar_2/Zynq_CPU_xbar_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_xbar_2 || ORIG_REF_NAME==Zynq_CPU_xbar_2} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_ps7_0_axi_periph_3/Zynq_CPU_ps7_0_axi_periph_3.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_ps7_0_axi_periph_3 || ORIG_REF_NAME==Zynq_CPU_ps7_0_axi_periph_3} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_rst_ps7_0_100M_0/Zynq_CPU_rst_ps7_0_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_rst_ps7_0_100M_0 || ORIG_REF_NAME==Zynq_CPU_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_1/Zynq_CPU_auto_pc_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Zynq_CPU_auto_pc_1 || ORIG_REF_NAME==Zynq_CPU_auto_pc_1} -quiet] -quiet

# XDC: bd/Zynq_CPU/Zynq_CPU_ooc.xdc
