// Seed: 4199393365
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output wand id_9
);
  wire id_11;
  ;
endmodule
module module_1 (
    input wor id_0
    , id_15,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wire id_6,
    input wire id_7,
    input tri id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    output tri1 id_12,
    output supply1 id_13
);
  logic id_16;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_5,
      id_10,
      id_1,
      id_3,
      id_8,
      id_9,
      id_12,
      id_11
  );
  assign modCall_1.id_8 = 0;
endmodule
