INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Countdown.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Countdown
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D
WARNING: [VRFC 10-1315] redeclaration of ansi port Q is not allowed [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/D.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Edge_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Enableclock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enableclock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Stater.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stater
WARNING: [VRFC 10-1315] redeclaration of ansi port open is not allowed [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Stater.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
