<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XTrafGen_PRamCmd Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XTrafGen_PRamCmd Struct Reference</h1><!-- doxytag: class="XTrafGen_PRamCmd" --><code>#include &lt;xtrafgen.h&gt;</code>
<p>
<a href="struct_x_traf_gen___p_ram_cmd-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
Parameter Ram word fields 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#537cd758170f3a7376fca0a5e994cb28">OpCntl0</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#85bced037206e716989577fd0b82553f">OpCntl1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#f49ecd5370fa9eacf2471ab4c9e1ab7e">OpCntl2</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#c8afff236ec07ed1b51c5d0fad9eccf6">AddrMode</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#8b64b44b1d60f288fb3e50b9bcdf9506">IntervalMode</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#2277db8eb8f9b37bbbc339b7aecb7c85">IdMode</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_traf_gen___p_ram_cmd.html#5782f6bdd633ac305e1e625779f96a77">Opcode</a></td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="c8afff236ec07ed1b51c5d0fad9eccf6"></a><!-- doxytag: member="XTrafGen_PRamCmd::AddrMode" ref="c8afff236ec07ed1b51c5d0fad9eccf6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#c8afff236ec07ed1b51c5d0fad9eccf6">XTrafGen_PRamCmd::AddrMode</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Address mode     </td>
  </tr>
</table>
<a class="anchor" name="2277db8eb8f9b37bbbc339b7aecb7c85"></a><!-- doxytag: member="XTrafGen_PRamCmd::IdMode" ref="2277db8eb8f9b37bbbc339b7aecb7c85" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#2277db8eb8f9b37bbbc339b7aecb7c85">XTrafGen_PRamCmd::IdMode</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Id mode     </td>
  </tr>
</table>
<a class="anchor" name="8b64b44b1d60f288fb3e50b9bcdf9506"></a><!-- doxytag: member="XTrafGen_PRamCmd::IntervalMode" ref="8b64b44b1d60f288fb3e50b9bcdf9506" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#8b64b44b1d60f288fb3e50b9bcdf9506">XTrafGen_PRamCmd::IntervalMode</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interval mode     </td>
  </tr>
</table>
<a class="anchor" name="537cd758170f3a7376fca0a5e994cb28"></a><!-- doxytag: member="XTrafGen_PRamCmd::OpCntl0" ref="537cd758170f3a7376fca0a5e994cb28" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#537cd758170f3a7376fca0a5e994cb28">XTrafGen_PRamCmd::OpCntl0</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control field 0     </td>
  </tr>
</table>
<a class="anchor" name="85bced037206e716989577fd0b82553f"></a><!-- doxytag: member="XTrafGen_PRamCmd::OpCntl1" ref="85bced037206e716989577fd0b82553f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#85bced037206e716989577fd0b82553f">XTrafGen_PRamCmd::OpCntl1</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control field 1     </td>
  </tr>
</table>
<a class="anchor" name="f49ecd5370fa9eacf2471ab4c9e1ab7e"></a><!-- doxytag: member="XTrafGen_PRamCmd::OpCntl2" ref="f49ecd5370fa9eacf2471ab4c9e1ab7e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#f49ecd5370fa9eacf2471ab4c9e1ab7e">XTrafGen_PRamCmd::OpCntl2</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control field 2     </td>
  </tr>
</table>
<a class="anchor" name="5782f6bdd633ac305e1e625779f96a77"></a><!-- doxytag: member="XTrafGen_PRamCmd::Opcode" ref="5782f6bdd633ac305e1e625779f96a77" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_traf_gen___p_ram_cmd.html#5782f6bdd633ac305e1e625779f96a77">XTrafGen_PRamCmd::Opcode</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Opcode     </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>xtrafgen.h</ul>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
