{
  "id": "11",
  "stream": "computer-science-information-technology",
  "packet": "2022",
  "year": "2022",
  "type": "MCQ",
  "key": "A,B,C,D",
  "question_text": "Question 11\nConsider 2 kB direct mapped cache, 64 Byte block size 64 kB main memory and 16 bit word size, CPU \naccess words \nP\n, \nQ\n, \nR\n and \nS\n respectively 10 times i.e. (\nP Q R S\n). Starting address of first byte of \n, ,\nP Q R\n  \nand \nS\n  is respectively.\n248,\n8 ,\n28 ,\n262\nP\nA\nQ\nCA A R\nC\nA S\nA\n\uf03d\n\uf03d\n\uf03d\n\uf03d\nWhich of the following is/are true (initially cache is empty)\n(A) Expect for the first time P is always a hit\n(B) S is always a hit\n(C) Q is replaced every time \nR\n  is accessed\n(D) \nS\n  and \nQ\n remain in the main memory after complete execution.",
  "answer_text": "A,B,C,D",
  "explanation_text": "Sol.\n \nCache line \n2kB\n32\n64B\n \n\uf03d\n\uf05c\n Line offset \n5bit\n\uf03d\nBits in Physical address = \n2\nlog\n (Main memory size = \n2\nlog\n (64 kB) = 16 bit)\nPhysical address format for direct mapped cache\n\nGATE 2022 \n [Forenoon Session]\nComputer Science Engineering\nPAGE\n7\n\nP.A=16 bit\nL.O\nW.O\nTag\n5bit\n6bit\nPhysical address format for main memory\n\nTag in main memory\n\uf03d\n\uf03d\nP\nA\n2\n4\n8\n1\n0\n1\n0,\n0\n0 1\n0,\n0\n1\n0\n0,\n1\n0\n0\n0\n\uf03d\n\uf03d\nQ\nC\nA\nA\n8\n1\n1\n0\n0,\n1\n0 1\n0,\n1\n0\n0\n0,\n1\n0\n1\n0\n\uf03d\n\uf03d\nR\nC\nA\n2\n8\n1\n1\n0\n0,\n0\n0 1\n0,\n1\n0\n0\n0,\n1\n0\n1\n0\n\uf03d\n\uf03d\nS\nA\n2\n6\n2\n1\n0\n1\n0,\n0\n0 1\n0,\n0\n1\n1\n0,\n0\n0\n1\n0\nTag in cache\nL.O\nW.O\n\u25cf \nP and S are in same block of memory physical address\n\u25cf \nQ and S are different block of main memory but mapped to same cache line."
}