<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>lane_seg_top</TopModelName>
        <TargetClockPeriod>15.00</TargetClockPeriod>
        <ClockUncertainty>4.05</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>551974</Best-caseLatency>
            <Average-caseLatency>551974</Average-caseLatency>
            <Worst-caseLatency>551974</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.280 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.280 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.280 ms</Worst-caseRealTimeLatency>
            <Interval-min>551975</Interval-min>
            <Interval-max>551975</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>148</BRAM_18K>
            <DSP>641</DSP>
            <FF>15492</FF>
            <LUT>38763</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>lane_seg_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_AWUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WSTRB</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_WUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARADDR</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLEN</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARSIZE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARBURST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARLOCK</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARCACHE</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARPROT</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARQOS</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARREGION</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_ARUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RDATA</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RLAST</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_RRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BVALID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BREADY</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BRESP</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BID</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_in_BUSER</name>
            <Object>gmem_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_AWUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WSTRB</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_WUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARADDR</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLEN</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARSIZE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARBURST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARLOCK</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARCACHE</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARPROT</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARQOS</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARREGION</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_ARUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RDATA</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RLAST</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_RRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BVALID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BREADY</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BRESP</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BID</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_out_BUSER</name>
            <Object>gmem_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>lane_seg_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_encoder0_c1_fu_116</InstName>
                    <ModuleName>encoder0_c1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>116</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_fu_100</InstName>
                            <ModuleName>encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>100</ID>
                            <BindInstances>indvars_iv_next11534_fu_248_p2 add_ln35_fu_160_p2 indvars_iv_next11537_mid1_fu_178_p2 indvars_iv_next11537250_fu_184_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U1 indvars_iv_next11534_dup_fu_288_p2 indvars_iv_next11534_mid1_fu_307_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U1 add_ln37_fu_333_p2 add_ln36_fu_210_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_fu_108</InstName>
                            <ModuleName>encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>108</ID>
                            <BindInstances>add_ln48_2_fu_2102_p2 add_ln48_fu_2114_p2 mul_8ns_9ns_16_1_1_U6 mul_8ns_9ns_16_1_1_U7 add_ln48_1_fu_2176_p2 mul_8ns_9ns_16_1_1_U8 add_ln61_fu_2204_p2 sub_ln61_fu_2222_p2 add_ln61_1_fu_2265_p2 add_ln61_2_fu_4131_p2 sub_ln61_1_fu_4147_p2 add_ln61_3_fu_4662_p2 add_ln61_4_fu_6044_p2 sub_ln61_2_fu_7935_p2 add_ln61_5_fu_8521_p2 add_ln63_fu_8563_p2 add_ln63_1_fu_13097_p2 mul_16s_7s_23_1_1_U30 add_ln61_6_fu_2328_p2 sub_ln61_3_fu_2345_p2 add_ln61_7_fu_2786_p2 add_ln61_8_fu_2796_p2 add_ln61_9_fu_6048_p2 sub_ln61_4_fu_6064_p2 add_ln61_10_fu_6075_p2 add_ln61_11_fu_6789_p2 add_ln61_12_fu_6086_p2 sub_ln61_5_fu_8599_p2 add_ln61_13_fu_10261_p2 add_ln61_14_fu_10271_p2 mul_16s_5s_21_1_1_U31 sub_ln63_142_fu_4689_p2 mul_16s_7s_23_1_1_U51 empty_47_fu_3566_p2 add_ln61_15_fu_3575_p2 sub_ln61_6_fu_3592_p2 add_ln61_16_fu_4158_p2 add_ln61_17_fu_6090_p2 sub_ln61_7_fu_6809_p2 add_ln61_18_fu_7416_p2 add_ln61_19_fu_6094_p2 sub_ln61_8_fu_10988_p2 add_ln61_20_fu_12039_p2 mul_16s_6ns_22_1_1_U72 mul_16s_6ns_22_1_1_U73 sub_ln63_7_fu_4777_p2 mul_16s_7ns_23_1_1_U93 sub_ln63_8_fu_13162_p2 mul_16s_6s_22_1_1_U114 mul_16s_7s_23_1_1_U135 sub_ln63_9_fu_13208_p2 mul_16s_7s_23_1_1_U156 sub_ln63_12_fu_13321_p2 sub_ln63_13_fu_13327_p2 add_ln63_2_fu_8649_p2 mul_16s_5ns_21_1_1_U198 sub_ln63_14_fu_13392_p2 mul_16s_8s_24_1_1_U219 mul_16s_8s_24_1_1_U240 mul_16s_6s_22_1_1_U261 mul_16s_7s_23_1_1_U282 add_ln64_2_fu_13571_p2 add_ln64_3_fu_13581_p2 add_ln64_6_fu_13607_p2 add_ln64_7_fu_13617_p2 add_ln64_8_fu_13627_p2 add_ln64_9_fu_8701_p2 add_ln64_10_fu_13640_p2 add_ln64_11_fu_13650_p2 add_ln64_12_fu_13660_p2 add_ln64_15_fu_4829_p2 add_ln64_16_fu_4839_p2 add_ln64_17_fu_4849_p2 add_ln64_18_fu_13689_p2 add_ln64_19_fu_6874_p2 add_ln64_20_fu_13702_p2 add_ln64_22_fu_13718_p2 sum_fu_13758_p2 add_ln55_fu_13764_p2 mul_16s_10s_26_1_1_U9 mul_16s_10s_26_1_1_U10 mul_16s_10ns_26_1_1_U32 mul_16s_9s_25_1_1_U33 mul_16s_10ns_26_1_1_U52 mul_16s_9s_25_1_1_U53 mul_16s_9ns_25_1_1_U74 mul_16s_8s_24_1_1_U75 mul_16s_10s_26_1_1_U94 mul_16s_12ns_28_1_1_U95 mul_16s_12ns_28_1_1_U115 mul_16s_10ns_26_1_1_U116 mul_16s_13ns_28_1_1_U136 mul_16s_14ns_28_1_1_U137 mul_16s_12ns_28_1_1_U157 mul_16s_10ns_26_1_1_U158 mul_16s_11ns_27_1_1_U177 mul_16s_8s_24_1_1_U178 mul_16s_12s_28_1_1_U199 mul_16s_13s_28_1_1_U200 mul_16s_11s_27_1_1_U220 mul_16s_13s_28_1_1_U221 mul_16s_14s_28_1_1_U241 mul_16s_12s_28_1_1_U242 sub_ln63_143_fu_12113_p2 mul_16s_11s_27_1_1_U262 mul_16s_8ns_24_1_1_U283 add_ln64_27_fu_12157_p2 add_ln64_28_fu_12162_p2 add_ln64_31_fu_10382_p2 add_ln64_33_fu_10387_p2 add_ln64_38_fu_8033_p2 add_ln64_39_fu_8038_p2 add_ln64_42_fu_8785_p2 add_ln64_44_fu_8796_p2 add_ln64_52_fu_2881_p2 add_ln64_53_fu_13841_p2 add_ln64_54_fu_3654_p2 add_ln64_55_fu_4894_p2 add_ln64_56_fu_13853_p2 add_ln64_57_fu_13859_p2 add_ln64_58_fu_13864_p2 add_ln64_60_fu_6202_p2 add_ln64_61_fu_6207_p2 add_ln64_64_fu_13890_p2 mul_16s_10s_26_1_1_U11 mul_16s_10s_26_1_1_U12 mul_16s_8s_24_1_1_U34 sub_ln63_19_fu_10421_p2 mul_16s_11ns_27_1_1_U54 add_ln63_3_fu_14037_p2 sub_ln63_20_fu_14076_p2 mul_16s_8s_24_1_1_U76 mul_16s_8ns_24_1_1_U96 mul_16s_12s_28_1_1_U97 mul_16s_13s_28_1_1_U117 mul_16s_11s_27_1_1_U118 mul_16s_13ns_28_1_1_U138 add_ln63_4_fu_11152_p2 mul_16s_12ns_28_1_1_U159 mul_16s_12s_28_1_1_U160 mul_16s_12s_28_1_1_U179 mul_16s_11s_27_1_1_U180 mul_16s_13s_28_1_1_U201 mul_16s_13s_28_1_1_U202 mul_16s_11s_27_1_1_U222 mul_16s_13ns_28_1_1_U223 mul_16s_14ns_28_1_1_U243 mul_16s_12ns_28_1_1_U244 mul_16s_12s_28_1_1_U263 mul_16s_12s_28_1_1_U264 mul_16s_11s_27_1_1_U284 add_ln64_76_fu_12231_p2 add_ln64_77_fu_12246_p2 add_ln64_80_fu_11239_p2 add_ln64_82_fu_11249_p2 add_ln64_87_fu_8079_p2 add_ln64_88_fu_8084_p2 add_ln64_91_fu_8898_p2 add_ln64_93_fu_8909_p2 add_ln64_101_fu_10483_p2 add_ln64_102_fu_14135_p2 add_ln64_104_fu_14151_p2 add_ln64_107_fu_14176_p2 add_ln64_110_fu_6254_p2 add_ln64_111_fu_6259_p2 add_ln64_114_fu_14206_p2 add_ln64_116_fu_14216_p2 mul_16s_10ns_26_1_1_U13 mul_16s_10s_26_1_1_U35 mul_16s_11s_27_1_1_U36 mul_16s_11s_27_1_1_U55 mul_16s_11s_27_1_1_U56 mul_16s_11ns_27_1_1_U77 mul_16s_11ns_27_1_1_U78 mul_16s_10ns_26_1_1_U98 mul_16s_11ns_27_1_1_U99 mul_16s_10ns_26_1_1_U119 mul_16s_11ns_27_1_1_U120 mul_16s_12ns_28_1_1_U139 mul_16s_14ns_28_1_1_U140 mul_16s_11ns_27_1_1_U161 mul_16s_13s_28_1_1_U162 mul_16s_14s_28_1_1_U181 mul_16s_11s_27_1_1_U182 mul_16s_11ns_27_1_1_U203 mul_16s_11ns_27_1_1_U204 mul_16s_11ns_27_1_1_U224 mul_16s_13ns_28_1_1_U225 mul_16s_14ns_28_1_1_U245 mul_16s_12ns_28_1_1_U246 mul_16s_13s_28_1_1_U265 mul_16s_14s_28_1_1_U266 mul_16s_12s_28_1_1_U285 add_ln64_127_fu_12315_p2 add_ln64_128_fu_12330_p2 add_ln64_131_fu_10531_p2 add_ln64_133_fu_10536_p2 add_ln64_138_fu_8992_p2 add_ln64_139_fu_8998_p2 add_ln64_142_fu_9015_p2 add_ln64_144_fu_9026_p2 add_ln64_156_fu_5018_p2 add_ln64_158_fu_5028_p2 add_ln64_163_fu_14442_p2 add_ln64_164_fu_14448_p2 add_ln64_167_fu_14474_p2 add_ln64_169_fu_14484_p2 mul_16s_8s_24_1_1_U14 mul_16s_5ns_21_1_1_U37 add_ln63_5_fu_10559_p2 mul_16s_8ns_24_1_1_U57 mul_16s_8ns_24_1_1_U58 mul_16s_8ns_24_1_1_U79 mul_16s_6ns_22_1_1_U80 mul_16s_5ns_21_1_1_U100 mul_16s_8s_24_1_1_U101 sub_ln63_23_fu_14610_p2 sub_ln63_144_fu_14641_p2 mul_16s_9s_25_1_1_U141 mul_16s_10s_26_1_1_U142 mul_16s_8s_24_1_1_U163 mul_16s_9s_25_1_1_U164 mul_16s_10s_26_1_1_U183 mul_16s_9s_25_1_1_U184 mul_16s_8ns_24_1_1_U205 mul_16s_10ns_26_1_1_U206 mul_16s_8ns_24_1_1_U226 mul_16s_9s_25_1_1_U227 mul_16s_10s_26_1_1_U247 mul_16s_10s_26_1_1_U267 mul_16s_11s_27_1_1_U268 sub_ln63_26_fu_14698_p2 add_ln64_180_fu_12451_p2 add_ln64_182_fu_12467_p2 add_ln64_183_fu_8180_p2 add_ln64_184_fu_12480_p2 add_ln64_186_fu_12492_p2 add_ln64_188_fu_9106_p2 add_ln64_189_fu_9116_p2 add_ln64_191_fu_10624_p2 add_ln64_193_fu_14724_p2 add_ln64_195_fu_14730_p2 add_ln64_197_fu_4370_p2 add_ln64_198_fu_5091_p2 add_ln64_199_fu_4376_p2 add_ln64_200_fu_5104_p2 add_ln64_201_fu_5114_p2 add_ln64_202_fu_5124_p2 add_ln64_205_fu_14758_p2 add_ln64_206_fu_14768_p2 add_ln64_207_fu_14778_p2 mul_16s_12ns_28_1_1_U15 mul_16s_7ns_23_1_1_U16 mul_16s_12s_28_1_1_U38 mul_16s_12ns_28_1_1_U39 mul_16s_12s_28_1_1_U59 mul_16s_11s_27_1_1_U60 mul_16s_12s_28_1_1_U81 mul_16s_8ns_24_1_1_U82 mul_16s_12ns_28_1_1_U102 mul_16s_12ns_28_1_1_U103 mul_16s_10s_26_1_1_U121 mul_16s_10s_26_1_1_U122 mul_16s_14ns_28_1_1_U143 mul_16s_12s_28_1_1_U144 mul_16s_13s_28_1_1_U165 mul_16s_12ns_28_1_1_U166 mul_16s_12s_28_1_1_U185 mul_16s_12s_28_1_1_U186 mul_16s_12s_28_1_1_U207 mul_16s_10s_26_1_1_U208 mul_16s_12ns_28_1_1_U228 mul_16s_14ns_28_1_1_U229 mul_16s_12s_28_1_1_U248 mul_16s_13s_28_1_1_U249 mul_16s_14ns_28_1_1_U269 mul_16s_12s_28_1_1_U270 mul_16s_14s_28_1_1_U286 add_ln64_214_fu_12551_p2 add_ln64_215_fu_12566_p2 add_ln64_218_fu_10692_p2 add_ln64_220_fu_10697_p2 add_ln64_225_fu_8228_p2 add_ln64_226_fu_8233_p2 add_ln64_229_fu_9181_p2 add_ln64_231_fu_9191_p2 add_ln64_243_fu_5180_p2 add_ln64_245_fu_5189_p2 add_ln64_250_fu_6336_p2 add_ln64_251_fu_6341_p2 add_ln64_254_fu_14928_p2 add_ln64_256_fu_14939_p2 mul_16s_5s_21_1_1_U17 mul_16s_9s_25_1_1_U18 mul_16s_9ns_25_1_1_U40 sub_ln63_29_fu_5285_p2 mul_16s_8ns_24_1_1_U61 sub_ln63_30_fu_5320_p2 sub_ln63_31_fu_6372_p2 mul_16s_8s_24_1_1_U104 mul_16s_12ns_28_1_1_U105 mul_16s_13ns_28_1_1_U123 mul_16s_11ns_27_1_1_U124 mul_16s_10s_26_1_1_U145 mul_16s_11s_27_1_1_U146 sub_ln63_32_fu_9249_p2 mul_16s_11s_27_1_1_U167 mul_16s_12s_28_1_1_U187 mul_16s_11s_27_1_1_U188 mul_16s_10ns_26_1_1_U209 mul_16s_11ns_27_1_1_U210 mul_16s_9ns_25_1_1_U230 mul_16s_10s_26_1_1_U231 mul_16s_11s_27_1_1_U250 mul_16s_10s_26_1_1_U251 mul_16s_9s_25_1_1_U271 mul_16s_10s_26_1_1_U272 add_ln64_267_fu_12636_p2 add_ln64_270_fu_11487_p2 add_ln64_272_fu_11499_p2 add_ln64_277_fu_9319_p2 add_ln64_278_fu_9325_p2 add_ln64_281_fu_9341_p2 add_ln64_290_fu_5376_p2 add_ln64_292_fu_5392_p2 add_ln64_293_fu_5402_p2 add_ln64_294_fu_5412_p2 add_ln64_300_fu_15072_p2 sub_ln63_33_fu_9401_p2 sub_ln63_34_fu_3060_p2 add_ln63_6_fu_3096_p2 mul_16s_8s_24_1_1_U41 mul_16s_9s_25_1_1_U62 sub_ln63_145_fu_5441_p2 mul_16s_10s_26_1_1_U83 mul_16s_10s_26_1_1_U84 mul_16s_7s_23_1_1_U106 mul_16s_8ns_24_1_1_U125 sub_ln63_37_fu_15195_p2 mul_16s_9ns_25_1_1_U147 sub_ln63_38_fu_11531_p2 mul_16s_9ns_25_1_1_U168 mul_16s_10ns_26_1_1_U169 mul_16s_11ns_27_1_1_U189 mul_16s_10ns_26_1_1_U190 mul_16s_7ns_23_1_1_U211 mul_16s_8ns_24_1_1_U232 mul_16s_10ns_26_1_1_U233 mul_16s_11ns_27_1_1_U252 mul_16s_10ns_26_1_1_U253 mul_16s_11ns_27_1_1_U273 mul_16s_12ns_28_1_1_U274 mul_16s_10ns_26_1_1_U287 add_ln64_311_fu_12714_p2 add_ln64_312_fu_12730_p2 add_ln64_315_fu_11602_p2 add_ln64_321_fu_8329_p2 add_ln64_324_fu_9527_p2 add_ln64_335_fu_5487_p2 add_ln64_336_fu_5497_p2 add_ln64_339_fu_6520_p2 add_ln64_340_fu_6530_p2 add_ln64_341_fu_15248_p2 mul_16s_9ns_25_1_1_U19 mul_16s_9s_25_1_1_U20 mul_16s_9ns_25_1_1_U42 mul_16s_9ns_25_1_1_U43 mul_16s_10ns_26_1_1_U63 mul_16s_9s_25_1_1_U85 mul_16s_11s_27_1_1_U86 sub_ln63_43_fu_5530_p2 mul_16s_11s_27_1_1_U107 mul_16s_11s_27_1_1_U126 mul_16s_10s_26_1_1_U127 mul_16s_13ns_28_1_1_U148 mul_16s_13ns_28_1_1_U149 mul_16s_12ns_28_1_1_U170 mul_16s_12s_28_1_1_U171 mul_16s_13s_28_1_1_U191 mul_16s_12s_28_1_1_U192 sub_ln63_46_fu_9613_p2 mul_16s_13ns_28_1_1_U234 mul_16s_13ns_28_1_1_U254 mul_16s_12ns_28_1_1_U255 mul_16s_13s_28_1_1_U275 mul_16s_13s_28_1_1_U276 mul_16s_12s_28_1_1_U288 add_ln64_350_fu_12800_p2 add_ln64_351_fu_12815_p2 add_ln64_354_fu_7792_p2 add_ln64_356_fu_7797_p2 add_ln64_361_fu_8387_p2 add_ln64_362_fu_8393_p2 add_ln64_364_fu_9637_p2 add_ln64_365_fu_3187_p2 add_ln64_366_fu_9650_p2 add_ln64_372_fu_3890_p2 add_ln64_373_fu_3900_p2 add_ln64_374_fu_4495_p2 add_ln64_380_fu_7197_p2 add_ln64_381_fu_7203_p2 add_ln64_384_fu_15417_p2 sub_ln63_47_fu_15541_p2 mul_16s_6ns_22_1_1_U44 mul_16s_5ns_21_1_1_U45 add_ln63_7_fu_3906_p2 sub_ln63_48_fu_15575_p2 sub_ln63_49_fu_15609_p2 sub_ln63_50_fu_15640_p2 add_ln63_8_fu_15671_p2 mul_16s_5ns_21_1_1_U172 sub_ln63_51_fu_15705_p2 add_ln63_9_fu_15725_p2 add_ln63_10_fu_15771_p2 sub_ln63_52_fu_15791_p2 sub_ln63_146_fu_18615_p2 add_ln63_11_fu_18665_p2 sub_ln63_53_fu_18696_p2 add_ln63_12_fu_18746_p2 sub_ln63_54_fu_15823_p2 add_ln64_400_fu_18798_p2 add_ln64_401_fu_15843_p2 add_ln64_402_fu_15853_p2 add_ln64_403_fu_15863_p2 add_ln64_404_fu_15873_p2 add_ln64_405_fu_15883_p2 add_ln64_406_fu_15893_p2 add_ln64_408_fu_15899_p2 add_ln64_409_fu_15909_p2 add_ln64_410_fu_15919_p2 add_ln64_411_fu_15929_p2 add_ln64_414_fu_9688_p2 add_ln64_415_fu_11734_p2 add_ln64_417_fu_11750_p2 add_ln64_419_fu_11770_p2 add_ln64_420_fu_15958_p2 mul_16s_10s_26_1_1_U21 mul_16s_13ns_28_1_1_U22 mul_16s_9ns_25_1_1_U46 mul_16s_13s_28_1_1_U47 mul_16s_13ns_28_1_1_U64 mul_16s_13s_28_1_1_U65 mul_16s_12s_28_1_1_U87 mul_16s_13ns_28_1_1_U88 mul_16s_13s_28_1_1_U108 mul_16s_13s_28_1_1_U109 mul_16s_11ns_27_1_1_U128 mul_16s_13s_28_1_1_U129 mul_16s_13s_28_1_1_U150 mul_16s_12ns_28_1_1_U151 mul_16s_14s_28_1_1_U173 mul_16s_12s_28_1_1_U174 mul_16s_13ns_28_1_1_U193 mul_16s_14s_28_1_1_U194 mul_16s_11ns_27_1_1_U212 mul_16s_13ns_28_1_1_U213 mul_16s_10s_26_1_1_U235 mul_16s_8s_24_1_1_U236 mul_16s_14ns_28_1_1_U256 mul_16s_11s_27_1_1_U257 mul_16s_11s_27_1_1_U277 mul_16s_13ns_28_1_1_U278 mul_16s_13s_28_1_1_U289 add_ln64_422_fu_12881_p2 add_ln64_423_fu_12897_p2 add_ln64_426_fu_10832_p2 add_ln64_428_fu_10837_p2 add_ln64_433_fu_8441_p2 add_ln64_434_fu_8446_p2 add_ln64_437_fu_9755_p2 add_ln64_439_fu_9766_p2 add_ln64_451_fu_5641_p2 add_ln64_453_fu_5650_p2 add_ln64_458_fu_6604_p2 add_ln64_459_fu_6609_p2 add_ln64_462_fu_16006_p2 add_ln64_464_fu_16016_p2 mul_16s_9s_25_1_1_U23 mul_16s_7s_23_1_1_U24 mul_16s_7ns_23_1_1_U66 mul_16s_7s_23_1_1_U67 mul_16s_8ns_24_1_1_U89 sub_ln63_fu_5680_p2 sub_ln63_57_fu_5712_p2 sub_ln63_58_fu_5744_p2 sub_ln63_147_fu_7271_p2 mul_16s_8s_24_1_1_U130 add_ln63_13_fu_16155_p2 mul_16s_10ns_26_1_1_U152 mul_16s_8ns_24_1_1_U175 sub_ln63_59_fu_16194_p2 mul_16s_8s_24_1_1_U195 mul_16s_8s_24_1_1_U214 mul_16s_10s_26_1_1_U215 mul_16s_10s_26_1_1_U237 mul_16s_11ns_27_1_1_U238 mul_16s_11ns_27_1_1_U258 mul_16s_11ns_27_1_1_U259 mul_16s_10ns_26_1_1_U279 mul_16s_11ns_27_1_1_U280 mul_16s_9ns_25_1_1_U290 add_ln64_475_fu_12971_p2 add_ln64_476_fu_12977_p2 add_ln64_479_fu_8484_p2 add_ln64_487_fu_10881_p2 add_ln64_488_fu_3338_p2 add_ln64_498_fu_5773_p2 add_ln64_500_fu_5793_p2 add_ln64_503_fu_16314_p2 add_ln64_504_fu_16324_p2 add_ln64_505_fu_16334_p2 mul_16s_11s_27_1_1_U25 mul_16s_12s_28_1_1_U26 mul_16s_10s_26_1_1_U48 mul_16s_12s_28_1_1_U49 mul_16s_13s_28_1_1_U68 mul_16s_11s_27_1_1_U69 mul_16s_9s_25_1_1_U90 mul_16s_11s_27_1_1_U91 mul_16s_9s_25_1_1_U110 mul_16s_12ns_28_1_1_U111 mul_16s_13ns_28_1_1_U131 mul_16s_11ns_27_1_1_U132 mul_16s_12ns_28_1_1_U153 mul_16s_13ns_28_1_1_U154 mul_16s_11ns_27_1_1_U176 mul_16s_10ns_26_1_1_U196 mul_16s_11ns_27_1_1_U197 mul_16s_7ns_23_1_1_U216 mul_16s_6s_22_1_1_U217 mul_16s_10s_26_1_1_U218 mul_16s_9s_25_1_1_U239 mul_16s_10s_26_1_1_U260 mul_16s_10s_26_1_1_U281 mul_16s_10s_26_1_1_U291 mul_16s_9ns_25_1_1_U292 mul_16s_7ns_23_1_1_U293 mul_16s_9ns_25_1_1_U294 add_ln64_514_fu_13026_p2 add_ln64_515_fu_11939_p2 add_ln64_516_fu_11944_p2 add_ln64_520_fu_9908_p2 add_ln64_521_fu_9917_p2 add_ln64_524_fu_9942_p2 add_ln64_526_fu_9953_p2 add_ln64_538_fu_5846_p2 add_ln64_544_fu_6682_p2 add_ln64_545_fu_6687_p2 add_ln64_548_fu_16574_p2 mul_16s_13ns_28_1_1_U27 mul_16s_14ns_28_1_1_U28 mul_16s_13ns_28_1_1_U50 mul_16s_9ns_25_1_1_U70 add_ln63_14_fu_5897_p2 mul_16s_9s_25_1_1_U71 mul_16s_10s_26_1_1_U92 mul_16s_8s_24_1_1_U112 mul_16s_11s_27_1_1_U113 mul_16s_7ns_23_1_1_U133 mul_16s_9s_25_1_1_U134 mul_16s_11s_27_1_1_U155 mul_16s_11s_27_1_1_U295 mul_16s_10s_26_1_1_U296 mul_16s_10s_26_1_1_U297 mul_16s_9s_25_1_1_U298 mul_16s_9ns_25_1_1_U299 mul_16s_7s_23_1_1_U300 mul_16s_5ns_21_1_1_U301 mul_16s_10s_26_1_1_U302 mul_16s_7ns_23_1_1_U303 mul_16s_8s_24_1_1_U304 mul_16s_7ns_23_1_1_U305 mul_16s_11ns_27_1_1_U306 mul_16s_9ns_25_1_1_U307 mul_16s_9ns_25_1_1_U308 mul_16s_10ns_26_1_1_U309 add_ln64_560_fu_19010_p2 add_ln64_561_fu_19020_p2 add_ln64_563_fu_19032_p2 add_ln64_570_fu_16861_p2 add_ln64_571_fu_16875_p2 add_ln64_572_fu_16880_p2 add_ln64_582_fu_5957_p2 add_ln64_591_fu_19088_p2 add_ln64_592_fu_19094_p2 add_ln64_593_fu_19104_p2 add_ln63_15_fu_10004_p2 sub_ln63_1_fu_10024_p2 sub_ln63_60_fu_5994_p2 add_ln63_16_fu_19223_p2 sub_ln63_61_fu_19254_p2 sub_ln63_62_fu_19285_p2 sub_ln63_148_fu_16920_p2 add_ln63_17_fu_19319_p2 add_ln63_18_fu_19350_p2 sub_ln63_63_fu_19381_p2 sub_ln63_64_fu_16936_p2 sub_ln63_149_fu_16963_p2 mul_16s_6ns_22_1_1_U310 mul_16s_6ns_22_1_1_U311 add_ln63_19_fu_17012_p2 sub_ln63_67_fu_19463_p2 add_ln63_20_fu_19494_p2 mul_16s_6ns_22_1_1_U312 sub_ln63_150_fu_19544_p2 sub_ln63_68_fu_19580_p2 add_ln64_607_fu_19632_p2 add_ln64_608_fu_19642_p2 add_ln64_609_fu_19652_p2 add_ln64_610_fu_10047_p2 add_ln64_611_fu_10057_p2 add_ln64_612_fu_10067_p2 add_ln64_613_fu_19665_p2 add_ln64_614_fu_19675_p2 add_ln64_617_fu_19701_p2 add_ln64_618_fu_19711_p2 add_ln64_619_fu_19721_p2 add_ln64_620_fu_19731_p2 add_ln64_623_fu_10917_p2 add_ln64_624_fu_7919_p2 add_ln64_625_fu_10930_p2 sum_28_fu_19776_p2 mul_16s_5s_21_1_1_U29 sub_ln63_69_fu_3470_p2 mul_16s_6ns_22_1_1_U313 sub_ln63_70_fu_19840_p2 sub_ln63_71_fu_17028_p2 sub_ln63_72_fu_17056_p2 mul_16s_5s_21_1_1_U314 sub_ln63_75_fu_17109_p2 sub_ln63_76_fu_17129_p2 sub_ln63_77_fu_17135_p2 add_ln63_21_fu_17177_p2 sub_ln63_78_fu_17212_p2 add_ln63_22_fu_17243_p2 sub_ln63_79_fu_17263_p2 mul_16s_6ns_22_1_1_U315 sub_ln63_80_fu_17290_p2 mul_16s_5ns_21_1_1_U316 mul_16s_5ns_21_1_1_U317 mul_16s_5ns_21_1_1_U318 sub_ln63_81_fu_17306_p2 add_ln64_631_fu_19987_p2 add_ln64_632_fu_19997_p2 add_ln64_633_fu_20007_p2 add_ln64_637_fu_20039_p2 add_ln64_639_fu_20059_p2 add_ln64_640_fu_20069_p2 add_ln64_641_fu_17326_p2 add_ln64_642_fu_17336_p2 add_ln64_644_fu_17352_p2 add_ln64_647_fu_13039_p2 add_ln64_648_fu_13049_p2 add_ln64_649_fu_11957_p2 add_ln64_650_fu_7400_p2 add_ln64_651_fu_11970_p2 add_ln64_652_fu_13062_p2 sum_30_fu_20082_p2 add_ln63_23_fu_10073_p2 sub_ln63_82_fu_3486_p2 sub_ln63_151_fu_10936_p2 sub_ln63_2_fu_17396_p2 sub_ln63_152_fu_17416_p2 sub_ln63_83_fu_6746_p2 sub_ln63_3_fu_17439_p2 add_ln63_24_fu_20138_p2 sub_ln63_84_fu_20158_p2 sub_ln63_85_fu_17455_p2 mul_16s_6ns_22_1_1_U319 sub_ln63_86_fu_17486_p2 sub_ln63_87_fu_17517_p2 sub_ln63_88_fu_17548_p2 sub_ln63_89_fu_10092_p2 sub_ln63_90_fu_17571_p2 sub_ln63_91_fu_17606_p2 sub_ln63_153_fu_17637_p2 sub_ln63_154_fu_20209_p2 sub_ln63_92_fu_20229_p2 sub_ln63_155_fu_20260_p2 add_ln64_657_fu_17683_p2 add_ln64_660_fu_17689_p2 add_ln64_661_fu_17699_p2 add_ln64_662_fu_17709_p2 add_ln64_665_fu_17735_p2 add_ln64_666_fu_20340_p2 add_ln64_669_fu_20353_p2 add_ln64_670_fu_20363_p2 add_ln64_676_fu_10108_p2 add_ln64_678_fu_17788_p2 add_ln64_679_fu_20388_p2 sum_32_fu_20398_p2 sub_ln63_156_fu_17794_p2 sub_ln63_97_fu_10952_p2 sub_ln63_98_fu_17831_p2 sub_ln63_99_fu_17851_p2 sub_ln63_157_fu_20443_p2 sub_ln63_158_fu_20463_p2 sub_ln63_100_fu_17888_p2 mul_16s_5s_21_1_1_U320 sub_ln63_4_fu_17930_p2 sub_ln63_103_fu_17962_p2 mul_16s_5s_21_1_1_U321 sub_ln63_104_fu_17982_p2 sub_ln63_105_fu_20531_p2 sub_ln63_108_fu_20588_p2 sub_ln63_109_fu_20619_p2 add_ln64_681_fu_20639_p2 add_ln64_682_fu_20649_p2 add_ln64_685_fu_20675_p2 add_ln64_686_fu_17998_p2 add_ln64_687_fu_18008_p2 add_ln64_688_fu_20688_p2 add_ln64_689_fu_20698_p2 add_ln64_690_fu_20708_p2 add_ln64_691_fu_20718_p2 add_ln64_694_fu_18014_p2 add_ln64_695_fu_18024_p2 add_ln64_699_fu_6770_p2 add_ln64_700_fu_4115_p2 add_ln64_701_fu_6783_p2 add_ln64_702_fu_18049_p2 sum_34_fu_20766_p2 add_ln63_25_fu_10126_p2 mul_16s_8ns_24_1_1_U322 mul_16s_8ns_24_1_1_U323 mul_16s_10s_26_1_1_U324 mul_16s_10s_26_1_1_U325 mul_16s_8ns_24_1_1_U326 mul_16s_11s_27_1_1_U327 mul_16s_12s_28_1_1_U328 mul_16s_11s_27_1_1_U329 mul_16s_11s_27_1_1_U330 mul_16s_11s_27_1_1_U331 mul_16s_10s_26_1_1_U332 mul_16s_8s_24_1_1_U333 mul_16s_11ns_27_1_1_U334 sub_ln63_110_fu_18066_p2 sub_ln63_111_fu_18072_p2 mul_16s_9ns_25_1_1_U335 mul_16s_9ns_25_1_1_U336 mul_16s_9ns_25_1_1_U337 mul_16s_11s_27_1_1_U338 mul_16s_11s_27_1_1_U339 mul_16s_8s_24_1_1_U340 mul_16s_11ns_27_1_1_U341 mul_16s_12ns_28_1_1_U342 sub_ln63_112_fu_20850_p2 mul_16s_12ns_28_1_1_U343 mul_16s_12ns_28_1_1_U344 mul_16s_11ns_27_1_1_U345 add_ln64_705_fu_21406_p2 add_ln64_706_fu_21422_p2 add_ln64_709_fu_21454_p2 add_ln64_711_fu_21466_p2 add_ln64_716_fu_21496_p2 add_ln64_717_fu_21506_p2 add_ln64_718_fu_21520_p2 add_ln64_719_fu_21529_p2 add_ln64_720_fu_21535_p2 add_ln64_721_fu_21541_p2 add_ln64_730_fu_21589_p2 add_ln64_736_fu_21686_p2 add_ln64_737_fu_21692_p2 add_ln64_739_fu_21633_p2 mul_16s_9s_25_1_1_U346 mul_16s_11ns_27_1_1_U347 mul_16s_11s_27_1_1_U348 mul_16s_12s_28_1_1_U349 mul_16s_11ns_27_1_1_U350 mul_16s_11ns_27_1_1_U351 mul_16s_12s_28_1_1_U352 mul_16s_11ns_27_1_1_U353 mul_16s_12ns_28_1_1_U354 mul_16s_12s_28_1_1_U355 mul_16s_10ns_26_1_1_U356 mul_16s_10ns_26_1_1_U357 mul_16s_13s_28_1_1_U358 mul_16s_10ns_26_1_1_U359 mul_16s_13ns_28_1_1_U360 mul_16s_13s_28_1_1_U361 mul_16s_11ns_27_1_1_U362 mul_16s_13ns_28_1_1_U363 mul_16s_11s_27_1_1_U364 mul_16s_11ns_27_1_1_U365 mul_16s_7ns_23_1_1_U366 mul_16s_12s_28_1_1_U367 mul_16s_11ns_27_1_1_U368 mul_16s_12ns_28_1_1_U369 mul_16s_12s_28_1_1_U370 mul_16s_10ns_26_1_1_U371 mul_16s_12ns_28_1_1_U372 add_ln64_752_fu_22546_p2 add_ln64_753_fu_22556_p2 add_ln64_756_fu_22591_p2 add_ln64_758_fu_22603_p2 add_ln64_763_fu_22178_p2 add_ln64_764_fu_22194_p2 add_ln64_767_fu_22216_p2 add_ln64_769_fu_22228_p2 add_ln64_781_fu_22318_p2 add_ln64_783_fu_22330_p2 add_ln64_788_fu_22368_p2 add_ln64_789_fu_22374_p2 add_ln64_792_fu_22671_p2 add_ln64_794_fu_22682_p2 mul_16s_10s_26_1_1_U373 mul_16s_11s_27_1_1_U374 mul_16s_9ns_25_1_1_U375 mul_16s_12s_28_1_1_U376 mul_16s_12s_28_1_1_U377 mul_16s_11s_27_1_1_U378 mul_16s_10s_26_1_1_U379 mul_16s_11s_27_1_1_U380 mul_16s_8s_24_1_1_U381 sub_ln63_113_fu_20866_p2 mul_16s_9s_25_1_1_U382 mul_16s_9ns_25_1_1_U383 mul_16s_8s_24_1_1_U384 mul_16s_8s_24_1_1_U385 mul_16s_8s_24_1_1_U386 sub_ln63_114_fu_18099_p2 mul_16s_10s_26_1_1_U387 sub_ln63_115_fu_18126_p2 mul_16s_10ns_26_1_1_U388 mul_16s_9s_25_1_1_U389 add_ln63_26_fu_18153_p2 mul_16s_10ns_26_1_1_U390 mul_16s_9ns_25_1_1_U391 mul_16s_9ns_25_1_1_U392 mul_16s_8ns_24_1_1_U393 mul_16s_10s_26_1_1_U394 mul_16s_7ns_23_1_1_U395 add_ln64_805_fu_23359_p2 add_ln64_806_fu_23369_p2 add_ln64_807_fu_23379_p2 add_ln64_810_fu_23405_p2 add_ln64_813_fu_23414_p2 add_ln64_814_fu_23424_p2 add_ln64_818_fu_23455_p2 add_ln64_825_fu_23110_p2 add_ln64_831_fu_23144_p2 add_ln64_833_fu_23150_p2 add_ln64_834_fu_23492_p2 add_ln64_835_fu_23502_p2 mul_16s_11s_27_1_1_U396 mul_16s_11s_27_1_1_U397 mul_16s_10s_26_1_1_U398 mul_16s_10s_26_1_1_U399 mul_16s_11s_27_1_1_U400 mul_16s_8ns_24_1_1_U401 mul_16s_11ns_27_1_1_U402 mul_16s_12ns_28_1_1_U403 mul_16s_11ns_27_1_1_U404 mul_16s_11ns_27_1_1_U405 mul_16s_12ns_28_1_1_U406 mul_16s_11ns_27_1_1_U407 mul_16s_12s_28_1_1_U408 mul_16s_13s_28_1_1_U409 mul_16s_11s_27_1_1_U410 mul_16s_10s_26_1_1_U411 mul_16s_10s_26_1_1_U412 mul_16s_6s_22_1_1_U413 mul_16s_10s_26_1_1_U414 mul_16s_9s_25_1_1_U415 mul_16s_7s_23_1_1_U416 mul_16s_9s_25_1_1_U417 mul_16s_10ns_26_1_1_U418 mul_16s_9s_25_1_1_U419 mul_16s_10s_26_1_1_U420 sub_ln63_118_fu_20894_p2 add_ln64_844_fu_24324_p2 add_ln64_846_fu_24344_p2 add_ln64_853_fu_24412_p2 add_ln64_854_fu_24422_p2 add_ln64_856_fu_24434_p2 add_ln64_870_fu_23855_p2 add_ln64_872_fu_23867_p2 add_ln64_877_fu_23901_p2 add_ln64_878_fu_23917_p2 add_ln64_881_fu_24525_p2 mul_16s_12ns_28_1_1_U421 mul_16s_14s_28_1_1_U422 mul_16s_12s_28_1_1_U423 mul_16s_13ns_28_1_1_U424 mul_16s_15s_28_1_1_U425 mul_16s_14ns_28_1_1_U426 mul_16s_13ns_28_1_1_U427 mul_16s_14s_28_1_1_U428 mul_16s_14ns_28_1_1_U429 mul_16s_14ns_28_1_1_U430 mul_16s_13s_28_1_1_U431 mul_16s_14ns_28_1_1_U432 mul_16s_14ns_28_1_1_U433 mul_16s_15s_28_1_1_U434 mul_16s_15ns_28_1_1_U435 mul_16s_13ns_28_1_1_U436 mul_16s_15s_28_1_1_U437 mul_16s_14ns_28_1_1_U438 mul_16s_13s_28_1_1_U439 mul_16s_14s_28_1_1_U440 mul_16s_12ns_28_1_1_U441 mul_16s_7s_23_1_1_U442 mul_16s_15s_28_1_1_U443 mul_16s_13ns_28_1_1_U444 mul_16s_14ns_28_1_1_U445 mul_16s_14s_28_1_1_U446 mul_16s_13ns_28_1_1_U447 add_ln64_893_fu_25196_p2 add_ln64_894_fu_25212_p2 add_ln64_897_fu_25264_p2 add_ln64_899_fu_25276_p2 add_ln64_904_fu_25326_p2 add_ln64_905_fu_25342_p2 add_ln64_908_fu_25390_p2 add_ln64_910_fu_25401_p2 add_ln64_922_fu_25462_p2 add_ln64_924_fu_25471_p2 add_ln64_929_fu_25513_p2 add_ln64_930_fu_25519_p2 add_ln64_933_fu_25566_p2 add_ln64_935_fu_25578_p2 add_ln63_27_fu_18169_p2 add_ln63_28_fu_18192_p2 add_ln63_29_fu_18212_p2 sub_ln63_119_fu_18232_p2 mul_16s_5ns_21_1_1_U448 sub_ln63_120_fu_11987_p2 add_ln63_30_fu_18251_p2 sub_ln63_121_fu_18271_p2 sub_ln63_122_fu_18291_p2 sub_ln63_5_fu_18311_p2 sub_ln63_123_fu_18331_p2 sub_ln63_6_fu_25715_p2 mul_16s_5s_21_1_1_U449 sub_ln63_124_fu_20910_p2 add_ln64_948_fu_18351_p2 add_ln64_949_fu_18361_p2 add_ln64_950_fu_25776_p2 add_ln64_951_fu_25786_p2 add_ln64_953_fu_18367_p2 add_ln64_954_fu_18377_p2 add_ln64_959_fu_18399_p2 add_ln64_962_fu_10152_p2 add_ln64_963_fu_10162_p2 add_ln64_964_fu_12010_p2 add_ln64_965_fu_4646_p2 add_ln64_966_fu_12023_p2 add_ln64_967_fu_12033_p2 add_ln64_968_fu_18428_p2 mul_16s_10ns_26_1_1_U450 mul_16s_11ns_27_1_1_U451 mul_16s_12s_28_1_1_U452 mul_16s_11ns_27_1_1_U453 mul_16s_10ns_26_1_1_U454 mul_16s_12s_28_1_1_U455 sub_ln63_125_fu_18458_p2 mul_16s_11s_27_1_1_U456 mul_16s_13s_28_1_1_U457 mul_16s_11ns_27_1_1_U458 mul_16s_11ns_27_1_1_U459 mul_16s_9s_25_1_1_U460 mul_16s_11s_27_1_1_U461 mul_16s_12s_28_1_1_U462 mul_16s_12s_28_1_1_U463 mul_16s_10s_26_1_1_U464 mul_16s_12s_28_1_1_U465 mul_16s_13s_28_1_1_U466 mul_16s_9ns_25_1_1_U467 mul_16s_11ns_27_1_1_U468 mul_16s_11s_27_1_1_U469 mul_16s_10ns_26_1_1_U470 mul_16s_11ns_27_1_1_U471 mul_16s_7s_23_1_1_U472 mul_16s_11ns_27_1_1_U473 mul_16s_12ns_28_1_1_U474 mul_16s_8s_24_1_1_U475 add_ln64_970_fu_26576_p2 add_ln64_971_fu_26592_p2 add_ln64_974_fu_26239_p2 add_ln64_976_fu_26245_p2 add_ln64_981_fu_26271_p2 add_ln64_982_fu_26281_p2 add_ln64_985_fu_26309_p2 add_ln64_998_fu_26416_p2 add_ln64_1000_fu_26428_p2 add_ln64_1005_fu_26652_p2 add_ln64_1006_fu_26658_p2 add_ln64_1009_fu_26677_p2 mul_16s_9ns_25_1_1_U476 mul_16s_10ns_26_1_1_U477 mul_16s_9ns_25_1_1_U478 mul_16s_9ns_25_1_1_U479 mul_16s_10ns_26_1_1_U480 mul_16s_9s_25_1_1_U481 mul_16s_9s_25_1_1_U482 mul_16s_7s_23_1_1_U483 mul_16s_10s_26_1_1_U484 mul_16s_11s_27_1_1_U485 mul_16s_12s_28_1_1_U486 mul_16s_11s_27_1_1_U487 mul_16s_12ns_28_1_1_U488 mul_16s_13ns_28_1_1_U489 mul_16s_11ns_27_1_1_U490 mul_16s_13ns_28_1_1_U491 mul_16s_14ns_28_1_1_U492 mul_16s_12ns_28_1_1_U493 mul_16s_10ns_26_1_1_U494 mul_16s_11ns_27_1_1_U495 mul_16s_9ns_25_1_1_U496 mul_16s_12s_28_1_1_U497 mul_16s_13s_28_1_1_U498 mul_16s_11s_27_1_1_U499 mul_16s_13s_28_1_1_U500 mul_16s_14s_28_1_1_U501 mul_16s_12s_28_1_1_U502 add_ln64_1021_fu_27368_p2 add_ln64_1022_fu_27384_p2 add_ln64_1025_fu_27426_p2 add_ln64_1027_fu_27437_p2 add_ln64_1032_fu_27476_p2 add_ln64_1033_fu_27482_p2 add_ln64_1036_fu_27508_p2 add_ln64_1047_fu_27107_p2 add_ln64_1048_fu_27113_p2 add_ln64_1049_fu_27574_p2 add_ln64_1050_fu_27580_p2 add_ln64_1052_fu_27129_p2 add_ln64_1053_fu_27135_p2 add_ln64_1056_fu_27613_p2 add_ln64_1058_fu_27623_p2 mul_16s_5s_21_1_1_U503 mul_16s_9ns_25_1_1_U504 mul_16s_8ns_24_1_1_U505 mul_16s_10ns_26_1_1_U506 mul_16s_9ns_25_1_1_U507 mul_16s_10ns_26_1_1_U508 mul_16s_9s_25_1_1_U509 mul_16s_9s_25_1_1_U510 mul_16s_9ns_25_1_1_U511 mul_16s_8s_24_1_1_U512 sub_ln63_126_fu_20937_p2 mul_16s_6s_22_1_1_U513 mul_16s_9s_25_1_1_U514 mul_16s_11s_27_1_1_U515 sub_ln63_127_fu_18485_p2 mul_16s_10s_26_1_1_U516 mul_16s_11s_27_1_1_U517 mul_16s_9s_25_1_1_U518 mul_16s_9s_25_1_1_U519 mul_16s_7ns_23_1_1_U520 mul_16s_9s_25_1_1_U521 mul_16s_10s_26_1_1_U522 mul_16s_11s_27_1_1_U523 mul_16s_12s_28_1_1_U524 mul_16s_11s_27_1_1_U525 add_ln64_1069_fu_23974_p2 add_ln64_1072_fu_28305_p2 add_ln64_1074_fu_28317_p2 add_ln64_1079_fu_28346_p2 add_ln64_1080_fu_28356_p2 add_ln64_1081_fu_28370_p2 add_ln64_1082_fu_28376_p2 add_ln64_1083_fu_28386_p2 add_ln64_1092_fu_27940_p2 add_ln64_1093_fu_27946_p2 add_ln64_1094_fu_28444_p2 add_ln64_1095_fu_28450_p2 add_ln64_1097_fu_27952_p2 add_ln64_1098_fu_27962_p2 add_ln64_1099_fu_28464_p2 add_ln64_1100_fu_28474_p2 add_ln64_1101_fu_28484_p2 mul_16s_12ns_28_1_1_U526 mul_16s_12ns_28_1_1_U527 sub_ln63_132_fu_10190_p2 mul_16s_11ns_27_1_1_U528 mul_16s_12s_28_1_1_U529 mul_16s_12ns_28_1_1_U530 mul_16s_9s_25_1_1_U531 mul_16s_12s_28_1_1_U532 mul_16s_11ns_27_1_1_U533 mul_16s_12s_28_1_1_U534 mul_16s_14s_28_1_1_U535 mul_16s_12s_28_1_1_U536 mul_16s_12s_28_1_1_U537 mul_16s_14s_28_1_1_U538 mul_16s_10ns_26_1_1_U539 mul_16s_12ns_28_1_1_U540 mul_16s_13s_28_1_1_U541 mul_16s_12ns_28_1_1_U542 mul_16s_13ns_28_1_1_U543 mul_16s_13ns_28_1_1_U544 mul_16s_12ns_28_1_1_U545 mul_16s_12ns_28_1_1_U546 mul_16s_12ns_28_1_1_U547 mul_16s_13ns_28_1_1_U548 mul_16s_11ns_27_1_1_U549 mul_16s_12s_28_1_1_U550 mul_16s_7ns_23_1_1_U551 add_ln64_1111_fu_29140_p2 add_ln64_1112_fu_29156_p2 add_ln64_1115_fu_29214_p2 add_ln64_1117_fu_29226_p2 add_ln64_1122_fu_29270_p2 add_ln64_1123_fu_29286_p2 add_ln64_1126_fu_29334_p2 add_ln64_1128_fu_29345_p2 add_ln64_1140_fu_28799_p2 add_ln64_1142_fu_28811_p2 add_ln64_1147_fu_29416_p2 add_ln64_1148_fu_29422_p2 add_ln64_1151_fu_29459_p2 mul_16s_11ns_27_1_1_U552 mul_16s_9s_25_1_1_U553 mul_16s_13s_28_1_1_U554 mul_16s_12ns_28_1_1_U555 mul_16s_11s_27_1_1_U556 mul_16s_13s_28_1_1_U557 mul_16s_13ns_28_1_1_U558 mul_16s_11ns_27_1_1_U559 mul_16s_12s_28_1_1_U560 mul_16s_12ns_28_1_1_U561 mul_16s_11ns_27_1_1_U562 mul_16s_13s_28_1_1_U563 mul_16s_13ns_28_1_1_U564 mul_16s_8ns_24_1_1_U565 mul_16s_13s_28_1_1_U566 mul_16s_13ns_28_1_1_U567 mul_16s_11ns_27_1_1_U568 mul_16s_13s_28_1_1_U569 mul_16s_11ns_27_1_1_U570 mul_16s_12ns_28_1_1_U571 mul_16s_12s_28_1_1_U572 mul_16s_12s_28_1_1_U573 mul_16s_12s_28_1_1_U574 mul_16s_13s_28_1_1_U575 mul_16s_8s_24_1_1_U576 mul_16s_12ns_28_1_1_U577 mul_16s_12s_28_1_1_U578 add_ln64_1163_fu_30383_p2 add_ln64_1164_fu_30398_p2 add_ln64_1167_fu_30036_p2 add_ln64_1169_fu_30048_p2 add_ln64_1174_fu_30086_p2 add_ln64_1175_fu_30102_p2 add_ln64_1178_fu_30130_p2 add_ln64_1180_fu_30142_p2 add_ln64_1192_fu_30243_p2 add_ln64_1194_fu_30255_p2 add_ln64_1199_fu_30288_p2 add_ln64_1200_fu_30294_p2 add_ln64_1203_fu_30453_p2 add_ln64_1205_fu_30463_p2 mul_16s_10s_26_1_1_U579 mul_16s_10s_26_1_1_U580 mul_16s_10s_26_1_1_U581 mul_16s_9s_25_1_1_U582 sub_ln63_133_fu_20975_p2 mul_16s_10s_26_1_1_U583 mul_16s_9s_25_1_1_U584 mul_16s_7ns_23_1_1_U585 mul_16s_8ns_24_1_1_U586 mul_16s_10ns_26_1_1_U587 mul_16s_8s_24_1_1_U588 mul_16s_9s_25_1_1_U589 mul_16s_9ns_25_1_1_U590 mul_16s_11s_27_1_1_U591 mul_16s_12s_28_1_1_U592 mul_16s_10s_26_1_1_U593 mul_16s_10ns_26_1_1_U594 mul_16s_10ns_26_1_1_U595 mul_16s_10s_26_1_1_U596 mul_16s_10s_26_1_1_U597 mul_16s_9s_25_1_1_U598 mul_16s_12s_28_1_1_U599 mul_16s_12s_28_1_1_U600 mul_16s_11s_27_1_1_U601 add_ln64_1216_fu_31158_p2 add_ln64_1217_fu_31174_p2 add_ln64_1219_fu_31186_p2 add_ln64_1226_fu_30921_p2 add_ln64_1228_fu_30941_p2 add_ln64_1229_fu_30951_p2 add_ln64_1230_fu_30961_p2 add_ln64_1232_fu_30973_p2 add_ln64_1239_fu_31003_p2 add_ln64_1245_fu_31262_p2 add_ln64_1246_fu_31268_p2 add_ln64_1247_fu_31278_p2 mul_16s_13s_28_1_1_U602 mul_16s_9s_25_1_1_U603 mul_16s_13ns_28_1_1_U604 mul_16s_10ns_26_1_1_U605 mul_16s_12s_28_1_1_U606 mul_16s_11ns_27_1_1_U607 mul_16s_13ns_28_1_1_U608 mul_16s_12s_28_1_1_U609 mul_16s_12s_28_1_1_U610 mul_16s_13ns_28_1_1_U611 mul_16s_13s_28_1_1_U612 mul_16s_11s_27_1_1_U613 mul_16s_14ns_28_1_1_U614 mul_16s_13s_28_1_1_U615 mul_16s_13s_28_1_1_U616 mul_16s_14ns_28_1_1_U617 mul_16s_13s_28_1_1_U618 mul_16s_13s_28_1_1_U619 mul_16s_14ns_28_1_1_U620 mul_16s_13s_28_1_1_U621 mul_16s_13s_28_1_1_U622 mul_16s_14ns_28_1_1_U623 mul_16s_13s_28_1_1_U624 mul_16s_13s_28_1_1_U625 mul_16s_13ns_28_1_1_U626 mul_16s_13s_28_1_1_U627 mul_16s_12ns_28_1_1_U628 add_ln64_1257_fu_32033_p2 add_ln64_1258_fu_32049_p2 add_ln64_1261_fu_32097_p2 add_ln64_1263_fu_32108_p2 add_ln64_1268_fu_32147_p2 add_ln64_1269_fu_32152_p2 add_ln64_1272_fu_32198_p2 add_ln64_1274_fu_32209_p2 add_ln64_1282_fu_31684_p2 add_ln64_1283_fu_31704_p2 add_ln64_1285_fu_31746_p2 add_ln64_1287_fu_31758_p2 add_ln64_1289_fu_31770_p2 add_ln64_1292_fu_31802_p2 add_ln64_1293_fu_31818_p2 add_ln64_1296_fu_32278_p2 add_ln64_1298_fu_32288_p2 mul_16s_7ns_23_1_1_U629 sub_ln63_159_fu_10236_p2 mul_16s_6s_22_1_1_U630 mul_16s_10s_26_1_1_U631 sub_ln63_140_fu_27993_p2 mul_16s_10s_26_1_1_U632 mul_16s_9s_25_1_1_U633 mul_16s_6s_22_1_1_U634 mul_16s_8s_24_1_1_U635 mul_16s_6s_22_1_1_U636 mul_16s_9ns_25_1_1_U637 mul_16s_9ns_25_1_1_U638 mul_16s_10ns_26_1_1_U639 mul_16s_11ns_27_1_1_U640 mul_16s_9ns_25_1_1_U641 mul_16s_9ns_25_1_1_U642 mul_16s_8ns_24_1_1_U643 mul_16s_10ns_26_1_1_U644 sub_ln63_141_fu_24002_p2 mul_16s_10ns_26_1_1_U645 mul_16s_9ns_25_1_1_U646 mul_16s_10ns_26_1_1_U647 mul_16s_8ns_24_1_1_U648 add_ln64_1309_fu_32830_p2 add_ln64_1311_fu_32590_p2 add_ln64_1312_fu_32857_p2 add_ln64_1314_fu_32869_p2 add_ln64_1316_fu_32880_p2 add_ln64_1319_fu_10255_p2 add_ln64_1328_fu_28013_p2 add_ln64_1329_fu_32608_p2 add_ln64_1330_fu_32961_p2 add_ln64_1331_fu_32967_p2 add_ln64_1336_fu_32987_p2 add_ln64_1338_fu_33007_p2 add_ln49_fu_2244_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>padded_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3</Name>
            <Loops>
                <VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>150532</Best-caseLatency>
                    <Average-caseLatency>150532</Average-caseLatency>
                    <Worst-caseLatency>150532</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.258 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.258 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.258 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>150532</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3>
                        <Name>VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3</Name>
                        <Slack>10.95</Slack>
                        <TripCount>150528</TripCount>
                        <Latency>150530</Latency>
                        <AbsoluteTimeLatency>2.258 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>76</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>366</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11534_fu_248_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next11534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_160_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11537_mid1_fu_178_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next11537_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11537250_fu_184_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next11537250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U1" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11534_dup_fu_288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" URAM="0" VARIABLE="indvars_iv_next11534_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11534_mid1_fu_307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:35" URAM="0" VARIABLE="indvars_iv_next11534_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U1" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_333_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5</Name>
            <Loops>
                <VITIS_LOOP_48_4_VITIS_LOOP_49_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>401424</Best-caseLatency>
                    <Average-caseLatency>401424</Average-caseLatency>
                    <Worst-caseLatency>401424</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.021 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.021 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.021 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>401424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_4_VITIS_LOOP_49_5>
                        <Name>VITIS_LOOP_48_4_VITIS_LOOP_49_5</Name>
                        <Slack>10.95</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>401422</Latency>
                        <AbsoluteTimeLatency>6.021 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_48_4_VITIS_LOOP_49_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>640</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>37</UTIL_DSP>
                    <FF>13101</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>35681</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_2102_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" URAM="0" VARIABLE="add_ln48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_2114_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U6" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="mul_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_2176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:48" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U8" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="mul_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_2204_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_2222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_2265_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_4131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_1_fu_4147_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_4662_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_6044_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_2_fu_7935_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_8521_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_8563_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_13097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U30" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_2328_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_3_fu_2345_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_2786_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_2796_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_9_fu_6048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_4_fu_6064_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_10_fu_6075_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_11_fu_6789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_12_fu_6086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_5_fu_8599_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_13_fu_10261_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_14_fu_10271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U31" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_142_fu_4689_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U51" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_3566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:52" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_15_fu_3575_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_6_fu_3592_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_16_fu_4158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_17_fu_6090_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_7_fu_6809_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_18_fu_7416_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_19_fu_6094_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_8_fu_10988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="sub_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_20_fu_12039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:61" URAM="0" VARIABLE="add_ln61_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U72" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U73" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_7_fu_4777_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U93" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_8_fu_13162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U114" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U135" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_9_fu_13208_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U156" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_12_fu_13321_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_13_fu_13327_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_8649_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U198" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_14_fu_13392_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U219" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U240" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U261" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U282" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_2_fu_13571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_13581_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_6_fu_13607_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_13617_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_8_fu_13627_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_9_fu_8701_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_10_fu_13640_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_11_fu_13650_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_12_fu_13660_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_15_fu_4829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_16_fu_4839_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_17_fu_4849_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_18_fu_13689_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_19_fu_6874_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_20_fu_13702_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_22_fu_13718_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_13758_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_13764_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U9" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U10" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U32" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U33" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U52" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U53" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U74" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U75" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U94" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U95" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U115" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U116" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U136" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U137" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U157" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U158" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U177" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U178" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U199" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U200" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U220" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U221" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U241" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U242" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_143_fu_12113_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U262" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U283" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_27_fu_12157_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_28_fu_12162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_31_fu_10382_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_33_fu_10387_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_38_fu_8033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_39_fu_8038_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_42_fu_8785_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_44_fu_8796_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_52_fu_2881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_53_fu_13841_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_54_fu_3654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_55_fu_4894_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_56_fu_13853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_57_fu_13859_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_58_fu_13864_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_60_fu_6202_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_61_fu_6207_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_64_fu_13890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U11" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U12" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U34" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_19_fu_10421_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U54" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_14037_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_20_fu_14076_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U76" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U96" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U97" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U117" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U118" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U138" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_11152_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U159" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U160" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U179" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U180" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U201" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U202" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U222" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U223" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U243" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U244" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U263" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U264" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U284" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_76_fu_12231_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_77_fu_12246_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_80_fu_11239_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_82_fu_11249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_87_fu_8079_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_88_fu_8084_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_91_fu_8898_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_93_fu_8909_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_101_fu_10483_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_102_fu_14135_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_104_fu_14151_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_107_fu_14176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_110_fu_6254_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_111_fu_6259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_114_fu_14206_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_116_fu_14216_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U13" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U35" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U36" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U55" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U56" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U77" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U78" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U98" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U99" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U119" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U120" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U139" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U140" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U161" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U162" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U181" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U182" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U203" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U204" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U224" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U225" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U245" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U246" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U265" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U266" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U285" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_127_fu_12315_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_128_fu_12330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_131_fu_10531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_133_fu_10536_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_138_fu_8992_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_139_fu_8998_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_142_fu_9015_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_144_fu_9026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_156_fu_5018_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_158_fu_5028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_163_fu_14442_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_164_fu_14448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_167_fu_14474_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_169_fu_14484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U14" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U37" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_10559_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U57" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U58" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U79" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U80" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U100" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U101" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_23_fu_14610_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_144_fu_14641_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U141" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U142" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U163" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U164" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U183" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U184" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U205" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U206" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U226" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U227" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U247" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U267" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U268" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_26_fu_14698_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_180_fu_12451_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_182_fu_12467_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_183_fu_8180_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_184_fu_12480_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_186_fu_12492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_188_fu_9106_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_189_fu_9116_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_191_fu_10624_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_193_fu_14724_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_195_fu_14730_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_197_fu_4370_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_198_fu_5091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_199_fu_4376_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_200_fu_5104_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_201_fu_5114_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_202_fu_5124_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_205_fu_14758_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_206_fu_14768_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_207_fu_14778_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U15" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U16" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U38" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U39" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U59" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U60" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U81" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U82" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U102" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U103" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U121" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U122" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U143" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U144" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U165" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U166" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U185" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U186" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U207" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U208" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U228" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U229" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U248" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U249" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U269" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U270" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U286" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_214_fu_12551_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_215_fu_12566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_218_fu_10692_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_220_fu_10697_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_225_fu_8228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_226_fu_8233_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_229_fu_9181_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_231_fu_9191_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_243_fu_5180_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_245_fu_5189_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_250_fu_6336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_251_fu_6341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_254_fu_14928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_256_fu_14939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U17" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U18" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U40" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_29_fu_5285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U61" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_30_fu_5320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_31_fu_6372_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U104" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U105" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U123" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U124" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U145" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U146" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_32_fu_9249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U167" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U187" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U188" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U209" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U210" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U230" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U231" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U250" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U251" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U271" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U272" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_267_fu_12636_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_270_fu_11487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_272_fu_11499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_277_fu_9319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_278_fu_9325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_281_fu_9341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_290_fu_5376_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_292_fu_5392_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_293_fu_5402_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_294_fu_5412_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_300_fu_15072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_33_fu_9401_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_34_fu_3060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_3096_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U41" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U62" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_145_fu_5441_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U83" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U84" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U106" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U125" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_37_fu_15195_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U147" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_38_fu_11531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U168" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U169" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U189" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U190" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U211" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U232" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U233" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U252" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U253" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U273" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U274" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U287" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_311_fu_12714_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_312_fu_12730_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_315_fu_11602_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_321_fu_8329_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_324_fu_9527_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_335_fu_5487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_336_fu_5497_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_339_fu_6520_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_340_fu_6530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_341_fu_15248_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U19" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U20" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U42" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U43" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U63" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U85" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U86" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_43_fu_5530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U107" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U126" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U127" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U148" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U149" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U170" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U171" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U191" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U192" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_46_fu_9613_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U234" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U254" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U255" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U275" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U276" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U288" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_350_fu_12800_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_351_fu_12815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_354_fu_7792_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_356_fu_7797_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_361_fu_8387_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_362_fu_8393_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_364_fu_9637_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_365_fu_3187_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_366_fu_9650_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_372_fu_3890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_373_fu_3900_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_374_fu_4495_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_380_fu_7197_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_381_fu_7203_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_384_fu_15417_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_47_fu_15541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U44" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U45" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_3906_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_48_fu_15575_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_49_fu_15609_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_50_fu_15640_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_15671_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U172" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_51_fu_15705_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_9_fu_15725_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_10_fu_15771_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_52_fu_15791_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_146_fu_18615_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_11_fu_18665_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_53_fu_18696_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_12_fu_18746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_54_fu_15823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_400_fu_18798_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_401_fu_15843_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_402_fu_15853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_403_fu_15863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_404_fu_15873_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_405_fu_15883_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_406_fu_15893_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_408_fu_15899_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_409_fu_15909_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_410_fu_15919_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_411_fu_15929_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_414_fu_9688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_415_fu_11734_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_417_fu_11750_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_419_fu_11770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_420_fu_15958_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U21" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U22" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U46" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U47" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U64" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U65" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U87" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U88" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U108" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U109" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U128" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U129" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U150" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U151" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U173" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U174" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U193" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U194" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U212" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U213" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U235" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U236" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U256" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U257" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U277" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U278" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U289" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_422_fu_12881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_423_fu_12897_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_426_fu_10832_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_428_fu_10837_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_433_fu_8441_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_434_fu_8446_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_437_fu_9755_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_439_fu_9766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_451_fu_5641_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_453_fu_5650_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_458_fu_6604_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_459_fu_6609_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_462_fu_16006_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_464_fu_16016_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U23" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U24" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U66" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U67" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U89" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_fu_5680_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_57_fu_5712_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_58_fu_5744_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_147_fu_7271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U130" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_13_fu_16155_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U152" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U175" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_59_fu_16194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U195" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U214" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U215" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U237" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U238" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U258" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U259" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U279" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U280" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U290" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_475_fu_12971_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_476_fu_12977_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_479_fu_8484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_487_fu_10881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_488_fu_3338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_498_fu_5773_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_500_fu_5793_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_503_fu_16314_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_504_fu_16324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_505_fu_16334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U25" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U26" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U48" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U49" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U68" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U69" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U90" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U91" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U110" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U111" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U131" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U132" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U153" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U154" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U176" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U196" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U197" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U216" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U217" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U218" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U239" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U260" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U281" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U291" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U292" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U293" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U294" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_514_fu_13026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_515_fu_11939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_516_fu_11944_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_520_fu_9908_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_521_fu_9917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_524_fu_9942_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_526_fu_9953_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_538_fu_5846_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_544_fu_6682_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_545_fu_6687_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_548_fu_16574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U27" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U28" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U50" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U70" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_14_fu_5897_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U71" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U92" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U112" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U113" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U133" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U134" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U155" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U295" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U296" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U297" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U298" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U299" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U300" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U301" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U302" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U303" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U304" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U305" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U306" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U307" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U308" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U309" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_560_fu_19010_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_561_fu_19020_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_563_fu_19032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_570_fu_16861_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_571_fu_16875_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_572_fu_16880_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_582_fu_5957_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_591_fu_19088_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_592_fu_19094_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_593_fu_19104_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_15_fu_10004_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_1_fu_10024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_60_fu_5994_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_16_fu_19223_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_61_fu_19254_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_62_fu_19285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_148_fu_16920_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_17_fu_19319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_18_fu_19350_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_63_fu_19381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_64_fu_16936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_149_fu_16963_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U310" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U311" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_19_fu_17012_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_67_fu_19463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_20_fu_19494_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U312" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_150_fu_19544_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_68_fu_19580_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_607_fu_19632_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_608_fu_19642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_609_fu_19652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_610_fu_10047_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_611_fu_10057_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_612_fu_10067_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_613_fu_19665_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_614_fu_19675_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_617_fu_19701_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_618_fu_19711_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_619_fu_19721_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_620_fu_19731_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_623_fu_10917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_624_fu_7919_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_625_fu_10930_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_28_fu_19776_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U29" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_69_fu_3470_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U313" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_70_fu_19840_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_71_fu_17028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_72_fu_17056_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U314" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_75_fu_17109_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_76_fu_17129_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_77_fu_17135_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_21_fu_17177_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_78_fu_17212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_22_fu_17243_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_79_fu_17263_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U315" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_80_fu_17290_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U316" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U317" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U318" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_81_fu_17306_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_631_fu_19987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_632_fu_19997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_633_fu_20007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_637_fu_20039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_639_fu_20059_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_640_fu_20069_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_641_fu_17326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_642_fu_17336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_644_fu_17352_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_647_fu_13039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_648_fu_13049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_649_fu_11957_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_650_fu_7400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_651_fu_11970_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_652_fu_13062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_30_fu_20082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_23_fu_10073_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_82_fu_3486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_151_fu_10936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_2_fu_17396_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_152_fu_17416_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_83_fu_6746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_3_fu_17439_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_24_fu_20138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_84_fu_20158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_85_fu_17455_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U319" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_86_fu_17486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_87_fu_17517_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_88_fu_17548_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_89_fu_10092_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_90_fu_17571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_91_fu_17606_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_153_fu_17637_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_154_fu_20209_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_92_fu_20229_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_155_fu_20260_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_657_fu_17683_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_660_fu_17689_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_661_fu_17699_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_662_fu_17709_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_665_fu_17735_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_666_fu_20340_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_669_fu_20353_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_670_fu_20363_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_676_fu_10108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_678_fu_17788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_679_fu_20388_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_32_fu_20398_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_156_fu_17794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_97_fu_10952_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_98_fu_17831_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_99_fu_17851_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_157_fu_20443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_158_fu_20463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_100_fu_17888_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U320" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_4_fu_17930_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_103_fu_17962_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U321" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_104_fu_17982_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_105_fu_20531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_108_fu_20588_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_109_fu_20619_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_681_fu_20639_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_682_fu_20649_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_685_fu_20675_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_686_fu_17998_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_687_fu_18008_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_688_fu_20688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_689_fu_20698_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_690_fu_20708_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_691_fu_20718_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_694_fu_18014_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_695_fu_18024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_699_fu_6770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_700_fu_4115_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_701_fu_6783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_702_fu_18049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="sum_34_fu_20766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_25_fu_10126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U322" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U323" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U324" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U325" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U326" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U327" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U328" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U329" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U330" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U331" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U332" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U333" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U334" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_110_fu_18066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_111_fu_18072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U335" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U336" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U337" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U338" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U339" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U340" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U341" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U342" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_112_fu_20850_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U343" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U344" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U345" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_705_fu_21406_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_706_fu_21422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_709_fu_21454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_711_fu_21466_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_716_fu_21496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_717_fu_21506_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_718_fu_21520_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_719_fu_21529_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_720_fu_21535_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_721_fu_21541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_730_fu_21589_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_736_fu_21686_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_737_fu_21692_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_739_fu_21633_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U346" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U347" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U348" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U349" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U350" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U351" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U352" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U353" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U354" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U355" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U356" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U357" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U358" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U359" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U360" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U361" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U362" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U363" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U364" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U365" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U366" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U367" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U368" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U369" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U370" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U371" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U372" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_752_fu_22546_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_753_fu_22556_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_756_fu_22591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_758_fu_22603_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_763_fu_22178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_764_fu_22194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_767_fu_22216_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_769_fu_22228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_781_fu_22318_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_783_fu_22330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_788_fu_22368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_788"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_789_fu_22374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_792_fu_22671_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_792"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_794_fu_22682_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_794"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U373" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U374" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U375" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U376" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U377" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U378" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U379" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U380" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U381" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_113_fu_20866_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U382" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U383" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U384" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U385" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U386" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_114_fu_18099_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U387" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_115_fu_18126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U388" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U389" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_26_fu_18153_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U390" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U391" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U392" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U393" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U394" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U395" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_805_fu_23359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_805"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_806_fu_23369_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_806"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_807_fu_23379_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_807"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_810_fu_23405_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_810"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_813_fu_23414_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_814_fu_23424_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_814"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_818_fu_23455_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_818"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_825_fu_23110_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_825"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_831_fu_23144_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_831"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_833_fu_23150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_833"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_834_fu_23492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_834"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_835_fu_23502_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U396" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U397" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U398" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U399" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U400" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U401" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U402" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U403" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U404" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U405" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U406" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U407" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U408" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U409" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U410" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U411" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U412" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U413" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U414" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U415" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U416" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U417" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U418" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U419" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U420" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_118_fu_20894_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_844_fu_24324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_844"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_846_fu_24344_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_846"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_853_fu_24412_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_853"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_854_fu_24422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_854"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_856_fu_24434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_870_fu_23855_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_870"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_872_fu_23867_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_872"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_877_fu_23901_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_877"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_878_fu_23917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_881_fu_24525_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_881"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U421" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U422" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U423" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U424" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U425" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U426" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U427" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U428" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U429" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U430" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U431" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U432" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U433" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U434" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_28_1_1_U435" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U436" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U437" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U438" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U439" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U440" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U441" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U442" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U443" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U444" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U445" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U446" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U447" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_893_fu_25196_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_893"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_894_fu_25212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_894"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_897_fu_25264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_899_fu_25276_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_899"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_904_fu_25326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_904"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_905_fu_25342_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_905"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_908_fu_25390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_908"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_910_fu_25401_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_910"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_922_fu_25462_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_922"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_924_fu_25471_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_924"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_929_fu_25513_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_929"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_930_fu_25519_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_930"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_933_fu_25566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_933"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_935_fu_25578_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_935"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_27_fu_18169_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_28_fu_18192_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_29_fu_18212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_119_fu_18232_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U448" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_120_fu_11987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_30_fu_18251_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="add_ln63_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_121_fu_18271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_122_fu_18291_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_5_fu_18311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_123_fu_18331_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_6_fu_25715_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U449" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_124_fu_20910_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_948_fu_18351_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_948"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_949_fu_18361_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_949"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_950_fu_25776_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_951_fu_25786_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_951"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_953_fu_18367_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_953"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_954_fu_18377_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_954"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_959_fu_18399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_959"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_962_fu_10152_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_963_fu_10162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_963"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_964_fu_12010_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_964"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_965_fu_4646_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_965"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_966_fu_12023_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_966"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_967_fu_12033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_967"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_968_fu_18428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U450" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U451" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U452" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U453" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U454" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U455" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_125_fu_18458_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U456" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U457" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U458" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U459" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U460" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U461" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U462" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U463" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U464" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U465" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U466" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U467" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U468" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U469" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U470" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U471" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U472" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U473" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U474" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U475" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_970_fu_26576_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_970"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_971_fu_26592_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_971"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_974_fu_26239_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_974"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_976_fu_26245_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_976"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_981_fu_26271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_981"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_982_fu_26281_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_982"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_985_fu_26309_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_985"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_998_fu_26416_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_998"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1000_fu_26428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1000"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1005_fu_26652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1005"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1006_fu_26658_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1006"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1009_fu_26677_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1009"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U476" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U477" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U478" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U479" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U480" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U481" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U482" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U483" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U484" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U485" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U486" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U487" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U488" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U489" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U490" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U491" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U492" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U493" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U494" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U495" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U496" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U497" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U498" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U499" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U500" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U501" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U502" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1021_fu_27368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1021"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1022_fu_27384_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1022"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1025_fu_27426_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1025"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1027_fu_27437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1032_fu_27476_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1032"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1033_fu_27482_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1033"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1036_fu_27508_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1036"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1047_fu_27107_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1047"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1048_fu_27113_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1048"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1049_fu_27574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1049"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1050_fu_27580_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1050"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1052_fu_27129_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1052"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1053_fu_27135_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1053"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1056_fu_27613_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1056"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1058_fu_27623_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1058"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U503" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U504" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U505" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U506" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U507" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U508" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U509" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U510" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U511" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U512" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_126_fu_20937_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U513" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U514" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U515" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_127_fu_18485_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U516" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U517" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U518" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U519" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U520" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U521" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U522" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U523" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U524" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U525" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1069_fu_23974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1069"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1072_fu_28305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1072"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1074_fu_28317_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1074"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1079_fu_28346_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1079"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1080_fu_28356_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1080"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1081_fu_28370_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1081"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1082_fu_28376_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1082"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1083_fu_28386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1083"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1092_fu_27940_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1092"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1093_fu_27946_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1093"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1094_fu_28444_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1094"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1095_fu_28450_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1095"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1097_fu_27952_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1097"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1098_fu_27962_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1098"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1099_fu_28464_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1099"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1100_fu_28474_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1101_fu_28484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U526" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U527" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_132_fu_10190_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U528" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U529" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U530" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U531" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U532" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U533" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U534" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U535" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U536" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U537" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U538" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U539" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U540" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U541" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U542" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U543" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U544" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U545" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U546" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U547" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U548" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U549" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U550" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U551" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1111_fu_29140_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1112_fu_29156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1115_fu_29214_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1117_fu_29226_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1122_fu_29270_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1123_fu_29286_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1126_fu_29334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1128_fu_29345_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1140_fu_28799_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1142_fu_28811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1147_fu_29416_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1148_fu_29422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1151_fu_29459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U552" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U553" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U554" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U555" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U556" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U557" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U558" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U559" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U560" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U561" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U562" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U563" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U564" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U565" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U566" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U567" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U568" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U569" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U570" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U571" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U572" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U573" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U574" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U575" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U576" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U577" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U578" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1163_fu_30383_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1164_fu_30398_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1167_fu_30036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1169_fu_30048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1174_fu_30086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1175_fu_30102_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1178_fu_30130_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1180_fu_30142_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1192_fu_30243_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1194_fu_30255_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1199_fu_30288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1200_fu_30294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1203_fu_30453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1205_fu_30463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U579" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U580" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U581" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U582" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_133_fu_20975_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U583" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U584" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U585" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U586" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U587" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U588" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U589" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U590" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U591" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U592" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U593" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U594" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U595" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U596" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U597" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U598" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U599" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U600" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U601" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1216_fu_31158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1217_fu_31174_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1219_fu_31186_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1226_fu_30921_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1228_fu_30941_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1229_fu_30951_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1230_fu_30961_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1232_fu_30973_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1239_fu_31003_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1245_fu_31262_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1246_fu_31268_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1247_fu_31278_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U602" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U603" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U604" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U605" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U606" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U607" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U608" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U609" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U610" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U611" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U612" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U613" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U614" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U615" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U616" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U617" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U618" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U619" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U620" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U621" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U622" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U623" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U624" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U625" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U626" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U627" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U628" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1257_fu_32033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1258_fu_32049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1261_fu_32097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1263_fu_32108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1268_fu_32147_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1269_fu_32152_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1272_fu_32198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1274_fu_32209_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1282_fu_31684_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1283_fu_31704_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1285_fu_31746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1287_fu_31758_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1289_fu_31770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1292_fu_31802_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1293_fu_31818_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1296_fu_32278_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1298_fu_32288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U629" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_159_fu_10236_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U630" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U631" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_140_fu_27993_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U632" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U633" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U634" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U635" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U636" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U637" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U638" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U639" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U640" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U641" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U642" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U643" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U644" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_141_fu_24002_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="sub_ln63_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U645" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U646" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U647" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U648" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" URAM="0" VARIABLE="mul_ln63_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1309_fu_32830_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1311_fu_32590_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1312_fu_32857_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1314_fu_32869_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1316_fu_32880_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1319_fu_10255_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1328_fu_28013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1329_fu_32608_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1330_fu_32961_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1331_fu_32967_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1336_fu_32987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1338_fu_33007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:64" URAM="0" VARIABLE="add_ln64_1338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_4_VITIS_LOOP_49_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_2244_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>encoder0_c1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>551972</Best-caseLatency>
                    <Average-caseLatency>551972</Average-caseLatency>
                    <Worst-caseLatency>551972</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.280 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.280 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.280 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>551972</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>144</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>23</UTIL_BRAM>
                    <DSP>641</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>37</UTIL_DSP>
                    <FF>13322</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>36518</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="144" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:32" URAM="0" VARIABLE="padded"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lane_seg_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>15.00</TargetClockPeriod>
                    <ClockUncertainty>4.05</ClockUncertainty>
                    <EstimatedClockPeriod>10.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>551974</Best-caseLatency>
                    <Average-caseLatency>551974</Average-caseLatency>
                    <Worst-caseLatency>551974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.280 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.280 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.280 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>551975</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>148</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>23</UTIL_BRAM>
                    <DSP>641</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>37</UTIL_DSP>
                    <FF>15492</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>38763</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="image" index="0" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_in" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out0" index="1" direction="out" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_out" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="out0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ctrl" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ctrl" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status" index="3" direction="inout" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="status_i" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="status_o" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="status_o_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="magic" index="4" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="magic" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="magic_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="image_r_1" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 31 to 0 of image_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="image_r_2" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 63 to 32 of image_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out0_1" access="W" description="Data signal of out0" range="32">
                    <fields>
                        <field offset="0" width="32" name="out0" access="W" description="Bit 31 to 0 of out0"/>
                    </fields>
                </register>
                <register offset="0x20" name="out0_2" access="W" description="Data signal of out0" range="32">
                    <fields>
                        <field offset="0" width="32" name="out0" access="W" description="Bit 63 to 32 of out0"/>
                    </fields>
                </register>
                <register offset="0x28" name="ctrl" access="W" description="Data signal of ctrl" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl" access="W" description="Bit 31 to 0 of ctrl"/>
                    </fields>
                </register>
                <register offset="0x30" name="status_i" access="W" description="Data signal of status_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_i" access="W" description="Bit 31 to 0 of status_i"/>
                    </fields>
                </register>
                <register offset="0x38" name="status_o" access="R" description="Data signal of status_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_o" access="R" description="Bit 31 to 0 of status_o"/>
                    </fields>
                </register>
                <register offset="0x3c" name="status_o_ctrl" access="R" description="Control signal of status_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="status_o_ap_vld" access="R" description="Control signal status_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="magic" access="R" description="Data signal of magic" range="32">
                    <fields>
                        <field offset="0" width="32" name="magic" access="R" description="Bit 31 to 0 of magic"/>
                    </fields>
                </register>
                <register offset="0x44" name="magic_ctrl" access="R" description="Control signal of magic" range="32">
                    <fields>
                        <field offset="0" width="1" name="magic_ap_vld" access="R" description="Control signal magic_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="image"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="ctrl"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="status"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="magic"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem_in:m_axi_gmem_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_in" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_in_" paramPrefix="C_M_AXI_GMEM_IN_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_in_ARADDR</port>
                <port>m_axi_gmem_in_ARBURST</port>
                <port>m_axi_gmem_in_ARCACHE</port>
                <port>m_axi_gmem_in_ARID</port>
                <port>m_axi_gmem_in_ARLEN</port>
                <port>m_axi_gmem_in_ARLOCK</port>
                <port>m_axi_gmem_in_ARPROT</port>
                <port>m_axi_gmem_in_ARQOS</port>
                <port>m_axi_gmem_in_ARREADY</port>
                <port>m_axi_gmem_in_ARREGION</port>
                <port>m_axi_gmem_in_ARSIZE</port>
                <port>m_axi_gmem_in_ARUSER</port>
                <port>m_axi_gmem_in_ARVALID</port>
                <port>m_axi_gmem_in_AWADDR</port>
                <port>m_axi_gmem_in_AWBURST</port>
                <port>m_axi_gmem_in_AWCACHE</port>
                <port>m_axi_gmem_in_AWID</port>
                <port>m_axi_gmem_in_AWLEN</port>
                <port>m_axi_gmem_in_AWLOCK</port>
                <port>m_axi_gmem_in_AWPROT</port>
                <port>m_axi_gmem_in_AWQOS</port>
                <port>m_axi_gmem_in_AWREADY</port>
                <port>m_axi_gmem_in_AWREGION</port>
                <port>m_axi_gmem_in_AWSIZE</port>
                <port>m_axi_gmem_in_AWUSER</port>
                <port>m_axi_gmem_in_AWVALID</port>
                <port>m_axi_gmem_in_BID</port>
                <port>m_axi_gmem_in_BREADY</port>
                <port>m_axi_gmem_in_BRESP</port>
                <port>m_axi_gmem_in_BUSER</port>
                <port>m_axi_gmem_in_BVALID</port>
                <port>m_axi_gmem_in_RDATA</port>
                <port>m_axi_gmem_in_RID</port>
                <port>m_axi_gmem_in_RLAST</port>
                <port>m_axi_gmem_in_RREADY</port>
                <port>m_axi_gmem_in_RRESP</port>
                <port>m_axi_gmem_in_RUSER</port>
                <port>m_axi_gmem_in_RVALID</port>
                <port>m_axi_gmem_in_WDATA</port>
                <port>m_axi_gmem_in_WID</port>
                <port>m_axi_gmem_in_WLAST</port>
                <port>m_axi_gmem_in_WREADY</port>
                <port>m_axi_gmem_in_WSTRB</port>
                <port>m_axi_gmem_in_WUSER</port>
                <port>m_axi_gmem_in_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="image"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="image"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_out" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_out_" paramPrefix="C_M_AXI_GMEM_OUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_out_ARADDR</port>
                <port>m_axi_gmem_out_ARBURST</port>
                <port>m_axi_gmem_out_ARCACHE</port>
                <port>m_axi_gmem_out_ARID</port>
                <port>m_axi_gmem_out_ARLEN</port>
                <port>m_axi_gmem_out_ARLOCK</port>
                <port>m_axi_gmem_out_ARPROT</port>
                <port>m_axi_gmem_out_ARQOS</port>
                <port>m_axi_gmem_out_ARREADY</port>
                <port>m_axi_gmem_out_ARREGION</port>
                <port>m_axi_gmem_out_ARSIZE</port>
                <port>m_axi_gmem_out_ARUSER</port>
                <port>m_axi_gmem_out_ARVALID</port>
                <port>m_axi_gmem_out_AWADDR</port>
                <port>m_axi_gmem_out_AWBURST</port>
                <port>m_axi_gmem_out_AWCACHE</port>
                <port>m_axi_gmem_out_AWID</port>
                <port>m_axi_gmem_out_AWLEN</port>
                <port>m_axi_gmem_out_AWLOCK</port>
                <port>m_axi_gmem_out_AWPROT</port>
                <port>m_axi_gmem_out_AWQOS</port>
                <port>m_axi_gmem_out_AWREADY</port>
                <port>m_axi_gmem_out_AWREGION</port>
                <port>m_axi_gmem_out_AWSIZE</port>
                <port>m_axi_gmem_out_AWUSER</port>
                <port>m_axi_gmem_out_AWVALID</port>
                <port>m_axi_gmem_out_BID</port>
                <port>m_axi_gmem_out_BREADY</port>
                <port>m_axi_gmem_out_BRESP</port>
                <port>m_axi_gmem_out_BUSER</port>
                <port>m_axi_gmem_out_BVALID</port>
                <port>m_axi_gmem_out_RDATA</port>
                <port>m_axi_gmem_out_RID</port>
                <port>m_axi_gmem_out_RLAST</port>
                <port>m_axi_gmem_out_RREADY</port>
                <port>m_axi_gmem_out_RRESP</port>
                <port>m_axi_gmem_out_RUSER</port>
                <port>m_axi_gmem_out_RVALID</port>
                <port>m_axi_gmem_out_WDATA</port>
                <port>m_axi_gmem_out_WID</port>
                <port>m_axi_gmem_out_WLAST</port>
                <port>m_axi_gmem_out_WREADY</port>
                <port>m_axi_gmem_out_WSTRB</port>
                <port>m_axi_gmem_out_WUSER</port>
                <port>m_axi_gmem_out_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out0"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_in">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem_out">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">image_r_1, 0x10, 32, W, Data signal of image_r, </column>
                    <column name="s_axi_control">image_r_2, 0x14, 32, W, Data signal of image_r, </column>
                    <column name="s_axi_control">out0_1, 0x1c, 32, W, Data signal of out0, </column>
                    <column name="s_axi_control">out0_2, 0x20, 32, W, Data signal of out0, </column>
                    <column name="s_axi_control">ctrl, 0x28, 32, W, Data signal of ctrl, </column>
                    <column name="s_axi_control">status_i, 0x30, 32, W, Data signal of status_i, </column>
                    <column name="s_axi_control">status_o, 0x38, 32, R, Data signal of status_o, </column>
                    <column name="s_axi_control">status_o_ctrl, 0x3c, 32, R, Control signal of status_o, 0=status_o_ap_vld</column>
                    <column name="s_axi_control">magic, 0x40, 32, R, Data signal of magic, </column>
                    <column name="s_axi_control">magic_ctrl, 0x44, 32, R, Control signal of magic, 0=magic_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="out0">out, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="ctrl">in, unsigned int</column>
                    <column name="status">inout, unsigned int&amp;</column>
                    <column name="magic">out, unsigned int&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="image">m_axi_gmem_in, interface, , </column>
                    <column name="image">s_axi_control, interface, offset, </column>
                    <column name="out0">m_axi_gmem_out, interface, , </column>
                    <column name="out0">s_axi_control, register, offset, name=out0_1 offset=0x1c range=32</column>
                    <column name="out0">s_axi_control, register, offset, name=out0_2 offset=0x20 range=32</column>
                    <column name="ctrl">s_axi_control, register, , name=ctrl offset=0x28 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_i offset=0x30 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_o offset=0x38 range=32</column>
                    <column name="status">s_axi_control, register, , name=status_o_ctrl offset=0x3c range=32</column>
                    <column name="magic">s_axi_control, register, , name=magic offset=0x40 range=32</column>
                    <column name="magic">s_axi_control, register, , name=magic_ctrl offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_in">read, 150528, 16, VITIS_LOOP_35_1, lane_seg_hls/lane_seg_support.cpp:35:22</column>
                    <column name="m_axi_gmem_out">write, 401408, 16, VITIS_LOOP_48_4, lane_seg_hls/lane_seg_support.cpp:48:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_in">input, lane_seg_hls/lane_seg_support.cpp:38:41, read, Widen Fail, , VITIS_LOOP_37_3, lane_seg_hls/lane_seg_support.cpp:37:30, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_in">input, lane_seg_hls/lane_seg_support.cpp:38:41, read, Inferred, 150528, VITIS_LOOP_35_1, lane_seg_hls/lane_seg_support.cpp:35:22, , </column>
                    <column name="m_axi_gmem_out">output, lane_seg_hls/lane_seg_support.cpp:79:36, write, Widen Fail, , VITIS_LOOP_49_5, lane_seg_hls/lane_seg_support.cpp:49:26, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem_out">output, lane_seg_hls/lane_seg_support.cpp:79:36, write, Inferred, 401408, VITIS_LOOP_48_4, lane_seg_hls/lane_seg_support.cpp:48:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="lane_seg_hls/lane_seg_support.cpp:23" status="valid" parentFunction="encoder0_c1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:26" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=1"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:27" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=2"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:28" status="valid" parentFunction="encoder0_c1" variable="weights" isDirective="0" options="variable=weights complete dim=3"/>
        <Pragma type="array_partition" location="lane_seg_hls/lane_seg_support.cpp:29" status="valid" parentFunction="encoder0_c1" variable="biases" isDirective="0" options="variable=biases complete dim=1"/>
        <Pragma type="pipeline" location="lane_seg_hls/lane_seg_support.cpp:50" status="valid" parentFunction="encoder0_c1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:33" status="valid" parentFunction="lane_seg_top" variable="image" isDirective="0" options="m_axi port=image offset=slave bundle=gmem_in depth=(224 * 224 * 3)"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:34" status="valid" parentFunction="lane_seg_top" variable="out0" isDirective="0" options="m_axi port=out0 offset=slave bundle=gmem_out depth=(((224 + 2 * 1 - 3) / 2 + 1) * ((224 + 2 * 1 - 3) / 2 + 1) * 32)"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:38" status="valid" parentFunction="lane_seg_top" variable="image" isDirective="0" options="s_axilite port=image bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:39" status="valid" parentFunction="lane_seg_top" variable="out0" isDirective="0" options="s_axilite port=out0 bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:40" status="valid" parentFunction="lane_seg_top" variable="ctrl" isDirective="0" options="s_axilite port=ctrl bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:41" status="valid" parentFunction="lane_seg_top" variable="status" isDirective="0" options="s_axilite port=status bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:42" status="valid" parentFunction="lane_seg_top" variable="magic" isDirective="0" options="s_axilite port=magic bundle=control"/>
        <Pragma type="interface" location="lane_seg_hls/lane_seg_top.cpp:43" status="valid" parentFunction="lane_seg_top" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
    </PragmaReport>
</profile>

