\hypertarget{struct_c_m_p___mem_map}{}\section{C\+M\+P\+\_\+\+Mem\+Map Struct Reference}
\label{struct_c_m_p___mem_map}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_a2ae7fd9dd23ca10cb47550c1fc727440}{C\+R0}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_af9a269aaa5da5759c86b43f3cd68e208}{C\+R1}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_a190f8642b1bdc9d1252673a28b6b6df6}{F\+P\+R}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_aa43a01363ae5f82700d71abfd78b321d}{S\+C\+R}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_a51dd2d2a0528dfb19a45debc50dc8a51}{D\+A\+C\+C\+R}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_p___mem_map_ae5069d9ba4618ae45636fcb5b2061169}{M\+U\+X\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+M\+P -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_c_m_p___mem_map_a2ae7fd9dd23ca10cb47550c1fc727440}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!C\+R0@{C\+R0}}
\index{C\+R0@{C\+R0}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+R0}\label{struct_c_m_p___mem_map_a2ae7fd9dd23ca10cb47550c1fc727440}
C\+M\+P Control Register 0, offset\+: 0x0 \hypertarget{struct_c_m_p___mem_map_af9a269aaa5da5759c86b43f3cd68e208}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+R1}\label{struct_c_m_p___mem_map_af9a269aaa5da5759c86b43f3cd68e208}
C\+M\+P Control Register 1, offset\+: 0x1 \hypertarget{struct_c_m_p___mem_map_a51dd2d2a0528dfb19a45debc50dc8a51}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!D\+A\+C\+C\+R@{D\+A\+C\+C\+R}}
\index{D\+A\+C\+C\+R@{D\+A\+C\+C\+R}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{D\+A\+C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t D\+A\+C\+C\+R}\label{struct_c_m_p___mem_map_a51dd2d2a0528dfb19a45debc50dc8a51}
D\+A\+C Control Register, offset\+: 0x4 \hypertarget{struct_c_m_p___mem_map_a190f8642b1bdc9d1252673a28b6b6df6}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!F\+P\+R@{F\+P\+R}}
\index{F\+P\+R@{F\+P\+R}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{F\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t F\+P\+R}\label{struct_c_m_p___mem_map_a190f8642b1bdc9d1252673a28b6b6df6}
C\+M\+P Filter Period Register, offset\+: 0x2 \hypertarget{struct_c_m_p___mem_map_ae5069d9ba4618ae45636fcb5b2061169}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!M\+U\+X\+C\+R@{M\+U\+X\+C\+R}}
\index{M\+U\+X\+C\+R@{M\+U\+X\+C\+R}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{M\+U\+X\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t M\+U\+X\+C\+R}\label{struct_c_m_p___mem_map_ae5069d9ba4618ae45636fcb5b2061169}
M\+U\+X Control Register, offset\+: 0x5 \hypertarget{struct_c_m_p___mem_map_aa43a01363ae5f82700d71abfd78b321d}{}\index{C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}!S\+C\+R@{S\+C\+R}}
\index{S\+C\+R@{S\+C\+R}!C\+M\+P\+\_\+\+Mem\+Map@{C\+M\+P\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+C\+R}\label{struct_c_m_p___mem_map_aa43a01363ae5f82700d71abfd78b321d}
C\+M\+P Status and Control Register, offset\+: 0x3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
