
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbf8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008cc  0800bda8  0800bda8  0001bda8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c674  0800c674  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800c674  0800c674  0001c674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c67c  0800c67c  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c67c  0800c67c  0001c67c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c680  0800c680  0001c680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800c684  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00000e3c  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ed0  20000ed0  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   000265df  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000529b  00000000  00000000  000466a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f08  00000000  00000000  0004b940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d08  00000000  00000000  0004d848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b135  00000000  00000000  0004f550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000286f2  00000000  00000000  0007a685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed9c1  00000000  00000000  000a2d77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00190738  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008c40  00000000  00000000  00190788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000094 	.word	0x20000094
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bd90 	.word	0x0800bd90

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000098 	.word	0x20000098
 80001ec:	0800bd90 	.word	0x0800bd90

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f001 fe77 	bl	800228c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f897 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a2:	f000 fb31 	bl	8000c08 <MX_GPIO_Init>
  MX_CRC_Init();
 80005a6:	f000 f8ff 	bl	80007a8 <MX_CRC_Init>
  MX_DMA2D_Init();
 80005aa:	f000 f911 	bl	80007d0 <MX_DMA2D_Init>
  MX_FMC_Init();
 80005ae:	f000 fadb 	bl	8000b68 <MX_FMC_Init>
  MX_I2C3_Init();
 80005b2:	f000 f93f 	bl	8000834 <MX_I2C3_Init>
  MX_LTDC_Init();
 80005b6:	f000 f97d 	bl	80008b4 <MX_LTDC_Init>
  MX_SPI5_Init();
 80005ba:	f000 f9fb 	bl	80009b4 <MX_SPI5_Init>
  MX_TIM1_Init();
 80005be:	f000 fa2f 	bl	8000a20 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80005c2:	f000 faa7 	bl	8000b14 <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 80005c6:	f00a f88f 	bl	800a6e8 <MX_USB_HOST_Init>
  MX_UART5_Init();
 80005ca:	f000 fa79 	bl	8000ac0 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 80005ce:	2201      	movs	r2, #1
 80005d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005d4:	4835      	ldr	r0, [pc, #212]	; (80006ac <main+0x118>)
 80005d6:	f002 fe75 	bl	80032c4 <HAL_GPIO_WritePin>
  printf("Starting Bootloader (%d.%d)\r\n", BL_Version[0], BL_Version[1]);
 80005da:	2300      	movs	r3, #0
 80005dc:	2201      	movs	r2, #1
 80005de:	4619      	mov	r1, r3
 80005e0:	4833      	ldr	r0, [pc, #204]	; (80006b0 <main+0x11c>)
 80005e2:	f00a fcb1 	bl	800af48 <iprintf>

  OTA_GNRL_CFG_ *cfg = (OTA_GNRL_CFG_ *)OTA_CFG_FLASH_ADDR;
 80005e6:	4b33      	ldr	r3, [pc, #204]	; (80006b4 <main+0x120>)
 80005e8:	60bb      	str	r3, [r7, #8]
  bool goto_ota_mode = false;
 80005ea:	2300      	movs	r3, #0
 80005ec:	73fb      	strb	r3, [r7, #15]
  bool should_backup = false;
 80005ee:	2300      	movs	r3, #0
 80005f0:	71fb      	strb	r3, [r7, #7]

  switch(cfg->reboot_cause)
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005fa:	d00c      	beq.n	8000616 <main+0x82>
 80005fc:	f1b3 3fef 	cmp.w	r3, #4025479151	; 0xefefefef
 8000600:	d01b      	beq.n	800063a <main+0xa6>
 8000602:	f1b3 3fef 	cmp.w	r3, #4025479151	; 0xefefefef
 8000606:	d81c      	bhi.n	8000642 <main+0xae>
 8000608:	f1b3 3fab 	cmp.w	r3, #2880154539	; 0xabababab
 800060c:	d009      	beq.n	8000622 <main+0x8e>
 800060e:	f1b3 3fcd 	cmp.w	r3, #3452816845	; 0xcdcdcdcd
 8000612:	d00a      	beq.n	800062a <main+0x96>
 8000614:	e015      	b.n	8000642 <main+0xae>
  {
	  case OTA_FIRST_TIME_BOOT:
	  {
		  printf("First Time Boot\r\nNo Configuration was found\r\n");
 8000616:	4828      	ldr	r0, [pc, #160]	; (80006b8 <main+0x124>)
 8000618:	f00a fd1c 	bl	800b054 <puts>
		  goto_ota_mode = true;
 800061c:	2301      	movs	r3, #1
 800061e:	73fb      	strb	r3, [r7, #15]
	  }
	  break;
 8000620:	e00f      	b.n	8000642 <main+0xae>

	  case OTA_NORMAL_BOOT:
	  {
		  printf("Normal Boot\r\n");
 8000622:	4826      	ldr	r0, [pc, #152]	; (80006bc <main+0x128>)
 8000624:	f00a fd16 	bl	800b054 <puts>
	  }
	  break;
 8000628:	e00b      	b.n	8000642 <main+0xae>

	  case OTA_UPDATE_APP:
	  {
		  printf("New Firmware was found!\r\n");
 800062a:	4825      	ldr	r0, [pc, #148]	; (80006c0 <main+0x12c>)
 800062c:	f00a fd12 	bl	800b054 <puts>
		  goto_ota_mode = true;
 8000630:	2301      	movs	r3, #1
 8000632:	73fb      	strb	r3, [r7, #15]
		  should_backup = true;
 8000634:	2301      	movs	r3, #1
 8000636:	71fb      	strb	r3, [r7, #7]
	  }
	  break;
 8000638:	e003      	b.n	8000642 <main+0xae>

	  case OTA_LOAD_PREV_APP:
	  {
		  printf("Update Unsuccessful, Back to previous APP if Available\r\n");
 800063a:	4822      	ldr	r0, [pc, #136]	; (80006c4 <main+0x130>)
 800063c:	f00a fd0a 	bl	800b054 <puts>

	  }
	  break;
 8000640:	bf00      	nop
  }

  do
  {
	  if (goto_ota_mode){
 8000642:	7bfb      	ldrb	r3, [r7, #15]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d027      	beq.n	8000698 <main+0x104>
		printf("OTA Update Requested...\r\n");
 8000648:	481f      	ldr	r0, [pc, #124]	; (80006c8 <main+0x134>)
 800064a:	f00a fd03 	bl	800b054 <puts>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 800064e:	2201      	movs	r2, #1
 8000650:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000654:	4815      	ldr	r0, [pc, #84]	; (80006ac <main+0x118>)
 8000656:	f002 fe35 	bl	80032c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 800065a:	2201      	movs	r2, #1
 800065c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000660:	4812      	ldr	r0, [pc, #72]	; (80006ac <main+0x118>)
 8000662:	f002 fe2f 	bl	80032c4 <HAL_GPIO_WritePin>
		go_to_ota_app(&huart5, cfg->reboot_cause);
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	bf14      	ite	ne
 800066e:	2301      	movne	r3, #1
 8000670:	2300      	moveq	r3, #0
 8000672:	b2db      	uxtb	r3, r3
 8000674:	4619      	mov	r1, r3
 8000676:	4815      	ldr	r0, [pc, #84]	; (80006cc <main+0x138>)
 8000678:	f000 fc1c 	bl	8000eb4 <go_to_ota_app>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800067c:	2200      	movs	r2, #0
 800067e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000682:	480a      	ldr	r0, [pc, #40]	; (80006ac <main+0x118>)
 8000684:	f002 fe1e 	bl	80032c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000688:	2200      	movs	r2, #0
 800068a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800068e:	4807      	ldr	r0, [pc, #28]	; (80006ac <main+0x118>)
 8000690:	f002 fe18 	bl	80032c4 <HAL_GPIO_WritePin>
		goto_ota_mode = false;
 8000694:	2300      	movs	r3, #0
 8000696:	73fb      	strb	r3, [r7, #15]
	  }
  }while(false);


  HAL_Delay(2000);
 8000698:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800069c:	f001 fe38 	bl	8002310 <HAL_Delay>
  go_to_application();
 80006a0:	f000 fbd4 	bl	8000e4c <go_to_application>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80006a4:	f00a f846 	bl	800a734 <MX_USB_HOST_Process>
 80006a8:	e7fc      	b.n	80006a4 <main+0x110>
 80006aa:	bf00      	nop
 80006ac:	40021800 	.word	0x40021800
 80006b0:	0800bda8 	.word	0x0800bda8
 80006b4:	08010000 	.word	0x08010000
 80006b8:	0800bdc8 	.word	0x0800bdc8
 80006bc:	0800bdf8 	.word	0x0800bdf8
 80006c0:	0800be08 	.word	0x0800be08
 80006c4:	0800be24 	.word	0x0800be24
 80006c8:	0800be5c 	.word	0x0800be5c
 80006cc:	20000294 	.word	0x20000294

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b094      	sub	sp, #80	; 0x50
 80006d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d6:	f107 0320 	add.w	r3, r7, #32
 80006da:	2230      	movs	r2, #48	; 0x30
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f00a fb4a 	bl	800ad78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e4:	f107 030c 	add.w	r3, r7, #12
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f4:	2300      	movs	r3, #0
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	4b29      	ldr	r3, [pc, #164]	; (80007a0 <SystemClock_Config+0xd0>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fc:	4a28      	ldr	r2, [pc, #160]	; (80007a0 <SystemClock_Config+0xd0>)
 80006fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000702:	6413      	str	r3, [r2, #64]	; 0x40
 8000704:	4b26      	ldr	r3, [pc, #152]	; (80007a0 <SystemClock_Config+0xd0>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000710:	2300      	movs	r3, #0
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	4b23      	ldr	r3, [pc, #140]	; (80007a4 <SystemClock_Config+0xd4>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800071c:	4a21      	ldr	r2, [pc, #132]	; (80007a4 <SystemClock_Config+0xd4>)
 800071e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000722:	6013      	str	r3, [r2, #0]
 8000724:	4b1f      	ldr	r3, [pc, #124]	; (80007a4 <SystemClock_Config+0xd4>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000730:	2301      	movs	r3, #1
 8000732:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000734:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000738:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800073a:	2302      	movs	r3, #2
 800073c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800073e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000742:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000744:	2310      	movs	r3, #16
 8000746:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000748:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800074c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800074e:	2302      	movs	r3, #2
 8000750:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000752:	2307      	movs	r3, #7
 8000754:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000756:	f107 0320 	add.w	r3, r7, #32
 800075a:	4618      	mov	r0, r3
 800075c:	f004 fefe 	bl	800555c <HAL_RCC_OscConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000766:	f000 fb9f 	bl	8000ea8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076a:	230f      	movs	r3, #15
 800076c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076e:	2302      	movs	r3, #2
 8000770:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000776:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800077a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800077c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000780:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000782:	f107 030c 	add.w	r3, r7, #12
 8000786:	2102      	movs	r1, #2
 8000788:	4618      	mov	r0, r3
 800078a:	f005 f95f 	bl	8005a4c <HAL_RCC_ClockConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000794:	f000 fb88 	bl	8000ea8 <Error_Handler>
  }
}
 8000798:	bf00      	nop
 800079a:	3750      	adds	r7, #80	; 0x50
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40023800 	.word	0x40023800
 80007a4:	40007000 	.word	0x40007000

080007a8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80007ac:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <MX_CRC_Init+0x20>)
 80007ae:	4a07      	ldr	r2, [pc, #28]	; (80007cc <MX_CRC_Init+0x24>)
 80007b0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	; (80007c8 <MX_CRC_Init+0x20>)
 80007b4:	f001 fecd 	bl	8002552 <HAL_CRC_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80007be:	f000 fb73 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	200000b0 	.word	0x200000b0
 80007cc:	40023000 	.word	0x40023000

080007d0 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80007d4:	4b15      	ldr	r3, [pc, #84]	; (800082c <MX_DMA2D_Init+0x5c>)
 80007d6:	4a16      	ldr	r2, [pc, #88]	; (8000830 <MX_DMA2D_Init+0x60>)
 80007d8:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80007da:	4b14      	ldr	r3, [pc, #80]	; (800082c <MX_DMA2D_Init+0x5c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80007e0:	4b12      	ldr	r3, [pc, #72]	; (800082c <MX_DMA2D_Init+0x5c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80007e6:	4b11      	ldr	r3, [pc, #68]	; (800082c <MX_DMA2D_Init+0x5c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <MX_DMA2D_Init+0x5c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <MX_DMA2D_Init+0x5c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	; (800082c <MX_DMA2D_Init+0x5c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <MX_DMA2D_Init+0x5c>)
 8000800:	2200      	movs	r2, #0
 8000802:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000804:	4809      	ldr	r0, [pc, #36]	; (800082c <MX_DMA2D_Init+0x5c>)
 8000806:	f001 fec0 	bl	800258a <HAL_DMA2D_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000810:	f000 fb4a 	bl	8000ea8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000814:	2101      	movs	r1, #1
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <MX_DMA2D_Init+0x5c>)
 8000818:	f002 f810 	bl	800283c <HAL_DMA2D_ConfigLayer>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000822:	f000 fb41 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200000b8 	.word	0x200000b8
 8000830:	4002b000 	.word	0x4002b000

08000834 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000838:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <MX_I2C3_Init+0x74>)
 800083a:	4a1c      	ldr	r2, [pc, #112]	; (80008ac <MX_I2C3_Init+0x78>)
 800083c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <MX_I2C3_Init+0x74>)
 8000840:	4a1b      	ldr	r2, [pc, #108]	; (80008b0 <MX_I2C3_Init+0x7c>)
 8000842:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000844:	4b18      	ldr	r3, [pc, #96]	; (80008a8 <MX_I2C3_Init+0x74>)
 8000846:	2200      	movs	r2, #0
 8000848:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800084a:	4b17      	ldr	r3, [pc, #92]	; (80008a8 <MX_I2C3_Init+0x74>)
 800084c:	2200      	movs	r2, #0
 800084e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000850:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <MX_I2C3_Init+0x74>)
 8000852:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000856:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000858:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <MX_I2C3_Init+0x74>)
 800085a:	2200      	movs	r2, #0
 800085c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <MX_I2C3_Init+0x74>)
 8000860:	2200      	movs	r2, #0
 8000862:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000864:	4b10      	ldr	r3, [pc, #64]	; (80008a8 <MX_I2C3_Init+0x74>)
 8000866:	2200      	movs	r2, #0
 8000868:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800086a:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <MX_I2C3_Init+0x74>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000870:	480d      	ldr	r0, [pc, #52]	; (80008a8 <MX_I2C3_Init+0x74>)
 8000872:	f004 f94b 	bl	8004b0c <HAL_I2C_Init>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800087c:	f000 fb14 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000880:	2100      	movs	r1, #0
 8000882:	4809      	ldr	r0, [pc, #36]	; (80008a8 <MX_I2C3_Init+0x74>)
 8000884:	f004 fa86 	bl	8004d94 <HAL_I2CEx_ConfigAnalogFilter>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800088e:	f000 fb0b 	bl	8000ea8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000892:	2100      	movs	r1, #0
 8000894:	4804      	ldr	r0, [pc, #16]	; (80008a8 <MX_I2C3_Init+0x74>)
 8000896:	f004 fab9 	bl	8004e0c <HAL_I2CEx_ConfigDigitalFilter>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80008a0:	f000 fb02 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	200000f8 	.word	0x200000f8
 80008ac:	40005c00 	.word	0x40005c00
 80008b0:	000186a0 	.word	0x000186a0

080008b4 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b08e      	sub	sp, #56	; 0x38
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2234      	movs	r2, #52	; 0x34
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f00a fa59 	bl	800ad78 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80008c6:	4b39      	ldr	r3, [pc, #228]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008c8:	4a39      	ldr	r2, [pc, #228]	; (80009b0 <MX_LTDC_Init+0xfc>)
 80008ca:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80008cc:	4b37      	ldr	r3, [pc, #220]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80008d2:	4b36      	ldr	r3, [pc, #216]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80008d8:	4b34      	ldr	r3, [pc, #208]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80008de:	4b33      	ldr	r3, [pc, #204]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80008e4:	4b31      	ldr	r3, [pc, #196]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008e6:	2209      	movs	r2, #9
 80008e8:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80008ea:	4b30      	ldr	r3, [pc, #192]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80008f0:	4b2e      	ldr	r3, [pc, #184]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008f2:	221d      	movs	r2, #29
 80008f4:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80008f6:	4b2d      	ldr	r3, [pc, #180]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008f8:	2203      	movs	r2, #3
 80008fa:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80008fc:	4b2b      	ldr	r3, [pc, #172]	; (80009ac <MX_LTDC_Init+0xf8>)
 80008fe:	f240 120d 	movw	r2, #269	; 0x10d
 8000902:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8000904:	4b29      	ldr	r3, [pc, #164]	; (80009ac <MX_LTDC_Init+0xf8>)
 8000906:	f240 1243 	movw	r2, #323	; 0x143
 800090a:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 800090c:	4b27      	ldr	r3, [pc, #156]	; (80009ac <MX_LTDC_Init+0xf8>)
 800090e:	f240 1217 	movw	r2, #279	; 0x117
 8000912:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 8000914:	4b25      	ldr	r3, [pc, #148]	; (80009ac <MX_LTDC_Init+0xf8>)
 8000916:	f240 1247 	movw	r2, #327	; 0x147
 800091a:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800091c:	4b23      	ldr	r3, [pc, #140]	; (80009ac <MX_LTDC_Init+0xf8>)
 800091e:	2200      	movs	r2, #0
 8000920:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000924:	4b21      	ldr	r3, [pc, #132]	; (80009ac <MX_LTDC_Init+0xf8>)
 8000926:	2200      	movs	r2, #0
 8000928:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800092c:	4b1f      	ldr	r3, [pc, #124]	; (80009ac <MX_LTDC_Init+0xf8>)
 800092e:	2200      	movs	r2, #0
 8000930:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000934:	481d      	ldr	r0, [pc, #116]	; (80009ac <MX_LTDC_Init+0xf8>)
 8000936:	f004 faa9 	bl	8004e8c <HAL_LTDC_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000940:	f000 fab2 	bl	8000ea8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000944:	2300      	movs	r3, #0
 8000946:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8000948:	23f0      	movs	r3, #240	; 0xf0
 800094a:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800094c:	2300      	movs	r3, #0
 800094e:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8000950:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000954:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000956:	2302      	movs	r3, #2
 8000958:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800095a:	23ff      	movs	r3, #255	; 0xff
 800095c:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000962:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000966:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000968:	2307      	movs	r3, #7
 800096a:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 800096c:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8000970:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 8000972:	23f0      	movs	r3, #240	; 0xf0
 8000974:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 8000976:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800097a:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2200      	movs	r2, #0
 8000992:	4619      	mov	r1, r3
 8000994:	4805      	ldr	r0, [pc, #20]	; (80009ac <MX_LTDC_Init+0xf8>)
 8000996:	f004 fc0b 	bl	80051b0 <HAL_LTDC_ConfigLayer>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80009a0:	f000 fa82 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80009a4:	bf00      	nop
 80009a6:	3738      	adds	r7, #56	; 0x38
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	2000014c 	.word	0x2000014c
 80009b0:	40016800 	.word	0x40016800

080009b4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80009b8:	4b17      	ldr	r3, [pc, #92]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009ba:	4a18      	ldr	r2, [pc, #96]	; (8000a1c <MX_SPI5_Init+0x68>)
 80009bc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80009be:	4b16      	ldr	r3, [pc, #88]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009c4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80009c6:	4b14      	ldr	r3, [pc, #80]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80009cc:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009da:	2200      	movs	r2, #0
 80009dc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80009de:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009e4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80009e6:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009e8:	2218      	movs	r2, #24
 80009ea:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009ec:	4b0a      	ldr	r3, [pc, #40]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80009f2:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009f8:	4b07      	ldr	r3, [pc, #28]	; (8000a18 <MX_SPI5_Init+0x64>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80009fe:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <MX_SPI5_Init+0x64>)
 8000a00:	220a      	movs	r2, #10
 8000a02:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a04:	4804      	ldr	r0, [pc, #16]	; (8000a18 <MX_SPI5_Init+0x64>)
 8000a06:	f005 fc67 	bl	80062d8 <HAL_SPI_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000a10:	f000 fa4a 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000a14:	bf00      	nop
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	200001f4 	.word	0x200001f4
 8000a1c:	40015000 	.word	0x40015000

08000a20 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a26:	f107 0308 	add.w	r3, r7, #8
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a34:	463b      	mov	r3, r7
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a3e:	4a1f      	ldr	r2, [pc, #124]	; (8000abc <MX_TIM1_Init+0x9c>)
 8000a40:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a42:	4b1d      	ldr	r3, [pc, #116]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a48:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a54:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a5c:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a62:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a68:	4813      	ldr	r0, [pc, #76]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a6a:	f005 fcbe 	bl	80063ea <HAL_TIM_Base_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a74:	f000 fa18 	bl	8000ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a7e:	f107 0308 	add.w	r3, r7, #8
 8000a82:	4619      	mov	r1, r3
 8000a84:	480c      	ldr	r0, [pc, #48]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000a86:	f005 fe77 	bl	8006778 <HAL_TIM_ConfigClockSource>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a90:	f000 fa0a 	bl	8000ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a94:	2300      	movs	r3, #0
 8000a96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <MX_TIM1_Init+0x98>)
 8000aa2:	f006 f893 	bl	8006bcc <HAL_TIMEx_MasterConfigSynchronization>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000aac:	f000 f9fc 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	3718      	adds	r7, #24
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	2000024c 	.word	0x2000024c
 8000abc:	40010000 	.word	0x40010000

08000ac0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000ac4:	4b11      	ldr	r3, [pc, #68]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000ac6:	4a12      	ldr	r2, [pc, #72]	; (8000b10 <MX_UART5_Init+0x50>)
 8000ac8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000aca:	4b10      	ldr	r3, [pc, #64]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000acc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ad0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000ade:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000ae4:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000ae6:	220c      	movs	r2, #12
 8000ae8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aea:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000af6:	4805      	ldr	r0, [pc, #20]	; (8000b0c <MX_UART5_Init+0x4c>)
 8000af8:	f006 f8f8 	bl	8006cec <HAL_UART_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8000b02:	f000 f9d1 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000294 	.word	0x20000294
 8000b10:	40005000 	.word	0x40005000

08000b14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b18:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b1a:	4a12      	ldr	r2, [pc, #72]	; (8000b64 <MX_USART1_UART_Init+0x50>)
 8000b1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b1e:	4b10      	ldr	r3, [pc, #64]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b26:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b32:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b38:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b3a:	220c      	movs	r2, #12
 8000b3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3e:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b44:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b4a:	4805      	ldr	r0, [pc, #20]	; (8000b60 <MX_USART1_UART_Init+0x4c>)
 8000b4c:	f006 f8ce 	bl	8006cec <HAL_UART_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b56:	f000 f9a7 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	200002d8 	.word	0x200002d8
 8000b64:	40011000 	.word	0x40011000

08000b68 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
 8000b7c:	615a      	str	r2, [r3, #20]
 8000b7e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000b80:	4b1f      	ldr	r3, [pc, #124]	; (8000c00 <MX_FMC_Init+0x98>)
 8000b82:	4a20      	ldr	r2, [pc, #128]	; (8000c04 <MX_FMC_Init+0x9c>)
 8000b84:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000b86:	4b1e      	ldr	r3, [pc, #120]	; (8000c00 <MX_FMC_Init+0x98>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000b8c:	4b1c      	ldr	r3, [pc, #112]	; (8000c00 <MX_FMC_Init+0x98>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000b92:	4b1b      	ldr	r3, [pc, #108]	; (8000c00 <MX_FMC_Init+0x98>)
 8000b94:	2204      	movs	r2, #4
 8000b96:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000b98:	4b19      	ldr	r3, [pc, #100]	; (8000c00 <MX_FMC_Init+0x98>)
 8000b9a:	2210      	movs	r2, #16
 8000b9c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000b9e:	4b18      	ldr	r3, [pc, #96]	; (8000c00 <MX_FMC_Init+0x98>)
 8000ba0:	2240      	movs	r2, #64	; 0x40
 8000ba2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000ba4:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <MX_FMC_Init+0x98>)
 8000ba6:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000baa:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000bac:	4b14      	ldr	r3, [pc, #80]	; (8000c00 <MX_FMC_Init+0x98>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000bb2:	4b13      	ldr	r3, [pc, #76]	; (8000c00 <MX_FMC_Init+0x98>)
 8000bb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bb8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000bba:	4b11      	ldr	r3, [pc, #68]	; (8000c00 <MX_FMC_Init+0x98>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <MX_FMC_Init+0x98>)
 8000bc2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bc6:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000bcc:	2307      	movs	r3, #7
 8000bce:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000bd0:	2304      	movs	r3, #4
 8000bd2:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000bd4:	2307      	movs	r3, #7
 8000bd6:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000be0:	2302      	movs	r3, #2
 8000be2:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000be4:	1d3b      	adds	r3, r7, #4
 8000be6:	4619      	mov	r1, r3
 8000be8:	4805      	ldr	r0, [pc, #20]	; (8000c00 <MX_FMC_Init+0x98>)
 8000bea:	f005 fb41 	bl	8006270 <HAL_SDRAM_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000bf4:	f000 f958 	bl	8000ea8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000bf8:	bf00      	nop
 8000bfa:	3720      	adds	r7, #32
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	2000031c 	.word	0x2000031c
 8000c04:	a0000140 	.word	0xa0000140

08000c08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b08e      	sub	sp, #56	; 0x38
 8000c0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
 8000c18:	609a      	str	r2, [r3, #8]
 8000c1a:	60da      	str	r2, [r3, #12]
 8000c1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	623b      	str	r3, [r7, #32]
 8000c22:	4b7b      	ldr	r3, [pc, #492]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	4a7a      	ldr	r2, [pc, #488]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c28:	f043 0304 	orr.w	r3, r3, #4
 8000c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2e:	4b78      	ldr	r3, [pc, #480]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	f003 0304 	and.w	r3, r3, #4
 8000c36:	623b      	str	r3, [r7, #32]
 8000c38:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	61fb      	str	r3, [r7, #28]
 8000c3e:	4b74      	ldr	r3, [pc, #464]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	4a73      	ldr	r2, [pc, #460]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c44:	f043 0320 	orr.w	r3, r3, #32
 8000c48:	6313      	str	r3, [r2, #48]	; 0x30
 8000c4a:	4b71      	ldr	r3, [pc, #452]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4e:	f003 0320 	and.w	r3, r3, #32
 8000c52:	61fb      	str	r3, [r7, #28]
 8000c54:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	61bb      	str	r3, [r7, #24]
 8000c5a:	4b6d      	ldr	r3, [pc, #436]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a6c      	ldr	r2, [pc, #432]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b6a      	ldr	r3, [pc, #424]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c6e:	61bb      	str	r3, [r7, #24]
 8000c70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
 8000c76:	4b66      	ldr	r3, [pc, #408]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	4a65      	ldr	r2, [pc, #404]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	6313      	str	r3, [r2, #48]	; 0x30
 8000c82:	4b63      	ldr	r3, [pc, #396]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	617b      	str	r3, [r7, #20]
 8000c8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	4b5f      	ldr	r3, [pc, #380]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a5e      	ldr	r2, [pc, #376]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b5c      	ldr	r3, [pc, #368]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	4b58      	ldr	r3, [pc, #352]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	4a57      	ldr	r2, [pc, #348]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cba:	4b55      	ldr	r3, [pc, #340]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	60bb      	str	r3, [r7, #8]
 8000cca:	4b51      	ldr	r3, [pc, #324]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a50      	ldr	r2, [pc, #320]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000cd0:	f043 0310 	orr.w	r3, r3, #16
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b4e      	ldr	r3, [pc, #312]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0310 	and.w	r3, r3, #16
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	607b      	str	r3, [r7, #4]
 8000ce6:	4b4a      	ldr	r3, [pc, #296]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a49      	ldr	r2, [pc, #292]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000cec:	f043 0308 	orr.w	r3, r3, #8
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b47      	ldr	r3, [pc, #284]	; (8000e10 <MX_GPIO_Init+0x208>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0308 	and.w	r3, r3, #8
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2116      	movs	r1, #22
 8000d02:	4844      	ldr	r0, [pc, #272]	; (8000e14 <MX_GPIO_Init+0x20c>)
 8000d04:	f002 fade 	bl	80032c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2180      	movs	r1, #128	; 0x80
 8000d0c:	4842      	ldr	r0, [pc, #264]	; (8000e18 <MX_GPIO_Init+0x210>)
 8000d0e:	f002 fad9 	bl	80032c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000d18:	4840      	ldr	r0, [pc, #256]	; (8000e1c <MX_GPIO_Init+0x214>)
 8000d1a:	f002 fad3 	bl	80032c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000d24:	483e      	ldr	r0, [pc, #248]	; (8000e20 <MX_GPIO_Init+0x218>)
 8000d26:	f002 facd 	bl	80032c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000d2a:	2316      	movs	r3, #22
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2300      	movs	r3, #0
 8000d38:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4834      	ldr	r0, [pc, #208]	; (8000e14 <MX_GPIO_Init+0x20c>)
 8000d42:	f002 f913 	bl	8002f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000d46:	f248 0307 	movw	r3, #32775	; 0x8007
 8000d4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d4c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	482e      	ldr	r0, [pc, #184]	; (8000e18 <MX_GPIO_Init+0x210>)
 8000d5e:	f002 f905 	bl	8002f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000d62:	2380      	movs	r3, #128	; 0x80
 8000d64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d66:	2301      	movs	r3, #1
 8000d68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000d72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d76:	4619      	mov	r1, r3
 8000d78:	4827      	ldr	r0, [pc, #156]	; (8000e18 <MX_GPIO_Init+0x210>)
 8000d7a:	f002 f8f7 	bl	8002f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000d7e:	2320      	movs	r3, #32
 8000d80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d82:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d90:	4619      	mov	r1, r3
 8000d92:	4820      	ldr	r0, [pc, #128]	; (8000e14 <MX_GPIO_Init+0x20c>)
 8000d94:	f002 f8ea 	bl	8002f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d98:	2304      	movs	r3, #4
 8000d9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000da4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da8:	4619      	mov	r1, r3
 8000daa:	481e      	ldr	r0, [pc, #120]	; (8000e24 <MX_GPIO_Init+0x21c>)
 8000dac:	f002 f8de 	bl	8002f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000db0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000db4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000dbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4815      	ldr	r0, [pc, #84]	; (8000e1c <MX_GPIO_Init+0x214>)
 8000dc6:	f002 f8d1 	bl	8002f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000dca:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000dce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ddc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de0:	4619      	mov	r1, r3
 8000de2:	480e      	ldr	r0, [pc, #56]	; (8000e1c <MX_GPIO_Init+0x214>)
 8000de4:	f002 f8c2 	bl	8002f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000de8:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000dec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dee:	2301      	movs	r3, #1
 8000df0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df6:	2300      	movs	r3, #0
 8000df8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4807      	ldr	r0, [pc, #28]	; (8000e20 <MX_GPIO_Init+0x218>)
 8000e02:	f002 f8b3 	bl	8002f6c <HAL_GPIO_Init>

}
 8000e06:	bf00      	nop
 8000e08:	3738      	adds	r7, #56	; 0x38
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40020800 	.word	0x40020800
 8000e18:	40020000 	.word	0x40020000
 8000e1c:	40020c00 	.word	0x40020c00
 8000e20:	40021800 	.word	0x40021800
 8000e24:	40020400 	.word	0x40020400

08000e28 <__io_putchar>:
int __io_putchar(int ch)

#else
int fputc(int ch, FILE *f)
#endif
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000e30:	1d39      	adds	r1, r7, #4
 8000e32:	f04f 33ff 	mov.w	r3, #4294967295
 8000e36:	2201      	movs	r2, #1
 8000e38:	4803      	ldr	r0, [pc, #12]	; (8000e48 <__io_putchar+0x20>)
 8000e3a:	f005 ffa4 	bl	8006d86 <HAL_UART_Transmit>
	return ch;
 8000e3e:	687b      	ldr	r3, [r7, #4]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	200002d8 	.word	0x200002d8

08000e4c <go_to_application>:

static void go_to_application (void){
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
	printf("Gonna Jump to Application ...\n");
 8000e52:	4809      	ldr	r0, [pc, #36]	; (8000e78 <go_to_application+0x2c>)
 8000e54:	f00a f8fe 	bl	800b054 <puts>
	void (*app_reset_handler) (void) = (void*) (*(volatile uint32_t *) (OTA_APP_FLASH_ADDR + 4));
 8000e58:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <go_to_application+0x30>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	607b      	str	r3, [r7, #4]

//	__set_MSP((*(volatile uint32_t *) (OTA_APP_FLASH_ADDR)));
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e64:	4806      	ldr	r0, [pc, #24]	; (8000e80 <go_to_application+0x34>)
 8000e66:	f002 fa2d 	bl	80032c4 <HAL_GPIO_WritePin>

	app_reset_handler();
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4798      	blx	r3
}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	0800be78 	.word	0x0800be78
 8000e7c:	08020004 	.word	0x08020004
 8000e80:	40021800 	.word	0x40021800

08000e84 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a04      	ldr	r2, [pc, #16]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d101      	bne.n	8000e9a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e96:	f001 fa1b 	bl	80022d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40001000 	.word	0x40001000

08000ea8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eac:	b672      	cpsid	i
}
 8000eae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb0:	e7fe      	b.n	8000eb0 <Error_Handler+0x8>
	...

08000eb4 <go_to_ota_app>:
 * @param hurat uart handler receive ota
 * @param backup should back up?
 * @retval None
 */
void go_to_ota_app(UART_HandleTypeDef *huart, bool backup)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	70fb      	strb	r3, [r7, #3]
  /*Start the Firmware or Application update */
	if(backup)
 8000ec0:	78fb      	ldrb	r3, [r7, #3]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d011      	beq.n	8000eea <go_to_ota_app+0x36>
	{
		HAL_StatusTypeDef ret;
		printf("Backing up from previous FW version\r\n");
 8000ec6:	4817      	ldr	r0, [pc, #92]	; (8000f24 <go_to_ota_app+0x70>)
 8000ec8:	f00a f8c4 	bl	800b054 <puts>
		ret = backup_old_version();
 8000ecc:	f000 fba6 	bl	800161c <backup_old_version>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	73fb      	strb	r3, [r7, #15]

		if ( ret != HAL_OK )
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d004      	beq.n	8000ee4 <go_to_ota_app+0x30>
		{
			printf("Backing up unsuccessful! Rebooting...\r\n");
 8000eda:	4813      	ldr	r0, [pc, #76]	; (8000f28 <go_to_ota_app+0x74>)
 8000edc:	f00a f8ba 	bl	800b054 <puts>
			HAL_NVIC_SystemReset();
 8000ee0:	f001 fb33 	bl	800254a <HAL_NVIC_SystemReset>
		}
		printf("Done!!!\r\n");
 8000ee4:	4811      	ldr	r0, [pc, #68]	; (8000f2c <go_to_ota_app+0x78>)
 8000ee6:	f00a f8b5 	bl	800b054 <puts>

	}

    printf("Starting Firmware Download!!!\r\n");
 8000eea:	4811      	ldr	r0, [pc, #68]	; (8000f30 <go_to_ota_app+0x7c>)
 8000eec:	f00a f8b2 	bl	800b054 <puts>
    if( ota_download_and_flash(huart) != OTA_EX_OK )
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f000 f825 	bl	8000f40 <ota_download_and_flash>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d009      	beq.n	8000f10 <go_to_ota_app+0x5c>
    {
      /* Error. Don't process. */
      printf("OTA Update : ERROR!!! HALT!!!\r\n");
 8000efc:	480d      	ldr	r0, [pc, #52]	; (8000f34 <go_to_ota_app+0x80>)
 8000efe:	f00a f8a9 	bl	800b054 <puts>
      HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f08:	480b      	ldr	r0, [pc, #44]	; (8000f38 <go_to_ota_app+0x84>)
 8000f0a:	f002 f9db 	bl	80032c4 <HAL_GPIO_WritePin>
    {
      /* Reset to load the new application */
      printf("Firmware update is done!!! Rebooting...\r\n");
      HAL_NVIC_SystemReset();
    }
}
 8000f0e:	e004      	b.n	8000f1a <go_to_ota_app+0x66>
      printf("Firmware update is done!!! Rebooting...\r\n");
 8000f10:	480a      	ldr	r0, [pc, #40]	; (8000f3c <go_to_ota_app+0x88>)
 8000f12:	f00a f89f 	bl	800b054 <puts>
      HAL_NVIC_SystemReset();
 8000f16:	f001 fb18 	bl	800254a <HAL_NVIC_SystemReset>
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	0800be98 	.word	0x0800be98
 8000f28:	0800bec0 	.word	0x0800bec0
 8000f2c:	0800bee8 	.word	0x0800bee8
 8000f30:	0800bef4 	.word	0x0800bef4
 8000f34:	0800bf14 	.word	0x0800bf14
 8000f38:	40021800 	.word	0x40021800
 8000f3c:	0800bf34 	.word	0x0800bf34

08000f40 <ota_download_and_flash>:
  * @param huart uart handler
  * @retval ETX_OTA_EX_
  */

OTA_EX_ ota_download_and_flash(UART_HandleTypeDef *huart)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	OTA_EX_ ret  = OTA_EX_OK;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	73fb      	strb	r3, [r7, #15]
	uint16_t    len;

	printf("Waiting for the OTA data\r\n");
 8000f4c:	4820      	ldr	r0, [pc, #128]	; (8000fd0 <ota_download_and_flash+0x90>)
 8000f4e:	f00a f881 	bl	800b054 <puts>

	/* Reset the variables */
	ota_fw_total_size		= 0u;
 8000f52:	4b20      	ldr	r3, [pc, #128]	; (8000fd4 <ota_download_and_flash+0x94>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
	ota_fw_received_size	= 0u;
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <ota_download_and_flash+0x98>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
	ota_fw_crc				= 0u;
 8000f5e:	4b1f      	ldr	r3, [pc, #124]	; (8000fdc <ota_download_and_flash+0x9c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
	ota_state				= OTA_STATE_START;
 8000f64:	4b1e      	ldr	r3, [pc, #120]	; (8000fe0 <ota_download_and_flash+0xa0>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	701a      	strb	r2, [r3, #0]

	do
	{
		// clear the buffer
		memset(Rx_Buffer, 0, OTA_PACKET_MAX_SIZE);
 8000f6a:	f240 4209 	movw	r2, #1033	; 0x409
 8000f6e:	2100      	movs	r1, #0
 8000f70:	481c      	ldr	r0, [pc, #112]	; (8000fe4 <ota_download_and_flash+0xa4>)
 8000f72:	f009 ff01 	bl	800ad78 <memset>
		len = ota_receive_chunk(huart, Rx_Buffer, OTA_PACKET_MAX_SIZE);
 8000f76:	f240 4209 	movw	r2, #1033	; 0x409
 8000f7a:	491a      	ldr	r1, [pc, #104]	; (8000fe4 <ota_download_and_flash+0xa4>)
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f000 f835 	bl	8000fec <ota_receive_chunk>
 8000f82:	4603      	mov	r3, r0
 8000f84:	81bb      	strh	r3, [r7, #12]

		if (len != 0)
 8000f86:	89bb      	ldrh	r3, [r7, #12]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d007      	beq.n	8000f9c <ota_download_and_flash+0x5c>
		{
			ret = ota_process_data(Rx_Buffer, len);
 8000f8c:	89bb      	ldrh	r3, [r7, #12]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4814      	ldr	r0, [pc, #80]	; (8000fe4 <ota_download_and_flash+0xa4>)
 8000f92:	f000 f90d 	bl	80011b0 <ota_process_data>
 8000f96:	4603      	mov	r3, r0
 8000f98:	73fb      	strb	r3, [r7, #15]
 8000f9a:	e001      	b.n	8000fa0 <ota_download_and_flash+0x60>
		}
		else
		{
			// didn't received data or received more than expected. break
			ret = OTA_EX_ERR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	73fb      	strb	r3, [r7, #15]
		}

		// Send ACK or NACK
		if( ret != OTA_EX_OK)
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d007      	beq.n	8000fb6 <ota_download_and_flash+0x76>
		{
			printf("Sending NACK\r\n");
 8000fa6:	4810      	ldr	r0, [pc, #64]	; (8000fe8 <ota_download_and_flash+0xa8>)
 8000fa8:	f00a f854 	bl	800b054 <puts>
			ota_send_resp(huart, OTA_NACK);
 8000fac:	2101      	movs	r1, #1
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f000 fbb0 	bl	8001714 <ota_send_resp>
			break;
 8000fb4:	e007      	b.n	8000fc6 <ota_download_and_flash+0x86>
		}
		else
		{
			ota_send_resp(huart, OTA_ACK);
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f000 fbab 	bl	8001714 <ota_send_resp>
		}


	}while( ota_state != OTA_STATE_IDLE);
 8000fbe:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <ota_download_and_flash+0xa0>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1d1      	bne.n	8000f6a <ota_download_and_flash+0x2a>

	return ret;
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	0800bf60 	.word	0x0800bf60
 8000fd4:	20000354 	.word	0x20000354
 8000fd8:	2000035c 	.word	0x2000035c
 8000fdc:	20000358 	.word	0x20000358
 8000fe0:	20000350 	.word	0x20000350
 8000fe4:	20000360 	.word	0x20000360
 8000fe8:	0800bf7c 	.word	0x0800bf7c

08000fec <ota_receive_chunk>:
  * @param buf buffer to store the received data
  * @param max_len maximum length to receive
  * @retval OTA_EX_
  */
static uint16_t ota_receive_chunk(UART_HandleTypeDef *huart, uint8_t *buf, uint16_t max_len )
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08a      	sub	sp, #40	; 0x28
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	80fb      	strh	r3, [r7, #6]
	int16_t  ret;
	uint16_t index		  =	0u;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t data_len;
	uint32_t cal_data_crc = 0u;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
	uint32_t rec_data_crc = 0u;
 8001002:	2300      	movs	r3, #0
 8001004:	61bb      	str	r3, [r7, #24]

	do
	{
		// Receive SOF byte(1 byte)
		ret = HAL_UART_Receive(huart, &buf[index], 1, HAL_MAX_DELAY);
 8001006:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	18d1      	adds	r1, r2, r3
 800100c:	f04f 33ff 	mov.w	r3, #4294967295
 8001010:	2201      	movs	r2, #1
 8001012:	68f8      	ldr	r0, [r7, #12]
 8001014:	f005 ff49 	bl	8006eaa <HAL_UART_Receive>
 8001018:	4603      	mov	r3, r0
 800101a:	84fb      	strh	r3, [r7, #38]	; 0x26
		if( ret != HAL_OK)
 800101c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001020:	2b00      	cmp	r3, #0
 8001022:	f040 809c 	bne.w	800115e <ota_receive_chunk+0x172>
		{
			break;
		}

		if (buf[index++] != OTA_SOF)
 8001026:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	84ba      	strh	r2, [r7, #36]	; 0x24
 800102c:	461a      	mov	r2, r3
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	4413      	add	r3, r2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2baa      	cmp	r3, #170	; 0xaa
 8001036:	f040 8094 	bne.w	8001162 <ota_receive_chunk+0x176>
			// Not received start of frame
			break;
		}

		// Received the packet type (1 byte)
		ret = HAL_UART_Receive(huart, &buf[index++], 1, HAL_MAX_DELAY);
 800103a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800103c:	1c5a      	adds	r2, r3, #1
 800103e:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001040:	461a      	mov	r2, r3
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	1899      	adds	r1, r3, r2
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	2201      	movs	r2, #1
 800104c:	68f8      	ldr	r0, [r7, #12]
 800104e:	f005 ff2c 	bl	8006eaa <HAL_UART_Receive>
 8001052:	4603      	mov	r3, r0
 8001054:	84fb      	strh	r3, [r7, #38]	; 0x26
		if ( ret != HAL_OK)
 8001056:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800105a:	2b00      	cmp	r3, #0
 800105c:	f040 8083 	bne.w	8001166 <ota_receive_chunk+0x17a>
			// doesn't received anything
			break;
		}

		// Get the data length (2 byte)
		ret = HAL_UART_Receive(huart, &buf[index], 2, HAL_MAX_DELAY);
 8001060:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	18d1      	adds	r1, r2, r3
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
 800106a:	2202      	movs	r2, #2
 800106c:	68f8      	ldr	r0, [r7, #12]
 800106e:	f005 ff1c 	bl	8006eaa <HAL_UART_Receive>
 8001072:	4603      	mov	r3, r0
 8001074:	84fb      	strh	r3, [r7, #38]	; 0x26
		if ( ret != HAL_OK)
 8001076:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800107a:	2b00      	cmp	r3, #0
 800107c:	d175      	bne.n	800116a <ota_receive_chunk+0x17e>
		{
			// doesn't received anything
			break;
		}
		data_len = *(uint16_t *)&buf[index];
 800107e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001080:	68ba      	ldr	r2, [r7, #8]
 8001082:	4413      	add	r3, r2
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	82fb      	strh	r3, [r7, #22]
		index += 2u;
 8001088:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800108a:	3302      	adds	r3, #2
 800108c:	84bb      	strh	r3, [r7, #36]	; 0x24

		for(uint16_t i = 0u; i < data_len; i++){
 800108e:	2300      	movs	r3, #0
 8001090:	847b      	strh	r3, [r7, #34]	; 0x22
 8001092:	e014      	b.n	80010be <ota_receive_chunk+0xd2>
			ret = HAL_UART_Receive(huart, &buf[index++], 1, HAL_MAX_DELAY);
 8001094:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001096:	1c5a      	adds	r2, r3, #1
 8001098:	84ba      	strh	r2, [r7, #36]	; 0x24
 800109a:	461a      	mov	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	1899      	adds	r1, r3, r2
 80010a0:	f04f 33ff 	mov.w	r3, #4294967295
 80010a4:	2201      	movs	r2, #1
 80010a6:	68f8      	ldr	r0, [r7, #12]
 80010a8:	f005 feff 	bl	8006eaa <HAL_UART_Receive>
 80010ac:	4603      	mov	r3, r0
 80010ae:	84fb      	strh	r3, [r7, #38]	; 0x26
			if ( ret != HAL_OK)
 80010b0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d107      	bne.n	80010c8 <ota_receive_chunk+0xdc>
		for(uint16_t i = 0u; i < data_len; i++){
 80010b8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80010ba:	3301      	adds	r3, #1
 80010bc:	847b      	strh	r3, [r7, #34]	; 0x22
 80010be:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d3e6      	bcc.n	8001094 <ota_receive_chunk+0xa8>
 80010c6:	e000      	b.n	80010ca <ota_receive_chunk+0xde>
			{
				// doesn't received anything
				break;
 80010c8:	bf00      	nop
			}
		}

		if ( ret != HAL_OK)
 80010ca:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d14d      	bne.n	800116e <ota_receive_chunk+0x182>
			// doesn't received anything
			break;
		}

		// Get the CRC (4 byte)
		ret = HAL_UART_Receive(huart, &buf[index], 4, HAL_MAX_DELAY);
 80010d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010d4:	68ba      	ldr	r2, [r7, #8]
 80010d6:	18d1      	adds	r1, r2, r3
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	2204      	movs	r2, #4
 80010de:	68f8      	ldr	r0, [r7, #12]
 80010e0:	f005 fee3 	bl	8006eaa <HAL_UART_Receive>
 80010e4:	4603      	mov	r3, r0
 80010e6:	84fb      	strh	r3, [r7, #38]	; 0x26
		if ( ret != HAL_OK)
 80010e8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d140      	bne.n	8001172 <ota_receive_chunk+0x186>
		{
			// doesn't received anything
			break;
		}
		rec_data_crc = *(uint32_t *)&buf[index];
 80010f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	4413      	add	r3, r2
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	61bb      	str	r3, [r7, #24]
		index +=4u;
 80010fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010fc:	3304      	adds	r3, #4
 80010fe:	84bb      	strh	r3, [r7, #36]	; 0x24

		// Receive EOF byte (1 byte)
		ret = HAL_UART_Receive(huart, &buf[index], 1, HAL_MAX_DELAY);
 8001100:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	18d1      	adds	r1, r2, r3
 8001106:	f04f 33ff 	mov.w	r3, #4294967295
 800110a:	2201      	movs	r2, #1
 800110c:	68f8      	ldr	r0, [r7, #12]
 800110e:	f005 fecc 	bl	8006eaa <HAL_UART_Receive>
 8001112:	4603      	mov	r3, r0
 8001114:	84fb      	strh	r3, [r7, #38]	; 0x26
		if ( ret != HAL_OK)
 8001116:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800111a:	2b00      	cmp	r3, #0
 800111c:	d12b      	bne.n	8001176 <ota_receive_chunk+0x18a>
		{
			// doesn't received anything
			break;
		}

		if(buf[index++] != OTA_EOF)
 800111e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001120:	1c5a      	adds	r2, r3, #1
 8001122:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001124:	461a      	mov	r2, r3
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	4413      	add	r3, r2
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2bbb      	cmp	r3, #187	; 0xbb
 800112e:	d002      	beq.n	8001136 <ota_receive_chunk+0x14a>
		{
			// NOT received EOF
			ret = OTA_EX_ERR;
 8001130:	2301      	movs	r3, #1
 8001132:	84fb      	strh	r3, [r7, #38]	; 0x26
			break;
 8001134:	e020      	b.n	8001178 <ota_receive_chunk+0x18c>
		}

		//calculate the received data's CRC
		cal_data_crc = ota_calcCRC(&buf[OTA_DATA_STARTBYTES], data_len);
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	3304      	adds	r3, #4
 800113a:	8afa      	ldrh	r2, [r7, #22]
 800113c:	4611      	mov	r1, r2
 800113e:	4618      	mov	r0, r3
 8001140:	f000 fb14 	bl	800176c <ota_calcCRC>
 8001144:	61f8      	str	r0, [r7, #28]

		// Verify the CRC
		if( cal_data_crc != rec_data_crc )
 8001146:	69fa      	ldr	r2, [r7, #28]
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	429a      	cmp	r2, r3
 800114c:	d014      	beq.n	8001178 <ota_receive_chunk+0x18c>
		{
			printf("Chunk's CRC mismatch [Calc CRC = 0x%08lX] [Rec CRC = 0x%08lX]\r\n",
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	69f9      	ldr	r1, [r7, #28]
 8001152:	4815      	ldr	r0, [pc, #84]	; (80011a8 <ota_receive_chunk+0x1bc>)
 8001154:	f009 fef8 	bl	800af48 <iprintf>
			                                                   cal_data_crc, rec_data_crc );
			ret = OTA_EX_ERR;
 8001158:	2301      	movs	r3, #1
 800115a:	84fb      	strh	r3, [r7, #38]	; 0x26
			break;
 800115c:	e00c      	b.n	8001178 <ota_receive_chunk+0x18c>
			break;
 800115e:	bf00      	nop
 8001160:	e00a      	b.n	8001178 <ota_receive_chunk+0x18c>
			break;
 8001162:	bf00      	nop
 8001164:	e008      	b.n	8001178 <ota_receive_chunk+0x18c>
			break;
 8001166:	bf00      	nop
 8001168:	e006      	b.n	8001178 <ota_receive_chunk+0x18c>
			break;
 800116a:	bf00      	nop
 800116c:	e004      	b.n	8001178 <ota_receive_chunk+0x18c>
			break;
 800116e:	bf00      	nop
 8001170:	e002      	b.n	8001178 <ota_receive_chunk+0x18c>
			break;
 8001172:	bf00      	nop
 8001174:	e000      	b.n	8001178 <ota_receive_chunk+0x18c>
			break;
 8001176:	bf00      	nop
		}

	}while(false);

	if( ret != HAL_OK )
 8001178:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <ota_receive_chunk+0x198>
	{
		//clear the index if error
		index = 0u;
 8001180:	2300      	movs	r3, #0
 8001182:	84bb      	strh	r3, [r7, #36]	; 0x24
	}

	if( index > max_len )
 8001184:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	429a      	cmp	r2, r3
 800118a:	d907      	bls.n	800119c <ota_receive_chunk+0x1b0>
	{
		printf("Received more data than expected. Expected = %d, Received = %d\r\n",
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001190:	4619      	mov	r1, r3
 8001192:	4806      	ldr	r0, [pc, #24]	; (80011ac <ota_receive_chunk+0x1c0>)
 8001194:	f009 fed8 	bl	800af48 <iprintf>
															  	  max_len, index );
		index = 0u;
 8001198:	2300      	movs	r3, #0
 800119a:	84bb      	strh	r3, [r7, #36]	; 0x24
	}

	return index;
 800119c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3728      	adds	r7, #40	; 0x28
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	0800bf8c 	.word	0x0800bf8c
 80011ac:	0800bfcc 	.word	0x0800bfcc

080011b0 <ota_process_data>:
  * @param buf buffer to store the received data
  * @param max_len maximum length to receive
  * @retval OTA_EX_
  */
static OTA_EX_ ota_process_data( uint8_t *buf, uint16_t len )
{
 80011b0:	b5b0      	push	{r4, r5, r7, lr}
 80011b2:	b092      	sub	sp, #72	; 0x48
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	460b      	mov	r3, r1
 80011ba:	807b      	strh	r3, [r7, #2]
	OTA_EX_ ret = OTA_EX_ERR;
 80011bc:	2301      	movs	r3, #1
 80011be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	do
	{
		if( (buf== NULL) || (len == 0u))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f000 80fc 	beq.w	80013c2 <ota_process_data+0x212>
 80011ca:	887b      	ldrh	r3, [r7, #2]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	f000 80f8 	beq.w	80013c2 <ota_process_data+0x212>
		{
			break;
		}

		//Check OTA Abort Command
		OTA_COMMAND_ *cmd = (OTA_COMMAND_ *)buf;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	643b      	str	r3, [r7, #64]	; 0x40
		if (cmd->packet_type == OTA_PACKET_TYPE_CMD){
 80011d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011d8:	785b      	ldrb	r3, [r3, #1]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d104      	bne.n	80011e8 <ota_process_data+0x38>
			if(cmd->cmd == OTA_CMD_ABORT){
 80011de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011e0:	791b      	ldrb	r3, [r3, #4]
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	f000 80ef 	beq.w	80013c6 <ota_process_data+0x216>
				// received OTA Abort Command stop process
				break;
			}
		}

		switch (ota_state)
 80011e8:	4b7e      	ldr	r3, [pc, #504]	; (80013e4 <ota_process_data+0x234>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b04      	cmp	r3, #4
 80011ee:	f200 80e4 	bhi.w	80013ba <ota_process_data+0x20a>
 80011f2:	a201      	add	r2, pc, #4	; (adr r2, 80011f8 <ota_process_data+0x48>)
 80011f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f8:	0800120d 	.word	0x0800120d
 80011fc:	0800121b 	.word	0x0800121b
 8001200:	08001247 	.word	0x08001247
 8001204:	08001283 	.word	0x08001283
 8001208:	08001303 	.word	0x08001303
		{
			case OTA_STATE_IDLE:
			{
				printf("OTA_STATE_IDLE....\r\n");
 800120c:	4876      	ldr	r0, [pc, #472]	; (80013e8 <ota_process_data+0x238>)
 800120e:	f009 ff21 	bl	800b054 <puts>
				ret = OTA_EX_OK;
 8001212:	2300      	movs	r3, #0
 8001214:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
			break;
 8001218:	e0de      	b.n	80013d8 <ota_process_data+0x228>

			case OTA_STATE_START:
			{
				OTA_COMMAND_ *cmd = (OTA_COMMAND_*)buf;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	62bb      	str	r3, [r7, #40]	; 0x28
				if( cmd->packet_type == OTA_PACKET_TYPE_CMD )
 800121e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001220:	785b      	ldrb	r3, [r3, #1]
 8001222:	2b00      	cmp	r3, #0
 8001224:	f040 80d1 	bne.w	80013ca <ota_process_data+0x21a>
				{
					if( cmd->cmd == OTA_CMD_START)
 8001228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800122a:	791b      	ldrb	r3, [r3, #4]
 800122c:	2b00      	cmp	r3, #0
 800122e:	f040 80cc 	bne.w	80013ca <ota_process_data+0x21a>
					{
						printf("Received OTA Start command\r\n");
 8001232:	486e      	ldr	r0, [pc, #440]	; (80013ec <ota_process_data+0x23c>)
 8001234:	f009 ff0e 	bl	800b054 <puts>
						ota_state = OTA_STATE_HEADER;
 8001238:	4b6a      	ldr	r3, [pc, #424]	; (80013e4 <ota_process_data+0x234>)
 800123a:	2202      	movs	r2, #2
 800123c:	701a      	strb	r2, [r3, #0]
						ret = OTA_EX_OK;
 800123e:	2300      	movs	r3, #0
 8001240:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					}
				}
			}
			break;
 8001244:	e0c1      	b.n	80013ca <ota_process_data+0x21a>

			case OTA_STATE_HEADER:
			{
				OTA_HEADER_ *header = (OTA_HEADER_ *)buf;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	62fb      	str	r3, [r7, #44]	; 0x2c

				if( header->packet_type == OTA_PACKET_TYPE_HEADER )
 800124a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800124c:	785b      	ldrb	r3, [r3, #1]
 800124e:	2b02      	cmp	r3, #2
 8001250:	f040 80bd 	bne.w	80013ce <ota_process_data+0x21e>
				{
					ota_fw_total_size = header->meta_data.package_size;
 8001254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	4a65      	ldr	r2, [pc, #404]	; (80013f0 <ota_process_data+0x240>)
 800125a:	6013      	str	r3, [r2, #0]
					ota_fw_crc 		  = header->meta_data.package_crc;
 800125c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	4a64      	ldr	r2, [pc, #400]	; (80013f4 <ota_process_data+0x244>)
 8001262:	6013      	str	r3, [r2, #0]
					printf("Received OTA Header. FW size = %ld, FW crc = [0x%08lX]\r\n",
 8001264:	4b64      	ldr	r3, [pc, #400]	; (80013f8 <ota_process_data+0x248>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a62      	ldr	r2, [pc, #392]	; (80013f4 <ota_process_data+0x244>)
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	4863      	ldr	r0, [pc, #396]	; (80013fc <ota_process_data+0x24c>)
 8001270:	f009 fe6a 	bl	800af48 <iprintf>
													ota_fw_received_size, ota_fw_crc);

					ota_state = OTA_STATE_DATA;
 8001274:	4b5b      	ldr	r3, [pc, #364]	; (80013e4 <ota_process_data+0x234>)
 8001276:	2203      	movs	r2, #3
 8001278:	701a      	strb	r2, [r3, #0]
					ret = OTA_EX_OK;
 800127a:	2300      	movs	r3, #0
 800127c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

				}
			}
			break;
 8001280:	e0a5      	b.n	80013ce <ota_process_data+0x21e>

			case OTA_STATE_DATA:
			{
				OTA_DATA_	 		*data 	 = (OTA_DATA_ *)buf;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	637b      	str	r3, [r7, #52]	; 0x34
				uint16_t			data_len = data->data_len;
 8001286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001288:	789a      	ldrb	r2, [r3, #2]
 800128a:	78db      	ldrb	r3, [r3, #3]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	4313      	orrs	r3, r2
 8001290:	867b      	strh	r3, [r7, #50]	; 0x32
				HAL_StatusTypeDef	ex		 = HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

				if( data->packet_type == OTA_PACKET_TYPE_DATA ){
 8001298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800129a:	785b      	ldrb	r3, [r3, #1]
 800129c:	2b01      	cmp	r3, #1
 800129e:	f040 8098 	bne.w	80013d2 <ota_process_data+0x222>

					bool is_first_block = false;
 80012a2:	2300      	movs	r3, #0
 80012a4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

					if( ota_fw_received_size == 0){
 80012a8:	4b53      	ldr	r3, [pc, #332]	; (80013f8 <ota_process_data+0x248>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d102      	bne.n	80012b6 <ota_process_data+0x106>
						// This is the first block
						is_first_block = true;
 80012b0:	2301      	movs	r3, #1
 80012b2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
						//TODO: CFG if needed

					}

					/* Write the chunk to the Flash */
					ex = write_data_to_flash(buf+4, data_len, is_first_block);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	3304      	adds	r3, #4
 80012ba:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 80012bc:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 f8ab 	bl	800141c <write_data_to_flash>
 80012c6:	4603      	mov	r3, r0
 80012c8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
					if( ex == HAL_OK)
 80012cc:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d17e      	bne.n	80013d2 <ota_process_data+0x222>
					{
						printf("[%ld/%ld]\r\n", ota_fw_received_size/OTA_DATA_MAX_SIZE,
 80012d4:	4b48      	ldr	r3, [pc, #288]	; (80013f8 <ota_process_data+0x248>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	0a99      	lsrs	r1, r3, #10
 80012da:	4b45      	ldr	r3, [pc, #276]	; (80013f0 <ota_process_data+0x240>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	0a9b      	lsrs	r3, r3, #10
 80012e0:	461a      	mov	r2, r3
 80012e2:	4847      	ldr	r0, [pc, #284]	; (8001400 <ota_process_data+0x250>)
 80012e4:	f009 fe30 	bl	800af48 <iprintf>
												ota_fw_total_size/OTA_DATA_MAX_SIZE);

						if( ota_fw_received_size >= ota_fw_total_size)
 80012e8:	4b43      	ldr	r3, [pc, #268]	; (80013f8 <ota_process_data+0x248>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	4b40      	ldr	r3, [pc, #256]	; (80013f0 <ota_process_data+0x240>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d302      	bcc.n	80012fa <ota_process_data+0x14a>
						{
							// receive all data, move to end
							ota_state = OTA_STATE_END;
 80012f4:	4b3b      	ldr	r3, [pc, #236]	; (80013e4 <ota_process_data+0x234>)
 80012f6:	2204      	movs	r2, #4
 80012f8:	701a      	strb	r2, [r3, #0]
						}
						ret = OTA_EX_OK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					}
				}
			}
			break;
 8001300:	e067      	b.n	80013d2 <ota_process_data+0x222>

			case OTA_STATE_END:
			{
				OTA_COMMAND_ *cmd = (OTA_COMMAND_ *)buf;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	63fb      	str	r3, [r7, #60]	; 0x3c

				if( cmd->packet_type == OTA_PACKET_TYPE_CMD )
 8001306:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001308:	785b      	ldrb	r3, [r3, #1]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d163      	bne.n	80013d6 <ota_process_data+0x226>
				{
					if( cmd->cmd )
 800130e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001310:	791b      	ldrb	r3, [r3, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d05f      	beq.n	80013d6 <ota_process_data+0x226>
					{
						printf("Received OTA END COMMAND\r\n");
 8001316:	483b      	ldr	r0, [pc, #236]	; (8001404 <ota_process_data+0x254>)
 8001318:	f009 fe9c 	bl	800b054 <puts>

						printf("Validating the received Binary....\r\n");
 800131c:	483a      	ldr	r0, [pc, #232]	; (8001408 <ota_process_data+0x258>)
 800131e:	f009 fe99 	bl	800b054 <puts>

						uint32_t cal_crc = ota_calcCRC((uint8_t *) OTA_APP_FLASH_ADDR
 8001322:	4b33      	ldr	r3, [pc, #204]	; (80013f0 <ota_process_data+0x240>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4619      	mov	r1, r3
 8001328:	4838      	ldr	r0, [pc, #224]	; (800140c <ota_process_data+0x25c>)
 800132a:	f000 fa1f 	bl	800176c <ota_calcCRC>
 800132e:	63b8      	str	r0, [r7, #56]	; 0x38
																, ota_fw_total_size);

						if(cal_crc != ota_fw_crc)
 8001330:	4b30      	ldr	r3, [pc, #192]	; (80013f4 <ota_process_data+0x244>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001336:	429a      	cmp	r2, r3
 8001338:	d007      	beq.n	800134a <ota_process_data+0x19a>
						{
							printf("ERROR: FW CRC Mismatch: calculated: [0x%08lx] received: [0x%08lx]\r\n",
 800133a:	4b2e      	ldr	r3, [pc, #184]	; (80013f4 <ota_process_data+0x244>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001342:	4833      	ldr	r0, [pc, #204]	; (8001410 <ota_process_data+0x260>)
 8001344:	f009 fe00 	bl	800af48 <iprintf>
 8001348:	e046      	b.n	80013d8 <ota_process_data+0x228>
																			cal_crc, ota_fw_crc);
							break;
						}

						printf("Validated Successfully!\r\n");
 800134a:	4832      	ldr	r0, [pc, #200]	; (8001414 <ota_process_data+0x264>)
 800134c:	f009 fe82 	bl	800b054 <puts>


						OTA_GNRL_CFG_ cfg;
						memcpy(&cfg, cfg_flash, sizeof(OTA_GNRL_CFG_));
 8001350:	4b31      	ldr	r3, [pc, #196]	; (8001418 <ota_process_data+0x268>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f107 040c 	add.w	r4, r7, #12
 8001358:	461d      	mov	r5, r3
 800135a:	6828      	ldr	r0, [r5, #0]
 800135c:	6869      	ldr	r1, [r5, #4]
 800135e:	68aa      	ldr	r2, [r5, #8]
 8001360:	68eb      	ldr	r3, [r5, #12]
 8001362:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001364:	6928      	ldr	r0, [r5, #16]
 8001366:	6969      	ldr	r1, [r5, #20]
 8001368:	c403      	stmia	r4!, {r0, r1}
 800136a:	8b2b      	ldrh	r3, [r5, #24]
 800136c:	7eaa      	ldrb	r2, [r5, #26]
 800136e:	8023      	strh	r3, [r4, #0]
 8001370:	4613      	mov	r3, r2
 8001372:	70a3      	strb	r3, [r4, #2]

						// update information
						cfg.slot_table.fw_crc					= cal_crc;
 8001374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001376:	f8c7 3017 	str.w	r3, [r7, #23]
						cfg.slot_table.fw_size					= ota_fw_total_size;
 800137a:	4b1d      	ldr	r3, [pc, #116]	; (80013f0 <ota_process_data+0x240>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f8c7 3013 	str.w	r3, [r7, #19]
						cfg.slot_table.is_this_slot_not_valid	= 0u;
 8001382:	2300      	movs	r3, #0
 8001384:	743b      	strb	r3, [r7, #16]
						cfg.slot_table.should_we_run_this_fw	= 1u;
 8001386:	2301      	movs	r3, #1
 8001388:	74bb      	strb	r3, [r7, #18]
						cfg.slot_table.is_this_slot_active		= 0u;
 800138a:	2300      	movs	r3, #0
 800138c:	747b      	strb	r3, [r7, #17]

						// update the reboot reason
						cfg.reboot_cause = OTA_NORMAL_BOOT;
 800138e:	f04f 33ab 	mov.w	r3, #2880154539	; 0xabababab
 8001392:	60fb      	str	r3, [r7, #12]

						// Write config to flash
						ret = write_cfg_to_flash( &cfg );
 8001394:	f107 030c 	add.w	r3, r7, #12
 8001398:	4618      	mov	r0, r3
 800139a:	f000 f8c3 	bl	8001524 <write_cfg_to_flash>
 800139e:	4603      	mov	r3, r0
 80013a0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
						if( ret == OTA_EX_OK )
 80013a4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d114      	bne.n	80013d6 <ota_process_data+0x226>
						{
							ota_state = OTA_STATE_IDLE;
 80013ac:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <ota_process_data+0x234>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]
							ret = OTA_EX_OK;
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
						}
					}
				}
			}
			break;
 80013b8:	e00d      	b.n	80013d6 <ota_process_data+0x226>

			default:
			{
				ret = OTA_EX_ERR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
			break;
 80013c0:	e00a      	b.n	80013d8 <ota_process_data+0x228>
		};
 80013c2:	bf00      	nop
 80013c4:	e008      	b.n	80013d8 <ota_process_data+0x228>
				break;
 80013c6:	bf00      	nop
 80013c8:	e006      	b.n	80013d8 <ota_process_data+0x228>
			break;
 80013ca:	bf00      	nop
 80013cc:	e004      	b.n	80013d8 <ota_process_data+0x228>
			break;
 80013ce:	bf00      	nop
 80013d0:	e002      	b.n	80013d8 <ota_process_data+0x228>
			break;
 80013d2:	bf00      	nop
 80013d4:	e000      	b.n	80013d8 <ota_process_data+0x228>
			break;
 80013d6:	bf00      	nop
	}while(false);

	return ret;
 80013d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3748      	adds	r7, #72	; 0x48
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bdb0      	pop	{r4, r5, r7, pc}
 80013e4:	20000350 	.word	0x20000350
 80013e8:	0800c010 	.word	0x0800c010
 80013ec:	0800c024 	.word	0x0800c024
 80013f0:	20000354 	.word	0x20000354
 80013f4:	20000358 	.word	0x20000358
 80013f8:	2000035c 	.word	0x2000035c
 80013fc:	0800c040 	.word	0x0800c040
 8001400:	0800c07c 	.word	0x0800c07c
 8001404:	0800c088 	.word	0x0800c088
 8001408:	0800c0a4 	.word	0x0800c0a4
 800140c:	08020000 	.word	0x08020000
 8001410:	0800c0c8 	.word	0x0800c0c8
 8001414:	0800c10c 	.word	0x0800c10c
 8001418:	20000000 	.word	0x20000000

0800141c <write_data_to_flash>:
 * @retval HAL_StatusTypeDef
 */
static HAL_StatusTypeDef write_data_to_flash(uint8_t *data,
											uint32_t data_len,
											bool is_first_block)
{
 800141c:	b5b0      	push	{r4, r5, r7, lr}
 800141e:	b08e      	sub	sp, #56	; 0x38
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	4613      	mov	r3, r2
 8001428:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	do
	{
		// Unlock Flash
		ret = HAL_FLASH_Unlock();
 8001430:	f001 faea 	bl	8002a08 <HAL_FLASH_Unlock>
 8001434:	4603      	mov	r3, r0
 8001436:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if ( ret != HAL_OK )
 800143a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800143e:	2b00      	cmp	r3, #0
 8001440:	d15d      	bne.n	80014fe <write_data_to_flash+0xe2>
		{
			break;
		}

		// Erase Only on First Block
		if( is_first_block )
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d01f      	beq.n	8001488 <write_data_to_flash+0x6c>
		{
			printf("Erasing The Slot Flash memory....\r\n");
 8001448:	4831      	ldr	r0, [pc, #196]	; (8001510 <write_data_to_flash+0xf4>)
 800144a:	f009 fe03 	bl	800b054 <puts>
			// Erase The Flash
			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t SectorError;

			EraseInitStruct.TypeErase			= FLASH_TYPEERASE_SECTORS;
 800144e:	2300      	movs	r3, #0
 8001450:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.Sector				= OTA_APP_SECTOR;
 8001452:	2305      	movs	r3, #5
 8001454:	623b      	str	r3, [r7, #32]
			EraseInitStruct.NbSectors			= OTA_APP_NB_SECTOR;
 8001456:	2307      	movs	r3, #7
 8001458:	627b      	str	r3, [r7, #36]	; 0x24
			EraseInitStruct.VoltageRange		= FLASH_VOLTAGE_RANGE_3;
 800145a:	2302      	movs	r3, #2
 800145c:	62bb      	str	r3, [r7, #40]	; 0x28

			ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800145e:	f107 0214 	add.w	r2, r7, #20
 8001462:	f107 0318 	add.w	r3, r7, #24
 8001466:	4611      	mov	r1, r2
 8001468:	4618      	mov	r0, r3
 800146a:	f001 fc3f 	bl	8002cec <HAL_FLASHEx_Erase>
 800146e:	4603      	mov	r3, r0
 8001470:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			if( ret != HAL_OK ){
 8001474:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001478:	2b00      	cmp	r3, #0
 800147a:	d005      	beq.n	8001488 <write_data_to_flash+0x6c>
				printf("Flash Erase Error On Sector 0x%08lx\r\n",SectorError);
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	4619      	mov	r1, r3
 8001480:	4824      	ldr	r0, [pc, #144]	; (8001514 <write_data_to_flash+0xf8>)
 8001482:	f009 fd61 	bl	800af48 <iprintf>
 8001486:	e03d      	b.n	8001504 <write_data_to_flash+0xe8>
				break;
			}
		}

		uint32_t flash_addr = OTA_APP_FLASH_ADDR;
 8001488:	4b23      	ldr	r3, [pc, #140]	; (8001518 <write_data_to_flash+0xfc>)
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c

		for( int i = 0; i < data_len; i++)
 800148c:	2300      	movs	r3, #0
 800148e:	633b      	str	r3, [r7, #48]	; 0x30
 8001490:	e024      	b.n	80014dc <write_data_to_flash+0xc0>
		{
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8001492:	4b22      	ldr	r3, [pc, #136]	; (800151c <write_data_to_flash+0x100>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001498:	18d1      	adds	r1, r2, r3
									(flash_addr + ota_fw_received_size),
									data[i]);
 800149a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	4413      	add	r3, r2
 80014a0:	781b      	ldrb	r3, [r3, #0]
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	2200      	movs	r2, #0
 80014a6:	461c      	mov	r4, r3
 80014a8:	4615      	mov	r5, r2
 80014aa:	4622      	mov	r2, r4
 80014ac:	462b      	mov	r3, r5
 80014ae:	2000      	movs	r0, #0
 80014b0:	f001 fa56 	bl	8002960 <HAL_FLASH_Program>
 80014b4:	4603      	mov	r3, r0
 80014b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			if ( ret == HAL_OK )
 80014ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d105      	bne.n	80014ce <write_data_to_flash+0xb2>
			{
				//update the data count
				ota_fw_received_size +=1;
 80014c2:	4b16      	ldr	r3, [pc, #88]	; (800151c <write_data_to_flash+0x100>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	3301      	adds	r3, #1
 80014c8:	4a14      	ldr	r2, [pc, #80]	; (800151c <write_data_to_flash+0x100>)
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	e003      	b.n	80014d6 <write_data_to_flash+0xba>
			}
			else
			{
				printf("Flash Write Error\r\n");
 80014ce:	4814      	ldr	r0, [pc, #80]	; (8001520 <write_data_to_flash+0x104>)
 80014d0:	f009 fdc0 	bl	800b054 <puts>
				break;
 80014d4:	e006      	b.n	80014e4 <write_data_to_flash+0xc8>
		for( int i = 0; i < data_len; i++)
 80014d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014d8:	3301      	adds	r3, #1
 80014da:	633b      	str	r3, [r7, #48]	; 0x30
 80014dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d8d6      	bhi.n	8001492 <write_data_to_flash+0x76>
			}
		}

		if( ret != HAL_OK )
 80014e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d10a      	bne.n	8001502 <write_data_to_flash+0xe6>
			break;
		}


		// Lock Flash
		ret = HAL_FLASH_Lock();
 80014ec:	f001 faae 	bl	8002a4c <HAL_FLASH_Lock>
 80014f0:	4603      	mov	r3, r0
 80014f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if( ret != HAL_OK )
 80014f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	e002      	b.n	8001504 <write_data_to_flash+0xe8>
			break;
 80014fe:	bf00      	nop
 8001500:	e000      	b.n	8001504 <write_data_to_flash+0xe8>
			break;
 8001502:	bf00      	nop
		{
			break;
		}
	}while(false);

	return ret;
 8001504:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001508:	4618      	mov	r0, r3
 800150a:	3738      	adds	r7, #56	; 0x38
 800150c:	46bd      	mov	sp, r7
 800150e:	bdb0      	pop	{r4, r5, r7, pc}
 8001510:	0800c128 	.word	0x0800c128
 8001514:	0800c14c 	.word	0x0800c14c
 8001518:	08020000 	.word	0x08020000
 800151c:	2000035c 	.word	0x2000035c
 8001520:	0800c174 	.word	0x0800c174

08001524 <write_cfg_to_flash>:
  * @brief Write the configuration to flash
  * @param cfg config structure
  * @retval none
  */
static HAL_StatusTypeDef write_cfg_to_flash( OTA_GNRL_CFG_ *cfg )
{
 8001524:	b5b0      	push	{r4, r5, r7, lr}
 8001526:	b08c      	sub	sp, #48	; 0x30
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	do
	{
		if( cfg == NULL )
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d05f      	beq.n	80015f8 <write_cfg_to_flash+0xd4>
		{
			break;
		}

		ret = HAL_FLASH_Unlock();
 8001538:	f001 fa66 	bl	8002a08 <HAL_FLASH_Unlock>
 800153c:	4603      	mov	r3, r0
 800153e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if( ret != HAL_OK )
 8001542:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001546:	2b00      	cmp	r3, #0
 8001548:	d158      	bne.n	80015fc <write_cfg_to_flash+0xd8>
		{
			break;
		}

		// Check if the FLASH_FLAG_BSY
		FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 800154a:	f04f 30ff 	mov.w	r0, #4294967295
 800154e:	f001 fa8d 	bl	8002a6c <FLASH_WaitForLastOperation>

		// Erase the flash configuration sector
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t SectorError;

		EraseInitStruct.TypeErase		= FLASH_TYPEERASE_SECTORS;
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
		EraseInitStruct.Sector			= OTA_CFG_SECTOR;
 8001556:	2304      	movs	r3, #4
 8001558:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.NbSectors		= 1u;
 800155a:	2301      	movs	r3, #1
 800155c:	61fb      	str	r3, [r7, #28]
		EraseInitStruct.VoltageRange	= FLASH_VOLTAGE_RANGE_3;
 800155e:	2302      	movs	r3, #2
 8001560:	623b      	str	r3, [r7, #32]

		// clear all flags before you write it to flash
		    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 8001562:	4b2c      	ldr	r3, [pc, #176]	; (8001614 <write_cfg_to_flash+0xf0>)
 8001564:	2273      	movs	r2, #115	; 0x73
 8001566:	60da      	str	r2, [r3, #12]
		                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

		ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8001568:	f107 020c 	add.w	r2, r7, #12
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	4611      	mov	r1, r2
 8001572:	4618      	mov	r0, r3
 8001574:	f001 fbba 	bl	8002cec <HAL_FLASHEx_Erase>
 8001578:	4603      	mov	r3, r0
 800157a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if( ret != HAL_OK )
 800157e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001582:	2b00      	cmp	r3, #0
 8001584:	d13c      	bne.n	8001600 <write_cfg_to_flash+0xdc>
		{
			break;
		}

		// Write the configuration
		uint8_t *data = (uint8_t*) cfg;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	627b      	str	r3, [r7, #36]	; 0x24
		for( uint32_t i = 0u; i<sizeof(OTA_GNRL_CFG_); i++ )
 800158a:	2300      	movs	r3, #0
 800158c:	62bb      	str	r3, [r7, #40]	; 0x28
 800158e:	e01f      	b.n	80015d0 <write_cfg_to_flash+0xac>
		{
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8001590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001592:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 8001596:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
									OTA_CFG_FLASH_ADDR + i,
									data[i]);
 800159a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800159c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800159e:	4413      	add	r3, r2
 80015a0:	781b      	ldrb	r3, [r3, #0]
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2200      	movs	r2, #0
 80015a6:	461c      	mov	r4, r3
 80015a8:	4615      	mov	r5, r2
 80015aa:	4622      	mov	r2, r4
 80015ac:	462b      	mov	r3, r5
 80015ae:	2000      	movs	r0, #0
 80015b0:	f001 f9d6 	bl	8002960 <HAL_FLASH_Program>
 80015b4:	4603      	mov	r3, r0
 80015b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if( ret != HAL_OK )
 80015ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d003      	beq.n	80015ca <write_cfg_to_flash+0xa6>
			{
				printf("Slot table Flash Write Error\r\n");
 80015c2:	4815      	ldr	r0, [pc, #84]	; (8001618 <write_cfg_to_flash+0xf4>)
 80015c4:	f009 fd46 	bl	800b054 <puts>
				break;
 80015c8:	e005      	b.n	80015d6 <write_cfg_to_flash+0xb2>
		for( uint32_t i = 0u; i<sizeof(OTA_GNRL_CFG_); i++ )
 80015ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015cc:	3301      	adds	r3, #1
 80015ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80015d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d2:	2b1a      	cmp	r3, #26
 80015d4:	d9dc      	bls.n	8001590 <write_cfg_to_flash+0x6c>
			}
		}

	    //Check if the FLASH_FLAG_BSY.
	    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 80015d6:	f04f 30ff 	mov.w	r0, #4294967295
 80015da:	f001 fa47 	bl	8002a6c <FLASH_WaitForLastOperation>

	    if( ret != HAL_OK )
 80015de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d10e      	bne.n	8001604 <write_cfg_to_flash+0xe0>
	    {
	      break;
	    }

	    ret = HAL_FLASH_Lock();
 80015e6:	f001 fa31 	bl	8002a4c <HAL_FLASH_Lock>
 80015ea:	4603      	mov	r3, r0
 80015ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	    if( ret != HAL_OK )
 80015f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	e006      	b.n	8001606 <write_cfg_to_flash+0xe2>
			break;
 80015f8:	bf00      	nop
 80015fa:	e004      	b.n	8001606 <write_cfg_to_flash+0xe2>
			break;
 80015fc:	bf00      	nop
 80015fe:	e002      	b.n	8001606 <write_cfg_to_flash+0xe2>
			break;
 8001600:	bf00      	nop
 8001602:	e000      	b.n	8001606 <write_cfg_to_flash+0xe2>
	      break;
 8001604:	bf00      	nop
	    {
	      break;
	    }
	}while(false);

	return ret;
 8001606:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800160a:	4618      	mov	r0, r3
 800160c:	3730      	adds	r7, #48	; 0x30
 800160e:	46bd      	mov	sp, r7
 8001610:	bdb0      	pop	{r4, r5, r7, pc}
 8001612:	bf00      	nop
 8001614:	40023c00 	.word	0x40023c00
 8001618:	0800c188 	.word	0x0800c188

0800161c <backup_old_version>:

HAL_StatusTypeDef backup_old_version()
{
 800161c:	b5b0      	push	{r4, r5, r7, lr}
 800161e:	b08a      	sub	sp, #40	; 0x28
 8001620:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	do
	{
		ret = HAL_FLASH_Unlock();
 8001628:	f001 f9ee 	bl	8002a08 <HAL_FLASH_Unlock>
 800162c:	4603      	mov	r3, r0
 800162e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if( ret != HAL_OK )
 8001632:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001636:	2b00      	cmp	r3, #0
 8001638:	d159      	bne.n	80016ee <backup_old_version+0xd2>
		{
			break;
		}

		// Check if the FLASH_FLAG_BSY
		FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 800163a:	f04f 30ff 	mov.w	r0, #4294967295
 800163e:	f001 fa15 	bl	8002a6c <FLASH_WaitForLastOperation>

		// Erase the flash backup sector
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t SectorError;

		EraseInitStruct.TypeErase		= FLASH_TYPEERASE_SECTORS;
 8001642:	2300      	movs	r3, #0
 8001644:	607b      	str	r3, [r7, #4]
		EraseInitStruct.Sector			= OTA_SLOT_SECTOR;
 8001646:	2311      	movs	r3, #17
 8001648:	60fb      	str	r3, [r7, #12]
		EraseInitStruct.NbSectors		= OTA_SLOT_NB_SECTOR;
 800164a:	2307      	movs	r3, #7
 800164c:	613b      	str	r3, [r7, #16]
		EraseInitStruct.VoltageRange	= FLASH_VOLTAGE_RANGE_3;
 800164e:	2302      	movs	r3, #2
 8001650:	617b      	str	r3, [r7, #20]

		// clear all flags before you write it to flash
		    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 8001652:	4b2c      	ldr	r3, [pc, #176]	; (8001704 <backup_old_version+0xe8>)
 8001654:	2273      	movs	r2, #115	; 0x73
 8001656:	60da      	str	r2, [r3, #12]
		                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

		ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8001658:	463a      	mov	r2, r7
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	4611      	mov	r1, r2
 800165e:	4618      	mov	r0, r3
 8001660:	f001 fb44 	bl	8002cec <HAL_FLASHEx_Erase>
 8001664:	4603      	mov	r3, r0
 8001666:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if( ret != HAL_OK )
 800166a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800166e:	2b00      	cmp	r3, #0
 8001670:	d13f      	bne.n	80016f2 <backup_old_version+0xd6>
		{
			break;
		}

		// Write the old app
		OTA_GNRL_CFG_ *cfg = (OTA_GNRL_CFG_ *)OTA_CFG_FLASH_ADDR;
 8001672:	4b25      	ldr	r3, [pc, #148]	; (8001708 <backup_old_version+0xec>)
 8001674:	61fb      	str	r3, [r7, #28]
		uint8_t *data = (uint8_t *) OTA_APP_FLASH_ADDR;
 8001676:	4b25      	ldr	r3, [pc, #148]	; (800170c <backup_old_version+0xf0>)
 8001678:	61bb      	str	r3, [r7, #24]
		for( uint32_t i = 0u; i<cfg->slot_table.fw_size; i++ )
 800167a:	2300      	movs	r3, #0
 800167c:	623b      	str	r3, [r7, #32]
 800167e:	e01f      	b.n	80016c0 <backup_old_version+0xa4>
		{
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8001680:	6a3b      	ldr	r3, [r7, #32]
 8001682:	f103 6101 	add.w	r1, r3, #135266304	; 0x8100000
 8001686:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
									OTA_SLOT_FLASH_ADDR + i,
									data[i]);
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	6a3b      	ldr	r3, [r7, #32]
 800168e:	4413      	add	r3, r2
 8001690:	781b      	ldrb	r3, [r3, #0]
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 8001692:	b2db      	uxtb	r3, r3
 8001694:	2200      	movs	r2, #0
 8001696:	461c      	mov	r4, r3
 8001698:	4615      	mov	r5, r2
 800169a:	4622      	mov	r2, r4
 800169c:	462b      	mov	r3, r5
 800169e:	2000      	movs	r0, #0
 80016a0:	f001 f95e 	bl	8002960 <HAL_FLASH_Program>
 80016a4:	4603      	mov	r3, r0
 80016a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if( ret != HAL_OK )
 80016aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d003      	beq.n	80016ba <backup_old_version+0x9e>
			{
				printf("Slot Flash Write Error\r\n");
 80016b2:	4817      	ldr	r0, [pc, #92]	; (8001710 <backup_old_version+0xf4>)
 80016b4:	f009 fcce 	bl	800b054 <puts>
				break;
 80016b8:	e008      	b.n	80016cc <backup_old_version+0xb0>
		for( uint32_t i = 0u; i<cfg->slot_table.fw_size; i++ )
 80016ba:	6a3b      	ldr	r3, [r7, #32]
 80016bc:	3301      	adds	r3, #1
 80016be:	623b      	str	r3, [r7, #32]
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	f8d3 3007 	ldr.w	r3, [r3, #7]
 80016c6:	6a3a      	ldr	r2, [r7, #32]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d3d9      	bcc.n	8001680 <backup_old_version+0x64>
			}
		}

	    //Check if the FLASH_FLAG_BSY.
	    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 80016cc:	f04f 30ff 	mov.w	r0, #4294967295
 80016d0:	f001 f9cc 	bl	8002a6c <FLASH_WaitForLastOperation>

	    if( ret != HAL_OK )
 80016d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d10c      	bne.n	80016f6 <backup_old_version+0xda>
	    {
	      break;
	    }

	    ret = HAL_FLASH_Lock();
 80016dc:	f001 f9b6 	bl	8002a4c <HAL_FLASH_Lock>
 80016e0:	4603      	mov	r3, r0
 80016e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	    if( ret != HAL_OK )
 80016e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	e004      	b.n	80016f8 <backup_old_version+0xdc>
			break;
 80016ee:	bf00      	nop
 80016f0:	e002      	b.n	80016f8 <backup_old_version+0xdc>
			break;
 80016f2:	bf00      	nop
 80016f4:	e000      	b.n	80016f8 <backup_old_version+0xdc>
	      break;
 80016f6:	bf00      	nop
	    }


	}while(false);

	return ret;
 80016f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3728      	adds	r7, #40	; 0x28
 8001700:	46bd      	mov	sp, r7
 8001702:	bdb0      	pop	{r4, r5, r7, pc}
 8001704:	40023c00 	.word	0x40023c00
 8001708:	08010000 	.word	0x08010000
 800170c:	08020000 	.word	0x08020000
 8001710:	0800c1a8 	.word	0x0800c1a8

08001714 <ota_send_resp>:
 * @brief send response to host
 * @param huart uart handler
 * @param rsp ACK or NACK response
 * @retval none
 */
static void ota_send_resp(UART_HandleTypeDef *huart, uint8_t rsp){
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	70fb      	strb	r3, [r7, #3]
	OTA_RESP_ pack =
 8001720:	f107 030c 	add.w	r3, r7, #12
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	811a      	strh	r2, [r3, #8]
 800172c:	23aa      	movs	r3, #170	; 0xaa
 800172e:	733b      	strb	r3, [r7, #12]
 8001730:	2303      	movs	r3, #3
 8001732:	737b      	strb	r3, [r7, #13]
 8001734:	2301      	movs	r3, #1
 8001736:	81fb      	strh	r3, [r7, #14]
 8001738:	78fb      	ldrb	r3, [r7, #3]
 800173a:	743b      	strb	r3, [r7, #16]
 800173c:	23bb      	movs	r3, #187	; 0xbb
 800173e:	757b      	strb	r3, [r7, #21]
	  .data_len		= 1u,
	  .status		= rsp,
	  .eof			= OTA_EOF
	};

	pack.crc = ota_calcCRC(&pack.status, 1);
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	3304      	adds	r3, #4
 8001746:	2101      	movs	r1, #1
 8001748:	4618      	mov	r0, r3
 800174a:	f000 f80f 	bl	800176c <ota_calcCRC>
 800174e:	4603      	mov	r3, r0
 8001750:	f8c7 3011 	str.w	r3, [r7, #17]

	//send respond
	HAL_UART_Transmit(huart, (uint8_t *)&pack, sizeof(OTA_RESP_),HAL_MAX_DELAY);
 8001754:	f107 010c 	add.w	r1, r7, #12
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	220a      	movs	r2, #10
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f005 fb11 	bl	8006d86 <HAL_UART_Transmit>

}
 8001764:	bf00      	nop
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <ota_calcCRC>:
 * @param DataLength length of data
 * @retval CRC32
 */

uint32_t ota_calcCRC(uint8_t * pData, uint32_t DataLength)
{
 800176c:	b480      	push	{r7}
 800176e:	b087      	sub	sp, #28
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
    uint32_t Checksum = 0xFFFFFFFF;
 8001776:	f04f 33ff 	mov.w	r3, #4294967295
 800177a:	617b      	str	r3, [r7, #20]
    for(unsigned int i=0; i < DataLength; i++)
 800177c:	2300      	movs	r3, #0
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	e014      	b.n	80017ac <ota_calcCRC+0x40>
    {
        uint8_t top = (uint8_t)(Checksum >> 24);
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	0e1b      	lsrs	r3, r3, #24
 8001786:	73fb      	strb	r3, [r7, #15]
        top ^= pData[i];
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4413      	add	r3, r2
 800178e:	781a      	ldrb	r2, [r3, #0]
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	4053      	eors	r3, r2
 8001794:	73fb      	strb	r3, [r7, #15]
        Checksum = (Checksum << 8) ^ crc_table[top];
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	021a      	lsls	r2, r3, #8
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	4909      	ldr	r1, [pc, #36]	; (80017c4 <ota_calcCRC+0x58>)
 800179e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017a2:	4053      	eors	r3, r2
 80017a4:	617b      	str	r3, [r7, #20]
    for(unsigned int i=0; i < DataLength; i++)
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	3301      	adds	r3, #1
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3e6      	bcc.n	8001782 <ota_calcCRC+0x16>
    }
    return Checksum;
 80017b4:	697b      	ldr	r3, [r7, #20]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	371c      	adds	r7, #28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	0800c1c4 	.word	0x0800c1c4

080017c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	4b10      	ldr	r3, [pc, #64]	; (8001814 <HAL_MspInit+0x4c>)
 80017d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d6:	4a0f      	ldr	r2, [pc, #60]	; (8001814 <HAL_MspInit+0x4c>)
 80017d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017dc:	6453      	str	r3, [r2, #68]	; 0x44
 80017de:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <HAL_MspInit+0x4c>)
 80017e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	603b      	str	r3, [r7, #0]
 80017ee:	4b09      	ldr	r3, [pc, #36]	; (8001814 <HAL_MspInit+0x4c>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f2:	4a08      	ldr	r2, [pc, #32]	; (8001814 <HAL_MspInit+0x4c>)
 80017f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f8:	6413      	str	r3, [r2, #64]	; 0x40
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <HAL_MspInit+0x4c>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001802:	603b      	str	r3, [r7, #0]
 8001804:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	40023800 	.word	0x40023800

08001818 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a0b      	ldr	r2, [pc, #44]	; (8001854 <HAL_CRC_MspInit+0x3c>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d10d      	bne.n	8001846 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <HAL_CRC_MspInit+0x40>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a09      	ldr	r2, [pc, #36]	; (8001858 <HAL_CRC_MspInit+0x40>)
 8001834:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b07      	ldr	r3, [pc, #28]	; (8001858 <HAL_CRC_MspInit+0x40>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001846:	bf00      	nop
 8001848:	3714      	adds	r7, #20
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	40023000 	.word	0x40023000
 8001858:	40023800 	.word	0x40023800

0800185c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a0e      	ldr	r2, [pc, #56]	; (80018a4 <HAL_DMA2D_MspInit+0x48>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d115      	bne.n	800189a <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <HAL_DMA2D_MspInit+0x4c>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a0c      	ldr	r2, [pc, #48]	; (80018a8 <HAL_DMA2D_MspInit+0x4c>)
 8001878:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <HAL_DMA2D_MspInit+0x4c>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2105      	movs	r1, #5
 800188e:	205a      	movs	r0, #90	; 0x5a
 8001890:	f000 fe31 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001894:	205a      	movs	r0, #90	; 0x5a
 8001896:	f000 fe4a 	bl	800252e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800189a:	bf00      	nop
 800189c:	3710      	adds	r7, #16
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	4002b000 	.word	0x4002b000
 80018a8:	40023800 	.word	0x40023800

080018ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08a      	sub	sp, #40	; 0x28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a29      	ldr	r2, [pc, #164]	; (8001970 <HAL_I2C_MspInit+0xc4>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d14b      	bne.n	8001966 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	4b28      	ldr	r3, [pc, #160]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	4a27      	ldr	r2, [pc, #156]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 80018d8:	f043 0304 	orr.w	r3, r3, #4
 80018dc:	6313      	str	r3, [r2, #48]	; 0x30
 80018de:	4b25      	ldr	r3, [pc, #148]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	4b21      	ldr	r3, [pc, #132]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	4a20      	ldr	r2, [pc, #128]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	6313      	str	r3, [r2, #48]	; 0x30
 80018fa:	4b1e      	ldr	r3, [pc, #120]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001906:	f44f 7300 	mov.w	r3, #512	; 0x200
 800190a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800190c:	2312      	movs	r3, #18
 800190e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001910:	2301      	movs	r3, #1
 8001912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001918:	2304      	movs	r3, #4
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	4815      	ldr	r0, [pc, #84]	; (8001978 <HAL_I2C_MspInit+0xcc>)
 8001924:	f001 fb22 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001928:	f44f 7380 	mov.w	r3, #256	; 0x100
 800192c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800192e:	2312      	movs	r3, #18
 8001930:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001932:	2301      	movs	r3, #1
 8001934:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800193a:	2304      	movs	r3, #4
 800193c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	480d      	ldr	r0, [pc, #52]	; (800197c <HAL_I2C_MspInit+0xd0>)
 8001946:	f001 fb11 	bl	8002f6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	4a08      	ldr	r2, [pc, #32]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 8001954:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001958:	6413      	str	r3, [r2, #64]	; 0x40
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <HAL_I2C_MspInit+0xc8>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001966:	bf00      	nop
 8001968:	3728      	adds	r7, #40	; 0x28
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40005c00 	.word	0x40005c00
 8001974:	40023800 	.word	0x40023800
 8001978:	40020800 	.word	0x40020800
 800197c:	40020000 	.word	0x40020000

08001980 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b09a      	sub	sp, #104	; 0x68
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800199c:	2230      	movs	r2, #48	; 0x30
 800199e:	2100      	movs	r1, #0
 80019a0:	4618      	mov	r0, r3
 80019a2:	f009 f9e9 	bl	800ad78 <memset>
  if(hltdc->Instance==LTDC)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a85      	ldr	r2, [pc, #532]	; (8001bc0 <HAL_LTDC_MspInit+0x240>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	f040 8102 	bne.w	8001bb6 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80019b2:	2308      	movs	r3, #8
 80019b4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 80019b6:	2331      	movs	r3, #49	; 0x31
 80019b8:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2.0;
 80019ba:	2302      	movs	r3, #2
 80019bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80019be:	2300      	movs	r3, #0
 80019c0:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019c6:	4618      	mov	r0, r3
 80019c8:	f004 fa92 	bl	8005ef0 <HAL_RCCEx_PeriphCLKConfig>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80019d2:	f7ff fa69 	bl	8000ea8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
 80019da:	4b7a      	ldr	r3, [pc, #488]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 80019dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019de:	4a79      	ldr	r2, [pc, #484]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 80019e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80019e4:	6453      	str	r3, [r2, #68]	; 0x44
 80019e6:	4b77      	ldr	r3, [pc, #476]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 80019e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019ee:	623b      	str	r3, [r7, #32]
 80019f0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
 80019f6:	4b73      	ldr	r3, [pc, #460]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	4a72      	ldr	r2, [pc, #456]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 80019fc:	f043 0320 	orr.w	r3, r3, #32
 8001a00:	6313      	str	r3, [r2, #48]	; 0x30
 8001a02:	4b70      	ldr	r3, [pc, #448]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	f003 0320 	and.w	r3, r3, #32
 8001a0a:	61fb      	str	r3, [r7, #28]
 8001a0c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61bb      	str	r3, [r7, #24]
 8001a12:	4b6c      	ldr	r3, [pc, #432]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4a6b      	ldr	r2, [pc, #428]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4b69      	ldr	r3, [pc, #420]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	61bb      	str	r3, [r7, #24]
 8001a28:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	4b65      	ldr	r3, [pc, #404]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a64      	ldr	r2, [pc, #400]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a34:	f043 0302 	orr.w	r3, r3, #2
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b62      	ldr	r3, [pc, #392]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	4b5e      	ldr	r3, [pc, #376]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a5d      	ldr	r2, [pc, #372]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b5b      	ldr	r3, [pc, #364]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	4b57      	ldr	r3, [pc, #348]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a56      	ldr	r2, [pc, #344]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a6c:	f043 0304 	orr.w	r3, r3, #4
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b54      	ldr	r3, [pc, #336]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0304 	and.w	r3, r3, #4
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	4b50      	ldr	r3, [pc, #320]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	4a4f      	ldr	r2, [pc, #316]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a88:	f043 0308 	orr.w	r3, r3, #8
 8001a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8e:	4b4d      	ldr	r3, [pc, #308]	; (8001bc4 <HAL_LTDC_MspInit+0x244>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	f003 0308 	and.w	r3, r3, #8
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a9e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001aac:	230e      	movs	r3, #14
 8001aae:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001ab0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4844      	ldr	r0, [pc, #272]	; (8001bc8 <HAL_LTDC_MspInit+0x248>)
 8001ab8:	f001 fa58 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001abc:	f641 0358 	movw	r3, #6232	; 0x1858
 8001ac0:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ace:	230e      	movs	r3, #14
 8001ad0:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	483c      	ldr	r0, [pc, #240]	; (8001bcc <HAL_LTDC_MspInit+0x24c>)
 8001ada:	f001 fa47 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aea:	2300      	movs	r3, #0
 8001aec:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001aee:	2309      	movs	r3, #9
 8001af0:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001af6:	4619      	mov	r1, r3
 8001af8:	4835      	ldr	r0, [pc, #212]	; (8001bd0 <HAL_LTDC_MspInit+0x250>)
 8001afa:	f001 fa37 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001afe:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001b02:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b10:	230e      	movs	r3, #14
 8001b12:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b18:	4619      	mov	r1, r3
 8001b1a:	482d      	ldr	r0, [pc, #180]	; (8001bd0 <HAL_LTDC_MspInit+0x250>)
 8001b1c:	f001 fa26 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001b20:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001b24:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b32:	230e      	movs	r3, #14
 8001b34:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b36:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4825      	ldr	r0, [pc, #148]	; (8001bd4 <HAL_LTDC_MspInit+0x254>)
 8001b3e:	f001 fa15 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001b42:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001b46:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b50:	2300      	movs	r3, #0
 8001b52:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b54:	230e      	movs	r3, #14
 8001b56:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b58:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	481e      	ldr	r0, [pc, #120]	; (8001bd8 <HAL_LTDC_MspInit+0x258>)
 8001b60:	f001 fa04 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001b64:	2348      	movs	r3, #72	; 0x48
 8001b66:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b70:	2300      	movs	r3, #0
 8001b72:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b74:	230e      	movs	r3, #14
 8001b76:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b78:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4817      	ldr	r0, [pc, #92]	; (8001bdc <HAL_LTDC_MspInit+0x25c>)
 8001b80:	f001 f9f4 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001b84:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b88:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b92:	2300      	movs	r3, #0
 8001b94:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001b96:	2309      	movs	r3, #9
 8001b98:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b9a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	480c      	ldr	r0, [pc, #48]	; (8001bd4 <HAL_LTDC_MspInit+0x254>)
 8001ba2:	f001 f9e3 	bl	8002f6c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2105      	movs	r1, #5
 8001baa:	2058      	movs	r0, #88	; 0x58
 8001bac:	f000 fca3 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001bb0:	2058      	movs	r0, #88	; 0x58
 8001bb2:	f000 fcbc 	bl	800252e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8001bb6:	bf00      	nop
 8001bb8:	3768      	adds	r7, #104	; 0x68
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40016800 	.word	0x40016800
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	40021400 	.word	0x40021400
 8001bcc:	40020000 	.word	0x40020000
 8001bd0:	40020400 	.word	0x40020400
 8001bd4:	40021800 	.word	0x40021800
 8001bd8:	40020800 	.word	0x40020800
 8001bdc:	40020c00 	.word	0x40020c00

08001be0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08a      	sub	sp, #40	; 0x28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a19      	ldr	r2, [pc, #100]	; (8001c64 <HAL_SPI_MspInit+0x84>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d12c      	bne.n	8001c5c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
 8001c06:	4b18      	ldr	r3, [pc, #96]	; (8001c68 <HAL_SPI_MspInit+0x88>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0a:	4a17      	ldr	r2, [pc, #92]	; (8001c68 <HAL_SPI_MspInit+0x88>)
 8001c0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c10:	6453      	str	r3, [r2, #68]	; 0x44
 8001c12:	4b15      	ldr	r3, [pc, #84]	; (8001c68 <HAL_SPI_MspInit+0x88>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <HAL_SPI_MspInit+0x88>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	4a10      	ldr	r2, [pc, #64]	; (8001c68 <HAL_SPI_MspInit+0x88>)
 8001c28:	f043 0320 	orr.w	r3, r3, #32
 8001c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <HAL_SPI_MspInit+0x88>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	f003 0320 	and.w	r3, r3, #32
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001c3a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001c4c:	2305      	movs	r3, #5
 8001c4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	4619      	mov	r1, r3
 8001c56:	4805      	ldr	r0, [pc, #20]	; (8001c6c <HAL_SPI_MspInit+0x8c>)
 8001c58:	f001 f988 	bl	8002f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001c5c:	bf00      	nop
 8001c5e:	3728      	adds	r7, #40	; 0x28
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40015000 	.word	0x40015000
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40021400 	.word	0x40021400

08001c70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a0b      	ldr	r2, [pc, #44]	; (8001cac <HAL_TIM_Base_MspInit+0x3c>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d10d      	bne.n	8001c9e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <HAL_TIM_Base_MspInit+0x40>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	4a09      	ldr	r2, [pc, #36]	; (8001cb0 <HAL_TIM_Base_MspInit+0x40>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	6453      	str	r3, [r2, #68]	; 0x44
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <HAL_TIM_Base_MspInit+0x40>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40010000 	.word	0x40010000
 8001cb0:	40023800 	.word	0x40023800

08001cb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08c      	sub	sp, #48	; 0x30
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 031c 	add.w	r3, r7, #28
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a42      	ldr	r2, [pc, #264]	; (8001ddc <HAL_UART_MspInit+0x128>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d14b      	bne.n	8001d6e <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61bb      	str	r3, [r7, #24]
 8001cda:	4b41      	ldr	r3, [pc, #260]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	4a40      	ldr	r2, [pc, #256]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001ce0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce6:	4b3e      	ldr	r3, [pc, #248]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cee:	61bb      	str	r3, [r7, #24]
 8001cf0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	4b3a      	ldr	r3, [pc, #232]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4a39      	ldr	r2, [pc, #228]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001cfc:	f043 0304 	orr.w	r3, r3, #4
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4b37      	ldr	r3, [pc, #220]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f003 0304 	and.w	r3, r3, #4
 8001d0a:	617b      	str	r3, [r7, #20]
 8001d0c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b33      	ldr	r3, [pc, #204]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a32      	ldr	r2, [pc, #200]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d18:	f043 0308 	orr.w	r3, r3, #8
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b30      	ldr	r3, [pc, #192]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0308 	and.w	r3, r3, #8
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001d2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001d3c:	2308      	movs	r3, #8
 8001d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4619      	mov	r1, r3
 8001d46:	4827      	ldr	r0, [pc, #156]	; (8001de4 <HAL_UART_MspInit+0x130>)
 8001d48:	f001 f910 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d4c:	2304      	movs	r3, #4
 8001d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001d5c:	2308      	movs	r3, #8
 8001d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d60:	f107 031c 	add.w	r3, r7, #28
 8001d64:	4619      	mov	r1, r3
 8001d66:	4820      	ldr	r0, [pc, #128]	; (8001de8 <HAL_UART_MspInit+0x134>)
 8001d68:	f001 f900 	bl	8002f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d6c:	e031      	b.n	8001dd2 <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART1)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a1e      	ldr	r2, [pc, #120]	; (8001dec <HAL_UART_MspInit+0x138>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d12c      	bne.n	8001dd2 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d80:	4a17      	ldr	r2, [pc, #92]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d82:	f043 0310 	orr.w	r3, r3, #16
 8001d86:	6453      	str	r3, [r2, #68]	; 0x44
 8001d88:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8c:	f003 0310 	and.w	r3, r3, #16
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d94:	2300      	movs	r3, #0
 8001d96:	60bb      	str	r3, [r7, #8]
 8001d98:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9c:	4a10      	ldr	r2, [pc, #64]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	6313      	str	r3, [r2, #48]	; 0x30
 8001da4:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <HAL_UART_MspInit+0x12c>)
 8001da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	60bb      	str	r3, [r7, #8]
 8001dae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001db0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	2302      	movs	r3, #2
 8001db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dc2:	2307      	movs	r3, #7
 8001dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc6:	f107 031c 	add.w	r3, r7, #28
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4808      	ldr	r0, [pc, #32]	; (8001df0 <HAL_UART_MspInit+0x13c>)
 8001dce:	f001 f8cd 	bl	8002f6c <HAL_GPIO_Init>
}
 8001dd2:	bf00      	nop
 8001dd4:	3730      	adds	r7, #48	; 0x30
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40005000 	.word	0x40005000
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020800 	.word	0x40020800
 8001de8:	40020c00 	.word	0x40020c00
 8001dec:	40011000 	.word	0x40011000
 8001df0:	40020000 	.word	0x40020000

08001df4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001dfa:	1d3b      	adds	r3, r7, #4
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001e08:	4b3b      	ldr	r3, [pc, #236]	; (8001ef8 <HAL_FMC_MspInit+0x104>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d16f      	bne.n	8001ef0 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001e10:	4b39      	ldr	r3, [pc, #228]	; (8001ef8 <HAL_FMC_MspInit+0x104>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	603b      	str	r3, [r7, #0]
 8001e1a:	4b38      	ldr	r3, [pc, #224]	; (8001efc <HAL_FMC_MspInit+0x108>)
 8001e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e1e:	4a37      	ldr	r2, [pc, #220]	; (8001efc <HAL_FMC_MspInit+0x108>)
 8001e20:	f043 0301 	orr.w	r3, r3, #1
 8001e24:	6393      	str	r3, [r2, #56]	; 0x38
 8001e26:	4b35      	ldr	r3, [pc, #212]	; (8001efc <HAL_FMC_MspInit+0x108>)
 8001e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001e32:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001e36:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e44:	230c      	movs	r3, #12
 8001e46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	482c      	ldr	r0, [pc, #176]	; (8001f00 <HAL_FMC_MspInit+0x10c>)
 8001e4e:	f001 f88d 	bl	8002f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001e52:	2301      	movs	r3, #1
 8001e54:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e62:	230c      	movs	r3, #12
 8001e64:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001e66:	1d3b      	adds	r3, r7, #4
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4826      	ldr	r0, [pc, #152]	; (8001f04 <HAL_FMC_MspInit+0x110>)
 8001e6c:	f001 f87e 	bl	8002f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001e70:	f248 1333 	movw	r3, #33075	; 0x8133
 8001e74:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e76:	2302      	movs	r3, #2
 8001e78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e82:	230c      	movs	r3, #12
 8001e84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	4619      	mov	r1, r3
 8001e8a:	481f      	ldr	r0, [pc, #124]	; (8001f08 <HAL_FMC_MspInit+0x114>)
 8001e8c:	f001 f86e 	bl	8002f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001e90:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001e94:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e96:	2302      	movs	r3, #2
 8001e98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ea2:	230c      	movs	r3, #12
 8001ea4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4818      	ldr	r0, [pc, #96]	; (8001f0c <HAL_FMC_MspInit+0x118>)
 8001eac:	f001 f85e 	bl	8002f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001eb0:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001eb4:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ec2:	230c      	movs	r3, #12
 8001ec4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ec6:	1d3b      	adds	r3, r7, #4
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4811      	ldr	r0, [pc, #68]	; (8001f10 <HAL_FMC_MspInit+0x11c>)
 8001ecc:	f001 f84e 	bl	8002f6c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001ed0:	2360      	movs	r3, #96	; 0x60
 8001ed2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001edc:	2303      	movs	r3, #3
 8001ede:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ee0:	230c      	movs	r3, #12
 8001ee2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	1d3b      	adds	r3, r7, #4
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	480a      	ldr	r0, [pc, #40]	; (8001f14 <HAL_FMC_MspInit+0x120>)
 8001eea:	f001 f83f 	bl	8002f6c <HAL_GPIO_Init>
 8001eee:	e000      	b.n	8001ef2 <HAL_FMC_MspInit+0xfe>
    return;
 8001ef0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001ef2:	3718      	adds	r7, #24
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	2000076c 	.word	0x2000076c
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40021400 	.word	0x40021400
 8001f04:	40020800 	.word	0x40020800
 8001f08:	40021800 	.word	0x40021800
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	40020c00 	.word	0x40020c00
 8001f14:	40020400 	.word	0x40020400

08001f18 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001f20:	f7ff ff68 	bl	8001df4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001f24:	bf00      	nop
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08e      	sub	sp, #56	; 0x38
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001f34:	2300      	movs	r3, #0
 8001f36:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	4b33      	ldr	r3, [pc, #204]	; (8002010 <HAL_InitTick+0xe4>)
 8001f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f44:	4a32      	ldr	r2, [pc, #200]	; (8002010 <HAL_InitTick+0xe4>)
 8001f46:	f043 0310 	orr.w	r3, r3, #16
 8001f4a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f4c:	4b30      	ldr	r3, [pc, #192]	; (8002010 <HAL_InitTick+0xe4>)
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	f003 0310 	and.w	r3, r3, #16
 8001f54:	60fb      	str	r3, [r7, #12]
 8001f56:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f58:	f107 0210 	add.w	r2, r7, #16
 8001f5c:	f107 0314 	add.w	r3, r7, #20
 8001f60:	4611      	mov	r1, r2
 8001f62:	4618      	mov	r0, r3
 8001f64:	f003 ff92 	bl	8005e8c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d103      	bne.n	8001f7a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f72:	f003 ff63 	bl	8005e3c <HAL_RCC_GetPCLK1Freq>
 8001f76:	6378      	str	r0, [r7, #52]	; 0x34
 8001f78:	e004      	b.n	8001f84 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f7a:	f003 ff5f 	bl	8005e3c <HAL_RCC_GetPCLK1Freq>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f86:	4a23      	ldr	r2, [pc, #140]	; (8002014 <HAL_InitTick+0xe8>)
 8001f88:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8c:	0c9b      	lsrs	r3, r3, #18
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f92:	4b21      	ldr	r3, [pc, #132]	; (8002018 <HAL_InitTick+0xec>)
 8001f94:	4a21      	ldr	r2, [pc, #132]	; (800201c <HAL_InitTick+0xf0>)
 8001f96:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f98:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <HAL_InitTick+0xec>)
 8001f9a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f9e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001fa0:	4a1d      	ldr	r2, [pc, #116]	; (8002018 <HAL_InitTick+0xec>)
 8001fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001fa6:	4b1c      	ldr	r3, [pc, #112]	; (8002018 <HAL_InitTick+0xec>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fac:	4b1a      	ldr	r3, [pc, #104]	; (8002018 <HAL_InitTick+0xec>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb2:	4b19      	ldr	r3, [pc, #100]	; (8002018 <HAL_InitTick+0xec>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001fb8:	4817      	ldr	r0, [pc, #92]	; (8002018 <HAL_InitTick+0xec>)
 8001fba:	f004 fa16 	bl	80063ea <HAL_TIM_Base_Init>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001fc4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d11b      	bne.n	8002004 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001fcc:	4812      	ldr	r0, [pc, #72]	; (8002018 <HAL_InitTick+0xec>)
 8001fce:	f004 fa5b 	bl	8006488 <HAL_TIM_Base_Start_IT>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001fd8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d111      	bne.n	8002004 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fe0:	2036      	movs	r0, #54	; 0x36
 8001fe2:	f000 faa4 	bl	800252e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b0f      	cmp	r3, #15
 8001fea:	d808      	bhi.n	8001ffe <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001fec:	2200      	movs	r2, #0
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	2036      	movs	r0, #54	; 0x36
 8001ff2:	f000 fa80 	bl	80024f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ff6:	4a0a      	ldr	r2, [pc, #40]	; (8002020 <HAL_InitTick+0xf4>)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6013      	str	r3, [r2, #0]
 8001ffc:	e002      	b.n	8002004 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002004:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002008:	4618      	mov	r0, r3
 800200a:	3738      	adds	r7, #56	; 0x38
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40023800 	.word	0x40023800
 8002014:	431bde83 	.word	0x431bde83
 8002018:	20000770 	.word	0x20000770
 800201c:	40001000 	.word	0x40001000
 8002020:	20000008 	.word	0x20000008

08002024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002028:	e7fe      	b.n	8002028 <NMI_Handler+0x4>

0800202a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800202a:	b480      	push	{r7}
 800202c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800202e:	e7fe      	b.n	800202e <HardFault_Handler+0x4>

08002030 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002034:	e7fe      	b.n	8002034 <MemManage_Handler+0x4>

08002036 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002036:	b480      	push	{r7}
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800203a:	e7fe      	b.n	800203a <BusFault_Handler+0x4>

0800203c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002040:	e7fe      	b.n	8002040 <UsageFault_Handler+0x4>

08002042 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002042:	b480      	push	{r7}
 8002044:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002070:	bf00      	nop
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002080:	4802      	ldr	r0, [pc, #8]	; (800208c <TIM6_DAC_IRQHandler+0x10>)
 8002082:	f004 fa71 	bl	8006568 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000770 	.word	0x20000770

08002090 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002094:	4802      	ldr	r0, [pc, #8]	; (80020a0 <OTG_HS_IRQHandler+0x10>)
 8002096:	f001 fb99 	bl	80037cc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000bbc 	.word	0x20000bbc

080020a4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80020a8:	4802      	ldr	r0, [pc, #8]	; (80020b4 <LTDC_IRQHandler+0x10>)
 80020aa:	f002 ffbf 	bl	800502c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	2000014c 	.word	0x2000014c

080020b8 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80020bc:	4802      	ldr	r0, [pc, #8]	; (80020c8 <DMA2D_IRQHandler+0x10>)
 80020be:	f000 faad 	bl	800261c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	200000b8 	.word	0x200000b8

080020cc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	e00a      	b.n	80020f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020de:	f3af 8000 	nop.w
 80020e2:	4601      	mov	r1, r0
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	1c5a      	adds	r2, r3, #1
 80020e8:	60ba      	str	r2, [r7, #8]
 80020ea:	b2ca      	uxtb	r2, r1
 80020ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	3301      	adds	r3, #1
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	697a      	ldr	r2, [r7, #20]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	dbf0      	blt.n	80020de <_read+0x12>
  }

  return len;
 80020fc:	687b      	ldr	r3, [r7, #4]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b086      	sub	sp, #24
 800210a:	af00      	add	r7, sp, #0
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
 8002116:	e009      	b.n	800212c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	1c5a      	adds	r2, r3, #1
 800211c:	60ba      	str	r2, [r7, #8]
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	4618      	mov	r0, r3
 8002122:	f7fe fe81 	bl	8000e28 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	3301      	adds	r3, #1
 800212a:	617b      	str	r3, [r7, #20]
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	429a      	cmp	r2, r3
 8002132:	dbf1      	blt.n	8002118 <_write+0x12>
  }
  return len;
 8002134:	687b      	ldr	r3, [r7, #4]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <_close>:

int _close(int file)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002146:	f04f 33ff 	mov.w	r3, #4294967295
}
 800214a:	4618      	mov	r0, r3
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
 800215e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002166:	605a      	str	r2, [r3, #4]
  return 0;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <_isatty>:

int _isatty(int file)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800217e:	2301      	movs	r3, #1
}
 8002180:	4618      	mov	r0, r3
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
	...

080021a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b0:	4a14      	ldr	r2, [pc, #80]	; (8002204 <_sbrk+0x5c>)
 80021b2:	4b15      	ldr	r3, [pc, #84]	; (8002208 <_sbrk+0x60>)
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021bc:	4b13      	ldr	r3, [pc, #76]	; (800220c <_sbrk+0x64>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d102      	bne.n	80021ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021c4:	4b11      	ldr	r3, [pc, #68]	; (800220c <_sbrk+0x64>)
 80021c6:	4a12      	ldr	r2, [pc, #72]	; (8002210 <_sbrk+0x68>)
 80021c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ca:	4b10      	ldr	r3, [pc, #64]	; (800220c <_sbrk+0x64>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d207      	bcs.n	80021e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021d8:	f008 fd94 	bl	800ad04 <__errno>
 80021dc:	4603      	mov	r3, r0
 80021de:	220c      	movs	r2, #12
 80021e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021e2:	f04f 33ff 	mov.w	r3, #4294967295
 80021e6:	e009      	b.n	80021fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021e8:	4b08      	ldr	r3, [pc, #32]	; (800220c <_sbrk+0x64>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ee:	4b07      	ldr	r3, [pc, #28]	; (800220c <_sbrk+0x64>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	4a05      	ldr	r2, [pc, #20]	; (800220c <_sbrk+0x64>)
 80021f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021fa:	68fb      	ldr	r3, [r7, #12]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20030000 	.word	0x20030000
 8002208:	00000400 	.word	0x00000400
 800220c:	200007b8 	.word	0x200007b8
 8002210:	20000ed0 	.word	0x20000ed0

08002214 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002218:	4b06      	ldr	r3, [pc, #24]	; (8002234 <SystemInit+0x20>)
 800221a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800221e:	4a05      	ldr	r2, [pc, #20]	; (8002234 <SystemInit+0x20>)
 8002220:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002224:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	e000ed00 	.word	0xe000ed00

08002238 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002238:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002270 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800223c:	480d      	ldr	r0, [pc, #52]	; (8002274 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800223e:	490e      	ldr	r1, [pc, #56]	; (8002278 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002240:	4a0e      	ldr	r2, [pc, #56]	; (800227c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002244:	e002      	b.n	800224c <LoopCopyDataInit>

08002246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800224a:	3304      	adds	r3, #4

0800224c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800224c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800224e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002250:	d3f9      	bcc.n	8002246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002252:	4a0b      	ldr	r2, [pc, #44]	; (8002280 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002254:	4c0b      	ldr	r4, [pc, #44]	; (8002284 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002258:	e001      	b.n	800225e <LoopFillZerobss>

0800225a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800225a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800225c:	3204      	adds	r2, #4

0800225e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800225e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002260:	d3fb      	bcc.n	800225a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002262:	f7ff ffd7 	bl	8002214 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002266:	f008 fd53 	bl	800ad10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800226a:	f7fe f993 	bl	8000594 <main>
  bx  lr    
 800226e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002270:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002278:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 800227c:	0800c684 	.word	0x0800c684
  ldr r2, =_sbss
 8002280:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002284:	20000ed0 	.word	0x20000ed0

08002288 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002288:	e7fe      	b.n	8002288 <ADC_IRQHandler>
	...

0800228c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002290:	4b0e      	ldr	r3, [pc, #56]	; (80022cc <HAL_Init+0x40>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a0d      	ldr	r2, [pc, #52]	; (80022cc <HAL_Init+0x40>)
 8002296:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800229a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800229c:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <HAL_Init+0x40>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a0a      	ldr	r2, [pc, #40]	; (80022cc <HAL_Init+0x40>)
 80022a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022a8:	4b08      	ldr	r3, [pc, #32]	; (80022cc <HAL_Init+0x40>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a07      	ldr	r2, [pc, #28]	; (80022cc <HAL_Init+0x40>)
 80022ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022b4:	2003      	movs	r0, #3
 80022b6:	f000 f913 	bl	80024e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ba:	200f      	movs	r0, #15
 80022bc:	f7ff fe36 	bl	8001f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022c0:	f7ff fa82 	bl	80017c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40023c00 	.word	0x40023c00

080022d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022d4:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <HAL_IncTick+0x20>)
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	461a      	mov	r2, r3
 80022da:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <HAL_IncTick+0x24>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4413      	add	r3, r2
 80022e0:	4a04      	ldr	r2, [pc, #16]	; (80022f4 <HAL_IncTick+0x24>)
 80022e2:	6013      	str	r3, [r2, #0]
}
 80022e4:	bf00      	nop
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	2000000c 	.word	0x2000000c
 80022f4:	200007bc 	.word	0x200007bc

080022f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return uwTick;
 80022fc:	4b03      	ldr	r3, [pc, #12]	; (800230c <HAL_GetTick+0x14>)
 80022fe:	681b      	ldr	r3, [r3, #0]
}
 8002300:	4618      	mov	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	200007bc 	.word	0x200007bc

08002310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002318:	f7ff ffee 	bl	80022f8 <HAL_GetTick>
 800231c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002328:	d005      	beq.n	8002336 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800232a:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <HAL_Delay+0x44>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	461a      	mov	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4413      	add	r3, r2
 8002334:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002336:	bf00      	nop
 8002338:	f7ff ffde 	bl	80022f8 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	429a      	cmp	r2, r3
 8002346:	d8f7      	bhi.n	8002338 <HAL_Delay+0x28>
  {
  }
}
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	2000000c 	.word	0x2000000c

08002358 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002368:	4b0c      	ldr	r3, [pc, #48]	; (800239c <__NVIC_SetPriorityGrouping+0x44>)
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800236e:	68ba      	ldr	r2, [r7, #8]
 8002370:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002374:	4013      	ands	r3, r2
 8002376:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800238a:	4a04      	ldr	r2, [pc, #16]	; (800239c <__NVIC_SetPriorityGrouping+0x44>)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	60d3      	str	r3, [r2, #12]
}
 8002390:	bf00      	nop
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a4:	4b04      	ldr	r3, [pc, #16]	; (80023b8 <__NVIC_GetPriorityGrouping+0x18>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	0a1b      	lsrs	r3, r3, #8
 80023aa:	f003 0307 	and.w	r3, r3, #7
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	e000ed00 	.word	0xe000ed00

080023bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	db0b      	blt.n	80023e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	f003 021f 	and.w	r2, r3, #31
 80023d4:	4907      	ldr	r1, [pc, #28]	; (80023f4 <__NVIC_EnableIRQ+0x38>)
 80023d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023da:	095b      	lsrs	r3, r3, #5
 80023dc:	2001      	movs	r0, #1
 80023de:	fa00 f202 	lsl.w	r2, r0, r2
 80023e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	e000e100 	.word	0xe000e100

080023f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	6039      	str	r1, [r7, #0]
 8002402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002408:	2b00      	cmp	r3, #0
 800240a:	db0a      	blt.n	8002422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	b2da      	uxtb	r2, r3
 8002410:	490c      	ldr	r1, [pc, #48]	; (8002444 <__NVIC_SetPriority+0x4c>)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	0112      	lsls	r2, r2, #4
 8002418:	b2d2      	uxtb	r2, r2
 800241a:	440b      	add	r3, r1
 800241c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002420:	e00a      	b.n	8002438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	b2da      	uxtb	r2, r3
 8002426:	4908      	ldr	r1, [pc, #32]	; (8002448 <__NVIC_SetPriority+0x50>)
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	f003 030f 	and.w	r3, r3, #15
 800242e:	3b04      	subs	r3, #4
 8002430:	0112      	lsls	r2, r2, #4
 8002432:	b2d2      	uxtb	r2, r2
 8002434:	440b      	add	r3, r1
 8002436:	761a      	strb	r2, [r3, #24]
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	e000e100 	.word	0xe000e100
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800244c:	b480      	push	{r7}
 800244e:	b089      	sub	sp, #36	; 0x24
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	f1c3 0307 	rsb	r3, r3, #7
 8002466:	2b04      	cmp	r3, #4
 8002468:	bf28      	it	cs
 800246a:	2304      	movcs	r3, #4
 800246c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	3304      	adds	r3, #4
 8002472:	2b06      	cmp	r3, #6
 8002474:	d902      	bls.n	800247c <NVIC_EncodePriority+0x30>
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	3b03      	subs	r3, #3
 800247a:	e000      	b.n	800247e <NVIC_EncodePriority+0x32>
 800247c:	2300      	movs	r3, #0
 800247e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002480:	f04f 32ff 	mov.w	r2, #4294967295
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43da      	mvns	r2, r3
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	401a      	ands	r2, r3
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002494:	f04f 31ff 	mov.w	r1, #4294967295
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	fa01 f303 	lsl.w	r3, r1, r3
 800249e:	43d9      	mvns	r1, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a4:	4313      	orrs	r3, r2
         );
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3724      	adds	r7, #36	; 0x24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80024b8:	f3bf 8f4f 	dsb	sy
}
 80024bc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80024be:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <__NVIC_SystemReset+0x24>)
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80024c6:	4904      	ldr	r1, [pc, #16]	; (80024d8 <__NVIC_SystemReset+0x24>)
 80024c8:	4b04      	ldr	r3, [pc, #16]	; (80024dc <__NVIC_SystemReset+0x28>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80024ce:	f3bf 8f4f 	dsb	sy
}
 80024d2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <__NVIC_SystemReset+0x20>
 80024d8:	e000ed00 	.word	0xe000ed00
 80024dc:	05fa0004 	.word	0x05fa0004

080024e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff ff35 	bl	8002358 <__NVIC_SetPriorityGrouping>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b086      	sub	sp, #24
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	4603      	mov	r3, r0
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002508:	f7ff ff4a 	bl	80023a0 <__NVIC_GetPriorityGrouping>
 800250c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	68b9      	ldr	r1, [r7, #8]
 8002512:	6978      	ldr	r0, [r7, #20]
 8002514:	f7ff ff9a 	bl	800244c <NVIC_EncodePriority>
 8002518:	4602      	mov	r2, r0
 800251a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff ff69 	bl	80023f8 <__NVIC_SetPriority>
}
 8002526:	bf00      	nop
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	4603      	mov	r3, r0
 8002536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff ff3d 	bl	80023bc <__NVIC_EnableIRQ>
}
 8002542:	bf00      	nop
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800254e:	f7ff ffb1 	bl	80024b4 <__NVIC_SystemReset>

08002552 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b082      	sub	sp, #8
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d101      	bne.n	8002564 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e00e      	b.n	8002582 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	795b      	ldrb	r3, [r3, #5]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d105      	bne.n	800257a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff f94f 	bl	8001818 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b082      	sub	sp, #8
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e03b      	b.n	8002614 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d106      	bne.n	80025b6 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff f953 	bl	800185c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2202      	movs	r2, #2
 80025ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	430a      	orrs	r2, r1
 80025d2:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025da:	f023 0107 	bic.w	r1, r3, #7
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80025f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	68d1      	ldr	r1, [r2, #12]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	430b      	orrs	r3, r1
 8002602:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	2b00      	cmp	r3, #0
 800263c:	d026      	beq.n	800268c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002644:	2b00      	cmp	r3, #0
 8002646:	d021      	beq.n	800268c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002656:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265c:	f043 0201 	orr.w	r2, r3, #1
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2201      	movs	r2, #1
 800266a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2204      	movs	r2, #4
 8002670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d003      	beq.n	800268c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f003 0320 	and.w	r3, r3, #32
 8002692:	2b00      	cmp	r3, #0
 8002694:	d026      	beq.n	80026e4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d021      	beq.n	80026e4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026ae:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2220      	movs	r2, #32
 80026b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026bc:	f043 0202 	orr.w	r2, r3, #2
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2204      	movs	r2, #4
 80026c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 0308 	and.w	r3, r3, #8
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d026      	beq.n	800273c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d021      	beq.n	800273c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002706:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2208      	movs	r2, #8
 800270e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002714:	f043 0204 	orr.w	r2, r3, #4
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2204      	movs	r2, #4
 8002720:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	2b00      	cmp	r3, #0
 8002744:	d013      	beq.n	800276e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00e      	beq.n	800276e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800275e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2204      	movs	r2, #4
 8002766:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f853 	bl	8002814 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d024      	beq.n	80027c2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800277e:	2b00      	cmp	r3, #0
 8002780:	d01f      	beq.n	80027c2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002790:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2202      	movs	r2, #2
 8002798:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f003 0310 	and.w	r3, r3, #16
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d01f      	beq.n	800280c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d01a      	beq.n	800280c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80027e4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2210      	movs	r2, #16
 80027ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f80e 	bl	8002828 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800280c:	bf00      	nop
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800283c:	b480      	push	{r7}
 800283e:	b087      	sub	sp, #28
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002854:	2b01      	cmp	r3, #1
 8002856:	d101      	bne.n	800285c <HAL_DMA2D_ConfigLayer+0x20>
 8002858:	2302      	movs	r3, #2
 800285a:	e079      	b.n	8002950 <HAL_DMA2D_ConfigLayer+0x114>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2202      	movs	r2, #2
 8002868:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	011b      	lsls	r3, r3, #4
 8002870:	3318      	adds	r3, #24
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	4413      	add	r3, r2
 8002876:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	041b      	lsls	r3, r3, #16
 8002882:	4313      	orrs	r3, r2
 8002884:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002886:	4b35      	ldr	r3, [pc, #212]	; (800295c <HAL_DMA2D_ConfigLayer+0x120>)
 8002888:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2b0a      	cmp	r3, #10
 8002890:	d003      	beq.n	800289a <HAL_DMA2D_ConfigLayer+0x5e>
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b09      	cmp	r3, #9
 8002898:	d107      	bne.n	80028aa <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	617b      	str	r3, [r7, #20]
 80028a8:	e005      	b.n	80028b6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	061b      	lsls	r3, r3, #24
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d120      	bne.n	80028fe <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	43db      	mvns	r3, r3
 80028c6:	ea02 0103 	and.w	r1, r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	697a      	ldr	r2, [r7, #20]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	6812      	ldr	r2, [r2, #0]
 80028dc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b0a      	cmp	r3, #10
 80028e4:	d003      	beq.n	80028ee <HAL_DMA2D_ConfigLayer+0xb2>
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b09      	cmp	r3, #9
 80028ec:	d127      	bne.n	800293e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	68da      	ldr	r2, [r3, #12]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80028fa:	629a      	str	r2, [r3, #40]	; 0x28
 80028fc:	e01f      	b.n	800293e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	69da      	ldr	r2, [r3, #28]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	43db      	mvns	r3, r3
 8002908:	ea02 0103 	and.w	r1, r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	697a      	ldr	r2, [r7, #20]
 8002912:	430a      	orrs	r2, r1
 8002914:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	2b0a      	cmp	r3, #10
 8002926:	d003      	beq.n	8002930 <HAL_DMA2D_ConfigLayer+0xf4>
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b09      	cmp	r3, #9
 800292e:	d106      	bne.n	800293e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800293c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	371c      	adds	r7, #28
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr
 800295c:	ff03000f 	.word	0xff03000f

08002960 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002972:	4b23      	ldr	r3, [pc, #140]	; (8002a00 <HAL_FLASH_Program+0xa0>)
 8002974:	7e1b      	ldrb	r3, [r3, #24]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d101      	bne.n	800297e <HAL_FLASH_Program+0x1e>
 800297a:	2302      	movs	r3, #2
 800297c:	e03b      	b.n	80029f6 <HAL_FLASH_Program+0x96>
 800297e:	4b20      	ldr	r3, [pc, #128]	; (8002a00 <HAL_FLASH_Program+0xa0>)
 8002980:	2201      	movs	r2, #1
 8002982:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002984:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002988:	f000 f870 	bl	8002a6c <FLASH_WaitForLastOperation>
 800298c:	4603      	mov	r3, r0
 800298e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8002990:	7dfb      	ldrb	r3, [r7, #23]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d12b      	bne.n	80029ee <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d105      	bne.n	80029a8 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800299c:	783b      	ldrb	r3, [r7, #0]
 800299e:	4619      	mov	r1, r3
 80029a0:	68b8      	ldr	r0, [r7, #8]
 80029a2:	f000 f91b 	bl	8002bdc <FLASH_Program_Byte>
 80029a6:	e016      	b.n	80029d6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d105      	bne.n	80029ba <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80029ae:	883b      	ldrh	r3, [r7, #0]
 80029b0:	4619      	mov	r1, r3
 80029b2:	68b8      	ldr	r0, [r7, #8]
 80029b4:	f000 f8ee 	bl	8002b94 <FLASH_Program_HalfWord>
 80029b8:	e00d      	b.n	80029d6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d105      	bne.n	80029cc <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	4619      	mov	r1, r3
 80029c4:	68b8      	ldr	r0, [r7, #8]
 80029c6:	f000 f8c3 	bl	8002b50 <FLASH_Program_Word>
 80029ca:	e004      	b.n	80029d6 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80029cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80029d0:	68b8      	ldr	r0, [r7, #8]
 80029d2:	f000 f88b 	bl	8002aec <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80029d6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80029da:	f000 f847 	bl	8002a6c <FLASH_WaitForLastOperation>
 80029de:	4603      	mov	r3, r0
 80029e0:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80029e2:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <HAL_FLASH_Program+0xa4>)
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	4a07      	ldr	r2, [pc, #28]	; (8002a04 <HAL_FLASH_Program+0xa4>)
 80029e8:	f023 0301 	bic.w	r3, r3, #1
 80029ec:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80029ee:	4b04      	ldr	r3, [pc, #16]	; (8002a00 <HAL_FLASH_Program+0xa0>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	761a      	strb	r2, [r3, #24]
  
  return status;
 80029f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3718      	adds	r7, #24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	200007c0 	.word	0x200007c0
 8002a04:	40023c00 	.word	0x40023c00

08002a08 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002a12:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <HAL_FLASH_Unlock+0x38>)
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	da0b      	bge.n	8002a32 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002a1a:	4b09      	ldr	r3, [pc, #36]	; (8002a40 <HAL_FLASH_Unlock+0x38>)
 8002a1c:	4a09      	ldr	r2, [pc, #36]	; (8002a44 <HAL_FLASH_Unlock+0x3c>)
 8002a1e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002a20:	4b07      	ldr	r3, [pc, #28]	; (8002a40 <HAL_FLASH_Unlock+0x38>)
 8002a22:	4a09      	ldr	r2, [pc, #36]	; (8002a48 <HAL_FLASH_Unlock+0x40>)
 8002a24:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002a26:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <HAL_FLASH_Unlock+0x38>)
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	da01      	bge.n	8002a32 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002a32:	79fb      	ldrb	r3, [r7, #7]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	40023c00 	.word	0x40023c00
 8002a44:	45670123 	.word	0x45670123
 8002a48:	cdef89ab 	.word	0xcdef89ab

08002a4c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002a50:	4b05      	ldr	r3, [pc, #20]	; (8002a68 <HAL_FLASH_Lock+0x1c>)
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	4a04      	ldr	r2, [pc, #16]	; (8002a68 <HAL_FLASH_Lock+0x1c>)
 8002a56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a5a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	40023c00 	.word	0x40023c00

08002a6c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002a78:	4b1a      	ldr	r3, [pc, #104]	; (8002ae4 <FLASH_WaitForLastOperation+0x78>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002a7e:	f7ff fc3b 	bl	80022f8 <HAL_GetTick>
 8002a82:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002a84:	e010      	b.n	8002aa8 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a8c:	d00c      	beq.n	8002aa8 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d007      	beq.n	8002aa4 <FLASH_WaitForLastOperation+0x38>
 8002a94:	f7ff fc30 	bl	80022f8 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d201      	bcs.n	8002aa8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e019      	b.n	8002adc <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002aa8:	4b0f      	ldr	r3, [pc, #60]	; (8002ae8 <FLASH_WaitForLastOperation+0x7c>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e8      	bne.n	8002a86 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <FLASH_WaitForLastOperation+0x7c>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d002      	beq.n	8002ac6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002ac0:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <FLASH_WaitForLastOperation+0x7c>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002ac6:	4b08      	ldr	r3, [pc, #32]	; (8002ae8 <FLASH_WaitForLastOperation+0x7c>)
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002ad2:	f000 f8a5 	bl	8002c20 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
  
}  
 8002adc:	4618      	mov	r0, r3
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	200007c0 	.word	0x200007c0
 8002ae8:	40023c00 	.word	0x40023c00

08002aec <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002af8:	4b14      	ldr	r3, [pc, #80]	; (8002b4c <FLASH_Program_DoubleWord+0x60>)
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	4a13      	ldr	r2, [pc, #76]	; (8002b4c <FLASH_Program_DoubleWord+0x60>)
 8002afe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002b04:	4b11      	ldr	r3, [pc, #68]	; (8002b4c <FLASH_Program_DoubleWord+0x60>)
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	4a10      	ldr	r2, [pc, #64]	; (8002b4c <FLASH_Program_DoubleWord+0x60>)
 8002b0a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002b0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002b10:	4b0e      	ldr	r3, [pc, #56]	; (8002b4c <FLASH_Program_DoubleWord+0x60>)
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	4a0d      	ldr	r2, [pc, #52]	; (8002b4c <FLASH_Program_DoubleWord+0x60>)
 8002b16:	f043 0301 	orr.w	r3, r3, #1
 8002b1a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002b22:	f3bf 8f6f 	isb	sy
}
 8002b26:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8002b28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	000a      	movs	r2, r1
 8002b36:	2300      	movs	r3, #0
 8002b38:	68f9      	ldr	r1, [r7, #12]
 8002b3a:	3104      	adds	r1, #4
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	600b      	str	r3, [r1, #0]
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	40023c00 	.word	0x40023c00

08002b50 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002b5a:	4b0d      	ldr	r3, [pc, #52]	; (8002b90 <FLASH_Program_Word+0x40>)
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	4a0c      	ldr	r2, [pc, #48]	; (8002b90 <FLASH_Program_Word+0x40>)
 8002b60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b64:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002b66:	4b0a      	ldr	r3, [pc, #40]	; (8002b90 <FLASH_Program_Word+0x40>)
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	4a09      	ldr	r2, [pc, #36]	; (8002b90 <FLASH_Program_Word+0x40>)
 8002b6c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b70:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002b72:	4b07      	ldr	r3, [pc, #28]	; (8002b90 <FLASH_Program_Word+0x40>)
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	4a06      	ldr	r2, [pc, #24]	; (8002b90 <FLASH_Program_Word+0x40>)
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	601a      	str	r2, [r3, #0]
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	40023c00 	.word	0x40023c00

08002b94 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002ba0:	4b0d      	ldr	r3, [pc, #52]	; (8002bd8 <FLASH_Program_HalfWord+0x44>)
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	4a0c      	ldr	r2, [pc, #48]	; (8002bd8 <FLASH_Program_HalfWord+0x44>)
 8002ba6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002baa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002bac:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <FLASH_Program_HalfWord+0x44>)
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	4a09      	ldr	r2, [pc, #36]	; (8002bd8 <FLASH_Program_HalfWord+0x44>)
 8002bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002bb8:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <FLASH_Program_HalfWord+0x44>)
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	4a06      	ldr	r2, [pc, #24]	; (8002bd8 <FLASH_Program_HalfWord+0x44>)
 8002bbe:	f043 0301 	orr.w	r3, r3, #1
 8002bc2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	887a      	ldrh	r2, [r7, #2]
 8002bc8:	801a      	strh	r2, [r3, #0]
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40023c00 	.word	0x40023c00

08002bdc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002be8:	4b0c      	ldr	r3, [pc, #48]	; (8002c1c <FLASH_Program_Byte+0x40>)
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	4a0b      	ldr	r2, [pc, #44]	; (8002c1c <FLASH_Program_Byte+0x40>)
 8002bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bf2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002bf4:	4b09      	ldr	r3, [pc, #36]	; (8002c1c <FLASH_Program_Byte+0x40>)
 8002bf6:	4a09      	ldr	r2, [pc, #36]	; (8002c1c <FLASH_Program_Byte+0x40>)
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002bfc:	4b07      	ldr	r3, [pc, #28]	; (8002c1c <FLASH_Program_Byte+0x40>)
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	4a06      	ldr	r2, [pc, #24]	; (8002c1c <FLASH_Program_Byte+0x40>)
 8002c02:	f043 0301 	orr.w	r3, r3, #1
 8002c06:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	701a      	strb	r2, [r3, #0]
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40023c00 	.word	0x40023c00

08002c20 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002c24:	4b2f      	ldr	r3, [pc, #188]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	f003 0310 	and.w	r3, r3, #16
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d008      	beq.n	8002c42 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002c30:	4b2d      	ldr	r3, [pc, #180]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	f043 0310 	orr.w	r3, r3, #16
 8002c38:	4a2b      	ldr	r2, [pc, #172]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002c3a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002c3c:	4b29      	ldr	r3, [pc, #164]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c3e:	2210      	movs	r2, #16
 8002c40:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002c42:	4b28      	ldr	r3, [pc, #160]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f003 0320 	and.w	r3, r3, #32
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d008      	beq.n	8002c60 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002c4e:	4b26      	ldr	r3, [pc, #152]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	f043 0308 	orr.w	r3, r3, #8
 8002c56:	4a24      	ldr	r2, [pc, #144]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002c58:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002c5a:	4b22      	ldr	r3, [pc, #136]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002c60:	4b20      	ldr	r3, [pc, #128]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d008      	beq.n	8002c7e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002c6c:	4b1e      	ldr	r3, [pc, #120]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	f043 0304 	orr.w	r3, r3, #4
 8002c74:	4a1c      	ldr	r2, [pc, #112]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002c76:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002c78:	4b1a      	ldr	r3, [pc, #104]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c7a:	2240      	movs	r2, #64	; 0x40
 8002c7c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002c7e:	4b19      	ldr	r3, [pc, #100]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d008      	beq.n	8002c9c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002c8a:	4b17      	ldr	r3, [pc, #92]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	f043 0302 	orr.w	r3, r3, #2
 8002c92:	4a15      	ldr	r2, [pc, #84]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002c94:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002c96:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c98:	2280      	movs	r2, #128	; 0x80
 8002c9a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002c9c:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d009      	beq.n	8002cbc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002ca8:	4b0f      	ldr	r3, [pc, #60]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	4a0d      	ldr	r2, [pc, #52]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002cb2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002cb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cba:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002cbc:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d008      	beq.n	8002cda <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002cc8:	4b07      	ldr	r3, [pc, #28]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002cca:	69db      	ldr	r3, [r3, #28]
 8002ccc:	f043 0320 	orr.w	r3, r3, #32
 8002cd0:	4a05      	ldr	r2, [pc, #20]	; (8002ce8 <FLASH_SetErrorCode+0xc8>)
 8002cd2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002cd4:	4b03      	ldr	r3, [pc, #12]	; (8002ce4 <FLASH_SetErrorCode+0xc4>)
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	60da      	str	r2, [r3, #12]
  }
}
 8002cda:	bf00      	nop
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	40023c00 	.word	0x40023c00
 8002ce8:	200007c0 	.word	0x200007c0

08002cec <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002cfe:	4b32      	ldr	r3, [pc, #200]	; (8002dc8 <HAL_FLASHEx_Erase+0xdc>)
 8002d00:	7e1b      	ldrb	r3, [r3, #24]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d101      	bne.n	8002d0a <HAL_FLASHEx_Erase+0x1e>
 8002d06:	2302      	movs	r3, #2
 8002d08:	e05a      	b.n	8002dc0 <HAL_FLASHEx_Erase+0xd4>
 8002d0a:	4b2f      	ldr	r3, [pc, #188]	; (8002dc8 <HAL_FLASHEx_Erase+0xdc>)
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d10:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d14:	f7ff feaa 	bl	8002a6c <FLASH_WaitForLastOperation>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002d1c:	7bfb      	ldrb	r3, [r7, #15]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d14a      	bne.n	8002db8 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	f04f 32ff 	mov.w	r2, #4294967295
 8002d28:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d117      	bne.n	8002d62 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	b2da      	uxtb	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	4610      	mov	r0, r2
 8002d40:	f000 f846 	bl	8002dd0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d44:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d48:	f7ff fe90 	bl	8002a6c <FLASH_WaitForLastOperation>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002d50:	4b1e      	ldr	r3, [pc, #120]	; (8002dcc <HAL_FLASHEx_Erase+0xe0>)
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	4a1d      	ldr	r2, [pc, #116]	; (8002dcc <HAL_FLASHEx_Erase+0xe0>)
 8002d56:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d5a:	f023 0304 	bic.w	r3, r3, #4
 8002d5e:	6113      	str	r3, [r2, #16]
 8002d60:	e028      	b.n	8002db4 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	e01c      	b.n	8002da4 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	4619      	mov	r1, r3
 8002d72:	68b8      	ldr	r0, [r7, #8]
 8002d74:	f000 f866 	bl	8002e44 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d7c:	f7ff fe76 	bl	8002a6c <FLASH_WaitForLastOperation>
 8002d80:	4603      	mov	r3, r0
 8002d82:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002d84:	4b11      	ldr	r3, [pc, #68]	; (8002dcc <HAL_FLASHEx_Erase+0xe0>)
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	4a10      	ldr	r2, [pc, #64]	; (8002dcc <HAL_FLASHEx_Erase+0xe0>)
 8002d8a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8002d8e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002d90:	7bfb      	ldrb	r3, [r7, #15]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	601a      	str	r2, [r3, #0]
          break;
 8002d9c:	e00a      	b.n	8002db4 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	3301      	adds	r3, #1
 8002da2:	60bb      	str	r3, [r7, #8]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	68da      	ldr	r2, [r3, #12]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	4413      	add	r3, r2
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d3da      	bcc.n	8002d6a <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002db4:	f000 f894 	bl	8002ee0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002db8:	4b03      	ldr	r3, [pc, #12]	; (8002dc8 <HAL_FLASHEx_Erase+0xdc>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	761a      	strb	r2, [r3, #24]

  return status;
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	200007c0 	.word	0x200007c0
 8002dcc:	40023c00 	.word	0x40023c00

08002dd0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	6039      	str	r1, [r7, #0]
 8002dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002ddc:	4b18      	ldr	r3, [pc, #96]	; (8002e40 <FLASH_MassErase+0x70>)
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	4a17      	ldr	r2, [pc, #92]	; (8002e40 <FLASH_MassErase+0x70>)
 8002de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de6:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d108      	bne.n	8002e00 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8002dee:	4b14      	ldr	r3, [pc, #80]	; (8002e40 <FLASH_MassErase+0x70>)
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	4a13      	ldr	r2, [pc, #76]	; (8002e40 <FLASH_MassErase+0x70>)
 8002df4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002df8:	f043 0304 	orr.w	r3, r3, #4
 8002dfc:	6113      	str	r3, [r2, #16]
 8002dfe:	e00f      	b.n	8002e20 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d106      	bne.n	8002e14 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8002e06:	4b0e      	ldr	r3, [pc, #56]	; (8002e40 <FLASH_MassErase+0x70>)
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	4a0d      	ldr	r2, [pc, #52]	; (8002e40 <FLASH_MassErase+0x70>)
 8002e0c:	f043 0304 	orr.w	r3, r3, #4
 8002e10:	6113      	str	r3, [r2, #16]
 8002e12:	e005      	b.n	8002e20 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8002e14:	4b0a      	ldr	r3, [pc, #40]	; (8002e40 <FLASH_MassErase+0x70>)
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	4a09      	ldr	r2, [pc, #36]	; (8002e40 <FLASH_MassErase+0x70>)
 8002e1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e1e:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002e20:	4b07      	ldr	r3, [pc, #28]	; (8002e40 <FLASH_MassErase+0x70>)
 8002e22:	691a      	ldr	r2, [r3, #16]
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	021b      	lsls	r3, r3, #8
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	4a05      	ldr	r2, [pc, #20]	; (8002e40 <FLASH_MassErase+0x70>)
 8002e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e30:	6113      	str	r3, [r2, #16]
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40023c00 	.word	0x40023c00

08002e44 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002e50:	2300      	movs	r3, #0
 8002e52:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002e54:	78fb      	ldrb	r3, [r7, #3]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d102      	bne.n	8002e60 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	e010      	b.n	8002e82 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002e60:	78fb      	ldrb	r3, [r7, #3]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d103      	bne.n	8002e6e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002e66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	e009      	b.n	8002e82 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002e6e:	78fb      	ldrb	r3, [r7, #3]
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d103      	bne.n	8002e7c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002e74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e78:	60fb      	str	r3, [r7, #12]
 8002e7a:	e002      	b.n	8002e82 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002e7c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e80:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b0b      	cmp	r3, #11
 8002e86:	d902      	bls.n	8002e8e <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	3304      	adds	r3, #4
 8002e8c:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002e8e:	4b13      	ldr	r3, [pc, #76]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	4a12      	ldr	r2, [pc, #72]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002e94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e98:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002e9c:	691a      	ldr	r2, [r3, #16]
 8002e9e:	490f      	ldr	r1, [pc, #60]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002ea6:	4b0d      	ldr	r3, [pc, #52]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	4a0c      	ldr	r2, [pc, #48]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002eac:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002eb0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002eb2:	4b0a      	ldr	r3, [pc, #40]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002eb4:	691a      	ldr	r2, [r3, #16]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	4a07      	ldr	r2, [pc, #28]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002ebe:	f043 0302 	orr.w	r3, r3, #2
 8002ec2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002ec4:	4b05      	ldr	r3, [pc, #20]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	4a04      	ldr	r2, [pc, #16]	; (8002edc <FLASH_Erase_Sector+0x98>)
 8002eca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ece:	6113      	str	r3, [r2, #16]
}
 8002ed0:	bf00      	nop
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	40023c00 	.word	0x40023c00

08002ee0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002ee4:	4b20      	ldr	r3, [pc, #128]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d017      	beq.n	8002f20 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002ef0:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a1c      	ldr	r2, [pc, #112]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002ef6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002efa:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002efc:	4b1a      	ldr	r3, [pc, #104]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a19      	ldr	r2, [pc, #100]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f02:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f06:	6013      	str	r3, [r2, #0]
 8002f08:	4b17      	ldr	r3, [pc, #92]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a16      	ldr	r2, [pc, #88]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f12:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f14:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a13      	ldr	r2, [pc, #76]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f1e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002f20:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d017      	beq.n	8002f5c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002f2c:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a0d      	ldr	r2, [pc, #52]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f36:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002f38:	4b0b      	ldr	r3, [pc, #44]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a0a      	ldr	r2, [pc, #40]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f42:	6013      	str	r3, [r2, #0]
 8002f44:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a07      	ldr	r2, [pc, #28]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f4e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f50:	4b05      	ldr	r3, [pc, #20]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a04      	ldr	r2, [pc, #16]	; (8002f68 <FLASH_FlushCaches+0x88>)
 8002f56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f5a:	6013      	str	r3, [r2, #0]
  }
}
 8002f5c:	bf00      	nop
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	40023c00 	.word	0x40023c00

08002f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b089      	sub	sp, #36	; 0x24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f82:	2300      	movs	r3, #0
 8002f84:	61fb      	str	r3, [r7, #28]
 8002f86:	e177      	b.n	8003278 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f88:	2201      	movs	r2, #1
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	f040 8166 	bne.w	8003272 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d005      	beq.n	8002fbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d130      	bne.n	8003020 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	2203      	movs	r2, #3
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	091b      	lsrs	r3, r3, #4
 800300a:	f003 0201 	and.w	r2, r3, #1
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4313      	orrs	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	2b03      	cmp	r3, #3
 800302a:	d017      	beq.n	800305c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	2203      	movs	r2, #3
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	005b      	lsls	r3, r3, #1
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f003 0303 	and.w	r3, r3, #3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d123      	bne.n	80030b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	08da      	lsrs	r2, r3, #3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	3208      	adds	r2, #8
 8003070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003074:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	220f      	movs	r2, #15
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	691a      	ldr	r2, [r3, #16]
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	08da      	lsrs	r2, r3, #3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	3208      	adds	r2, #8
 80030aa:	69b9      	ldr	r1, [r7, #24]
 80030ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	2203      	movs	r2, #3
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	4013      	ands	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 0203 	and.w	r2, r3, #3
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 80c0 	beq.w	8003272 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	4b66      	ldr	r3, [pc, #408]	; (8003290 <HAL_GPIO_Init+0x324>)
 80030f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fa:	4a65      	ldr	r2, [pc, #404]	; (8003290 <HAL_GPIO_Init+0x324>)
 80030fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003100:	6453      	str	r3, [r2, #68]	; 0x44
 8003102:	4b63      	ldr	r3, [pc, #396]	; (8003290 <HAL_GPIO_Init+0x324>)
 8003104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800310a:	60fb      	str	r3, [r7, #12]
 800310c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800310e:	4a61      	ldr	r2, [pc, #388]	; (8003294 <HAL_GPIO_Init+0x328>)
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	089b      	lsrs	r3, r3, #2
 8003114:	3302      	adds	r3, #2
 8003116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	f003 0303 	and.w	r3, r3, #3
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	220f      	movs	r2, #15
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	43db      	mvns	r3, r3
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	4013      	ands	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a58      	ldr	r2, [pc, #352]	; (8003298 <HAL_GPIO_Init+0x32c>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d037      	beq.n	80031aa <HAL_GPIO_Init+0x23e>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a57      	ldr	r2, [pc, #348]	; (800329c <HAL_GPIO_Init+0x330>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d031      	beq.n	80031a6 <HAL_GPIO_Init+0x23a>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a56      	ldr	r2, [pc, #344]	; (80032a0 <HAL_GPIO_Init+0x334>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d02b      	beq.n	80031a2 <HAL_GPIO_Init+0x236>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a55      	ldr	r2, [pc, #340]	; (80032a4 <HAL_GPIO_Init+0x338>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d025      	beq.n	800319e <HAL_GPIO_Init+0x232>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a54      	ldr	r2, [pc, #336]	; (80032a8 <HAL_GPIO_Init+0x33c>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d01f      	beq.n	800319a <HAL_GPIO_Init+0x22e>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a53      	ldr	r2, [pc, #332]	; (80032ac <HAL_GPIO_Init+0x340>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d019      	beq.n	8003196 <HAL_GPIO_Init+0x22a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a52      	ldr	r2, [pc, #328]	; (80032b0 <HAL_GPIO_Init+0x344>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d013      	beq.n	8003192 <HAL_GPIO_Init+0x226>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a51      	ldr	r2, [pc, #324]	; (80032b4 <HAL_GPIO_Init+0x348>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d00d      	beq.n	800318e <HAL_GPIO_Init+0x222>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a50      	ldr	r2, [pc, #320]	; (80032b8 <HAL_GPIO_Init+0x34c>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d007      	beq.n	800318a <HAL_GPIO_Init+0x21e>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a4f      	ldr	r2, [pc, #316]	; (80032bc <HAL_GPIO_Init+0x350>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d101      	bne.n	8003186 <HAL_GPIO_Init+0x21a>
 8003182:	2309      	movs	r3, #9
 8003184:	e012      	b.n	80031ac <HAL_GPIO_Init+0x240>
 8003186:	230a      	movs	r3, #10
 8003188:	e010      	b.n	80031ac <HAL_GPIO_Init+0x240>
 800318a:	2308      	movs	r3, #8
 800318c:	e00e      	b.n	80031ac <HAL_GPIO_Init+0x240>
 800318e:	2307      	movs	r3, #7
 8003190:	e00c      	b.n	80031ac <HAL_GPIO_Init+0x240>
 8003192:	2306      	movs	r3, #6
 8003194:	e00a      	b.n	80031ac <HAL_GPIO_Init+0x240>
 8003196:	2305      	movs	r3, #5
 8003198:	e008      	b.n	80031ac <HAL_GPIO_Init+0x240>
 800319a:	2304      	movs	r3, #4
 800319c:	e006      	b.n	80031ac <HAL_GPIO_Init+0x240>
 800319e:	2303      	movs	r3, #3
 80031a0:	e004      	b.n	80031ac <HAL_GPIO_Init+0x240>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e002      	b.n	80031ac <HAL_GPIO_Init+0x240>
 80031a6:	2301      	movs	r3, #1
 80031a8:	e000      	b.n	80031ac <HAL_GPIO_Init+0x240>
 80031aa:	2300      	movs	r3, #0
 80031ac:	69fa      	ldr	r2, [r7, #28]
 80031ae:	f002 0203 	and.w	r2, r2, #3
 80031b2:	0092      	lsls	r2, r2, #2
 80031b4:	4093      	lsls	r3, r2
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031bc:	4935      	ldr	r1, [pc, #212]	; (8003294 <HAL_GPIO_Init+0x328>)
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	089b      	lsrs	r3, r3, #2
 80031c2:	3302      	adds	r3, #2
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031ca:	4b3d      	ldr	r3, [pc, #244]	; (80032c0 <HAL_GPIO_Init+0x354>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	43db      	mvns	r3, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	4013      	ands	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d003      	beq.n	80031ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031ee:	4a34      	ldr	r2, [pc, #208]	; (80032c0 <HAL_GPIO_Init+0x354>)
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031f4:	4b32      	ldr	r3, [pc, #200]	; (80032c0 <HAL_GPIO_Init+0x354>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	43db      	mvns	r3, r3
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	4013      	ands	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	4313      	orrs	r3, r2
 8003216:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003218:	4a29      	ldr	r2, [pc, #164]	; (80032c0 <HAL_GPIO_Init+0x354>)
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800321e:	4b28      	ldr	r3, [pc, #160]	; (80032c0 <HAL_GPIO_Init+0x354>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	43db      	mvns	r3, r3
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	4013      	ands	r3, r2
 800322c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	4313      	orrs	r3, r2
 8003240:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003242:	4a1f      	ldr	r2, [pc, #124]	; (80032c0 <HAL_GPIO_Init+0x354>)
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003248:	4b1d      	ldr	r3, [pc, #116]	; (80032c0 <HAL_GPIO_Init+0x354>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d003      	beq.n	800326c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	4313      	orrs	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800326c:	4a14      	ldr	r2, [pc, #80]	; (80032c0 <HAL_GPIO_Init+0x354>)
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3301      	adds	r3, #1
 8003276:	61fb      	str	r3, [r7, #28]
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	2b0f      	cmp	r3, #15
 800327c:	f67f ae84 	bls.w	8002f88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003280:	bf00      	nop
 8003282:	bf00      	nop
 8003284:	3724      	adds	r7, #36	; 0x24
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	40023800 	.word	0x40023800
 8003294:	40013800 	.word	0x40013800
 8003298:	40020000 	.word	0x40020000
 800329c:	40020400 	.word	0x40020400
 80032a0:	40020800 	.word	0x40020800
 80032a4:	40020c00 	.word	0x40020c00
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40021400 	.word	0x40021400
 80032b0:	40021800 	.word	0x40021800
 80032b4:	40021c00 	.word	0x40021c00
 80032b8:	40022000 	.word	0x40022000
 80032bc:	40022400 	.word	0x40022400
 80032c0:	40013c00 	.word	0x40013c00

080032c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	460b      	mov	r3, r1
 80032ce:	807b      	strh	r3, [r7, #2]
 80032d0:	4613      	mov	r3, r2
 80032d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032d4:	787b      	ldrb	r3, [r7, #1]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032da:	887a      	ldrh	r2, [r7, #2]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032e0:	e003      	b.n	80032ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032e2:	887b      	ldrh	r3, [r7, #2]
 80032e4:	041a      	lsls	r2, r3, #16
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	619a      	str	r2, [r3, #24]
}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr

080032f6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80032f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032f8:	b08f      	sub	sp, #60	; 0x3c
 80032fa:	af0a      	add	r7, sp, #40	; 0x28
 80032fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e054      	b.n	80033b2 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003314:	b2db      	uxtb	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d106      	bne.n	8003328 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f007 fa3e 	bl	800a7a4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2203      	movs	r2, #3
 800332c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003338:	2b00      	cmp	r3, #0
 800333a:	d102      	bne.n	8003342 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f004 fa6c 	bl	8007824 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	603b      	str	r3, [r7, #0]
 8003352:	687e      	ldr	r6, [r7, #4]
 8003354:	466d      	mov	r5, sp
 8003356:	f106 0410 	add.w	r4, r6, #16
 800335a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800335c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800335e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003360:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003362:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003366:	e885 0003 	stmia.w	r5, {r0, r1}
 800336a:	1d33      	adds	r3, r6, #4
 800336c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800336e:	6838      	ldr	r0, [r7, #0]
 8003370:	f004 f9e6 	bl	8007740 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2101      	movs	r1, #1
 800337a:	4618      	mov	r0, r3
 800337c:	f004 fa63 	bl	8007846 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	603b      	str	r3, [r7, #0]
 8003386:	687e      	ldr	r6, [r7, #4]
 8003388:	466d      	mov	r5, sp
 800338a:	f106 0410 	add.w	r4, r6, #16
 800338e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003390:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003392:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003394:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003396:	e894 0003 	ldmia.w	r4, {r0, r1}
 800339a:	e885 0003 	stmia.w	r5, {r0, r1}
 800339e:	1d33      	adds	r3, r6, #4
 80033a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033a2:	6838      	ldr	r0, [r7, #0]
 80033a4:	f004 fbec 	bl	8007b80 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080033ba <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80033ba:	b590      	push	{r4, r7, lr}
 80033bc:	b089      	sub	sp, #36	; 0x24
 80033be:	af04      	add	r7, sp, #16
 80033c0:	6078      	str	r0, [r7, #4]
 80033c2:	4608      	mov	r0, r1
 80033c4:	4611      	mov	r1, r2
 80033c6:	461a      	mov	r2, r3
 80033c8:	4603      	mov	r3, r0
 80033ca:	70fb      	strb	r3, [r7, #3]
 80033cc:	460b      	mov	r3, r1
 80033ce:	70bb      	strb	r3, [r7, #2]
 80033d0:	4613      	mov	r3, r2
 80033d2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d101      	bne.n	80033e2 <HAL_HCD_HC_Init+0x28>
 80033de:	2302      	movs	r3, #2
 80033e0:	e076      	b.n	80034d0 <HAL_HCD_HC_Init+0x116>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80033ea:	78fb      	ldrb	r3, [r7, #3]
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	212c      	movs	r1, #44	; 0x2c
 80033f0:	fb01 f303 	mul.w	r3, r1, r3
 80033f4:	4413      	add	r3, r2
 80033f6:	333d      	adds	r3, #61	; 0x3d
 80033f8:	2200      	movs	r2, #0
 80033fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80033fc:	78fb      	ldrb	r3, [r7, #3]
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	212c      	movs	r1, #44	; 0x2c
 8003402:	fb01 f303 	mul.w	r3, r1, r3
 8003406:	4413      	add	r3, r2
 8003408:	3338      	adds	r3, #56	; 0x38
 800340a:	787a      	ldrb	r2, [r7, #1]
 800340c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800340e:	78fb      	ldrb	r3, [r7, #3]
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	212c      	movs	r1, #44	; 0x2c
 8003414:	fb01 f303 	mul.w	r3, r1, r3
 8003418:	4413      	add	r3, r2
 800341a:	3340      	adds	r3, #64	; 0x40
 800341c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800341e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003420:	78fb      	ldrb	r3, [r7, #3]
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	212c      	movs	r1, #44	; 0x2c
 8003426:	fb01 f303 	mul.w	r3, r1, r3
 800342a:	4413      	add	r3, r2
 800342c:	3339      	adds	r3, #57	; 0x39
 800342e:	78fa      	ldrb	r2, [r7, #3]
 8003430:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003432:	78fb      	ldrb	r3, [r7, #3]
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	212c      	movs	r1, #44	; 0x2c
 8003438:	fb01 f303 	mul.w	r3, r1, r3
 800343c:	4413      	add	r3, r2
 800343e:	333f      	adds	r3, #63	; 0x3f
 8003440:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003444:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003446:	78fb      	ldrb	r3, [r7, #3]
 8003448:	78ba      	ldrb	r2, [r7, #2]
 800344a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800344e:	b2d0      	uxtb	r0, r2
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	212c      	movs	r1, #44	; 0x2c
 8003454:	fb01 f303 	mul.w	r3, r1, r3
 8003458:	4413      	add	r3, r2
 800345a:	333a      	adds	r3, #58	; 0x3a
 800345c:	4602      	mov	r2, r0
 800345e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8003460:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003464:	2b00      	cmp	r3, #0
 8003466:	da09      	bge.n	800347c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003468:	78fb      	ldrb	r3, [r7, #3]
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	212c      	movs	r1, #44	; 0x2c
 800346e:	fb01 f303 	mul.w	r3, r1, r3
 8003472:	4413      	add	r3, r2
 8003474:	333b      	adds	r3, #59	; 0x3b
 8003476:	2201      	movs	r2, #1
 8003478:	701a      	strb	r2, [r3, #0]
 800347a:	e008      	b.n	800348e <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800347c:	78fb      	ldrb	r3, [r7, #3]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	212c      	movs	r1, #44	; 0x2c
 8003482:	fb01 f303 	mul.w	r3, r1, r3
 8003486:	4413      	add	r3, r2
 8003488:	333b      	adds	r3, #59	; 0x3b
 800348a:	2200      	movs	r2, #0
 800348c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800348e:	78fb      	ldrb	r3, [r7, #3]
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	212c      	movs	r1, #44	; 0x2c
 8003494:	fb01 f303 	mul.w	r3, r1, r3
 8003498:	4413      	add	r3, r2
 800349a:	333c      	adds	r3, #60	; 0x3c
 800349c:	f897 2020 	ldrb.w	r2, [r7, #32]
 80034a0:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6818      	ldr	r0, [r3, #0]
 80034a6:	787c      	ldrb	r4, [r7, #1]
 80034a8:	78ba      	ldrb	r2, [r7, #2]
 80034aa:	78f9      	ldrb	r1, [r7, #3]
 80034ac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80034ae:	9302      	str	r3, [sp, #8]
 80034b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80034b4:	9301      	str	r3, [sp, #4]
 80034b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	4623      	mov	r3, r4
 80034be:	f004 fce5 	bl	8007e8c <USB_HC_Init>
 80034c2:	4603      	mov	r3, r0
 80034c4:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80034ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd90      	pop	{r4, r7, pc}

080034d8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d101      	bne.n	80034f6 <HAL_HCD_HC_Halt+0x1e>
 80034f2:	2302      	movs	r3, #2
 80034f4:	e00f      	b.n	8003516 <HAL_HCD_HC_Halt+0x3e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	78fa      	ldrb	r2, [r7, #3]
 8003504:	4611      	mov	r1, r2
 8003506:	4618      	mov	r0, r3
 8003508:	f004 ff35 	bl	8008376 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003514:	7bfb      	ldrb	r3, [r7, #15]
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	4608      	mov	r0, r1
 800352a:	4611      	mov	r1, r2
 800352c:	461a      	mov	r2, r3
 800352e:	4603      	mov	r3, r0
 8003530:	70fb      	strb	r3, [r7, #3]
 8003532:	460b      	mov	r3, r1
 8003534:	70bb      	strb	r3, [r7, #2]
 8003536:	4613      	mov	r3, r2
 8003538:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800353a:	78fb      	ldrb	r3, [r7, #3]
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	212c      	movs	r1, #44	; 0x2c
 8003540:	fb01 f303 	mul.w	r3, r1, r3
 8003544:	4413      	add	r3, r2
 8003546:	333b      	adds	r3, #59	; 0x3b
 8003548:	78ba      	ldrb	r2, [r7, #2]
 800354a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800354c:	78fb      	ldrb	r3, [r7, #3]
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	212c      	movs	r1, #44	; 0x2c
 8003552:	fb01 f303 	mul.w	r3, r1, r3
 8003556:	4413      	add	r3, r2
 8003558:	333f      	adds	r3, #63	; 0x3f
 800355a:	787a      	ldrb	r2, [r7, #1]
 800355c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800355e:	7c3b      	ldrb	r3, [r7, #16]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d112      	bne.n	800358a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003564:	78fb      	ldrb	r3, [r7, #3]
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	212c      	movs	r1, #44	; 0x2c
 800356a:	fb01 f303 	mul.w	r3, r1, r3
 800356e:	4413      	add	r3, r2
 8003570:	3342      	adds	r3, #66	; 0x42
 8003572:	2203      	movs	r2, #3
 8003574:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003576:	78fb      	ldrb	r3, [r7, #3]
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	212c      	movs	r1, #44	; 0x2c
 800357c:	fb01 f303 	mul.w	r3, r1, r3
 8003580:	4413      	add	r3, r2
 8003582:	333d      	adds	r3, #61	; 0x3d
 8003584:	7f3a      	ldrb	r2, [r7, #28]
 8003586:	701a      	strb	r2, [r3, #0]
 8003588:	e008      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800358a:	78fb      	ldrb	r3, [r7, #3]
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	212c      	movs	r1, #44	; 0x2c
 8003590:	fb01 f303 	mul.w	r3, r1, r3
 8003594:	4413      	add	r3, r2
 8003596:	3342      	adds	r3, #66	; 0x42
 8003598:	2202      	movs	r2, #2
 800359a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800359c:	787b      	ldrb	r3, [r7, #1]
 800359e:	2b03      	cmp	r3, #3
 80035a0:	f200 80c6 	bhi.w	8003730 <HAL_HCD_HC_SubmitRequest+0x210>
 80035a4:	a201      	add	r2, pc, #4	; (adr r2, 80035ac <HAL_HCD_HC_SubmitRequest+0x8c>)
 80035a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035aa:	bf00      	nop
 80035ac:	080035bd 	.word	0x080035bd
 80035b0:	0800371d 	.word	0x0800371d
 80035b4:	08003621 	.word	0x08003621
 80035b8:	0800369f 	.word	0x0800369f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80035bc:	7c3b      	ldrb	r3, [r7, #16]
 80035be:	2b01      	cmp	r3, #1
 80035c0:	f040 80b8 	bne.w	8003734 <HAL_HCD_HC_SubmitRequest+0x214>
 80035c4:	78bb      	ldrb	r3, [r7, #2]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f040 80b4 	bne.w	8003734 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80035cc:	8b3b      	ldrh	r3, [r7, #24]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d108      	bne.n	80035e4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80035d2:	78fb      	ldrb	r3, [r7, #3]
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	212c      	movs	r1, #44	; 0x2c
 80035d8:	fb01 f303 	mul.w	r3, r1, r3
 80035dc:	4413      	add	r3, r2
 80035de:	3355      	adds	r3, #85	; 0x55
 80035e0:	2201      	movs	r2, #1
 80035e2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80035e4:	78fb      	ldrb	r3, [r7, #3]
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	212c      	movs	r1, #44	; 0x2c
 80035ea:	fb01 f303 	mul.w	r3, r1, r3
 80035ee:	4413      	add	r3, r2
 80035f0:	3355      	adds	r3, #85	; 0x55
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d109      	bne.n	800360c <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80035f8:	78fb      	ldrb	r3, [r7, #3]
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	212c      	movs	r1, #44	; 0x2c
 80035fe:	fb01 f303 	mul.w	r3, r1, r3
 8003602:	4413      	add	r3, r2
 8003604:	3342      	adds	r3, #66	; 0x42
 8003606:	2200      	movs	r2, #0
 8003608:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800360a:	e093      	b.n	8003734 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800360c:	78fb      	ldrb	r3, [r7, #3]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	212c      	movs	r1, #44	; 0x2c
 8003612:	fb01 f303 	mul.w	r3, r1, r3
 8003616:	4413      	add	r3, r2
 8003618:	3342      	adds	r3, #66	; 0x42
 800361a:	2202      	movs	r2, #2
 800361c:	701a      	strb	r2, [r3, #0]
      break;
 800361e:	e089      	b.n	8003734 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003620:	78bb      	ldrb	r3, [r7, #2]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d11d      	bne.n	8003662 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003626:	78fb      	ldrb	r3, [r7, #3]
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	212c      	movs	r1, #44	; 0x2c
 800362c:	fb01 f303 	mul.w	r3, r1, r3
 8003630:	4413      	add	r3, r2
 8003632:	3355      	adds	r3, #85	; 0x55
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d109      	bne.n	800364e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800363a:	78fb      	ldrb	r3, [r7, #3]
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	212c      	movs	r1, #44	; 0x2c
 8003640:	fb01 f303 	mul.w	r3, r1, r3
 8003644:	4413      	add	r3, r2
 8003646:	3342      	adds	r3, #66	; 0x42
 8003648:	2200      	movs	r2, #0
 800364a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800364c:	e073      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800364e:	78fb      	ldrb	r3, [r7, #3]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	212c      	movs	r1, #44	; 0x2c
 8003654:	fb01 f303 	mul.w	r3, r1, r3
 8003658:	4413      	add	r3, r2
 800365a:	3342      	adds	r3, #66	; 0x42
 800365c:	2202      	movs	r2, #2
 800365e:	701a      	strb	r2, [r3, #0]
      break;
 8003660:	e069      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003662:	78fb      	ldrb	r3, [r7, #3]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	212c      	movs	r1, #44	; 0x2c
 8003668:	fb01 f303 	mul.w	r3, r1, r3
 800366c:	4413      	add	r3, r2
 800366e:	3354      	adds	r3, #84	; 0x54
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d109      	bne.n	800368a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003676:	78fb      	ldrb	r3, [r7, #3]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	212c      	movs	r1, #44	; 0x2c
 800367c:	fb01 f303 	mul.w	r3, r1, r3
 8003680:	4413      	add	r3, r2
 8003682:	3342      	adds	r3, #66	; 0x42
 8003684:	2200      	movs	r2, #0
 8003686:	701a      	strb	r2, [r3, #0]
      break;
 8003688:	e055      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800368a:	78fb      	ldrb	r3, [r7, #3]
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	212c      	movs	r1, #44	; 0x2c
 8003690:	fb01 f303 	mul.w	r3, r1, r3
 8003694:	4413      	add	r3, r2
 8003696:	3342      	adds	r3, #66	; 0x42
 8003698:	2202      	movs	r2, #2
 800369a:	701a      	strb	r2, [r3, #0]
      break;
 800369c:	e04b      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800369e:	78bb      	ldrb	r3, [r7, #2]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d11d      	bne.n	80036e0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80036a4:	78fb      	ldrb	r3, [r7, #3]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	212c      	movs	r1, #44	; 0x2c
 80036aa:	fb01 f303 	mul.w	r3, r1, r3
 80036ae:	4413      	add	r3, r2
 80036b0:	3355      	adds	r3, #85	; 0x55
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d109      	bne.n	80036cc <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80036b8:	78fb      	ldrb	r3, [r7, #3]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	212c      	movs	r1, #44	; 0x2c
 80036be:	fb01 f303 	mul.w	r3, r1, r3
 80036c2:	4413      	add	r3, r2
 80036c4:	3342      	adds	r3, #66	; 0x42
 80036c6:	2200      	movs	r2, #0
 80036c8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80036ca:	e034      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80036cc:	78fb      	ldrb	r3, [r7, #3]
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	212c      	movs	r1, #44	; 0x2c
 80036d2:	fb01 f303 	mul.w	r3, r1, r3
 80036d6:	4413      	add	r3, r2
 80036d8:	3342      	adds	r3, #66	; 0x42
 80036da:	2202      	movs	r2, #2
 80036dc:	701a      	strb	r2, [r3, #0]
      break;
 80036de:	e02a      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80036e0:	78fb      	ldrb	r3, [r7, #3]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	212c      	movs	r1, #44	; 0x2c
 80036e6:	fb01 f303 	mul.w	r3, r1, r3
 80036ea:	4413      	add	r3, r2
 80036ec:	3354      	adds	r3, #84	; 0x54
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d109      	bne.n	8003708 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80036f4:	78fb      	ldrb	r3, [r7, #3]
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	212c      	movs	r1, #44	; 0x2c
 80036fa:	fb01 f303 	mul.w	r3, r1, r3
 80036fe:	4413      	add	r3, r2
 8003700:	3342      	adds	r3, #66	; 0x42
 8003702:	2200      	movs	r2, #0
 8003704:	701a      	strb	r2, [r3, #0]
      break;
 8003706:	e016      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003708:	78fb      	ldrb	r3, [r7, #3]
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	212c      	movs	r1, #44	; 0x2c
 800370e:	fb01 f303 	mul.w	r3, r1, r3
 8003712:	4413      	add	r3, r2
 8003714:	3342      	adds	r3, #66	; 0x42
 8003716:	2202      	movs	r2, #2
 8003718:	701a      	strb	r2, [r3, #0]
      break;
 800371a:	e00c      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800371c:	78fb      	ldrb	r3, [r7, #3]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	212c      	movs	r1, #44	; 0x2c
 8003722:	fb01 f303 	mul.w	r3, r1, r3
 8003726:	4413      	add	r3, r2
 8003728:	3342      	adds	r3, #66	; 0x42
 800372a:	2200      	movs	r2, #0
 800372c:	701a      	strb	r2, [r3, #0]
      break;
 800372e:	e002      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8003730:	bf00      	nop
 8003732:	e000      	b.n	8003736 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003734:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003736:	78fb      	ldrb	r3, [r7, #3]
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	212c      	movs	r1, #44	; 0x2c
 800373c:	fb01 f303 	mul.w	r3, r1, r3
 8003740:	4413      	add	r3, r2
 8003742:	3344      	adds	r3, #68	; 0x44
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003748:	78fb      	ldrb	r3, [r7, #3]
 800374a:	8b3a      	ldrh	r2, [r7, #24]
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	202c      	movs	r0, #44	; 0x2c
 8003750:	fb00 f303 	mul.w	r3, r0, r3
 8003754:	440b      	add	r3, r1
 8003756:	334c      	adds	r3, #76	; 0x4c
 8003758:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800375a:	78fb      	ldrb	r3, [r7, #3]
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	212c      	movs	r1, #44	; 0x2c
 8003760:	fb01 f303 	mul.w	r3, r1, r3
 8003764:	4413      	add	r3, r2
 8003766:	3360      	adds	r3, #96	; 0x60
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800376c:	78fb      	ldrb	r3, [r7, #3]
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	212c      	movs	r1, #44	; 0x2c
 8003772:	fb01 f303 	mul.w	r3, r1, r3
 8003776:	4413      	add	r3, r2
 8003778:	3350      	adds	r3, #80	; 0x50
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800377e:	78fb      	ldrb	r3, [r7, #3]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	212c      	movs	r1, #44	; 0x2c
 8003784:	fb01 f303 	mul.w	r3, r1, r3
 8003788:	4413      	add	r3, r2
 800378a:	3339      	adds	r3, #57	; 0x39
 800378c:	78fa      	ldrb	r2, [r7, #3]
 800378e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003790:	78fb      	ldrb	r3, [r7, #3]
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	212c      	movs	r1, #44	; 0x2c
 8003796:	fb01 f303 	mul.w	r3, r1, r3
 800379a:	4413      	add	r3, r2
 800379c:	3361      	adds	r3, #97	; 0x61
 800379e:	2200      	movs	r2, #0
 80037a0:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	78fb      	ldrb	r3, [r7, #3]
 80037a8:	222c      	movs	r2, #44	; 0x2c
 80037aa:	fb02 f303 	mul.w	r3, r2, r3
 80037ae:	3338      	adds	r3, #56	; 0x38
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	18d1      	adds	r1, r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	461a      	mov	r2, r3
 80037bc:	f004 fc88 	bl	80080d0 <USB_HC_StartXfer>
 80037c0:	4603      	mov	r3, r0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop

080037cc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f004 f989 	bl	8007afa <USB_GetMode>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	f040 80f6 	bne.w	80039dc <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f004 f96d 	bl	8007ad4 <USB_ReadInterrupts>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 80ec 	beq.w	80039da <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f004 f964 	bl	8007ad4 <USB_ReadInterrupts>
 800380c:	4603      	mov	r3, r0
 800380e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003812:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003816:	d104      	bne.n	8003822 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003820:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f004 f954 	bl	8007ad4 <USB_ReadInterrupts>
 800382c:	4603      	mov	r3, r0
 800382e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003832:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003836:	d104      	bne.n	8003842 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003840:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f004 f944 	bl	8007ad4 <USB_ReadInterrupts>
 800384c:	4603      	mov	r3, r0
 800384e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003852:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003856:	d104      	bne.n	8003862 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003860:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f004 f934 	bl	8007ad4 <USB_ReadInterrupts>
 800386c:	4603      	mov	r3, r0
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b02      	cmp	r3, #2
 8003874:	d103      	bne.n	800387e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2202      	movs	r2, #2
 800387c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f004 f926 	bl	8007ad4 <USB_ReadInterrupts>
 8003888:	4603      	mov	r3, r0
 800388a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800388e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003892:	d11c      	bne.n	80038ce <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800389c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10f      	bne.n	80038ce <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80038ae:	2110      	movs	r1, #16
 80038b0:	6938      	ldr	r0, [r7, #16]
 80038b2:	f004 f815 	bl	80078e0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80038b6:	6938      	ldr	r0, [r7, #16]
 80038b8:	f004 f846 	bl	8007948 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2101      	movs	r1, #1
 80038c2:	4618      	mov	r0, r3
 80038c4:	f004 fa1c 	bl	8007d00 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f006 ffe5 	bl	800a898 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f004 f8fe 	bl	8007ad4 <USB_ReadInterrupts>
 80038d8:	4603      	mov	r3, r0
 80038da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038e2:	d102      	bne.n	80038ea <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f001 f89e 	bl	8004a26 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f004 f8f0 	bl	8007ad4 <USB_ReadInterrupts>
 80038f4:	4603      	mov	r3, r0
 80038f6:	f003 0308 	and.w	r3, r3, #8
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d106      	bne.n	800390c <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f006 ffae 	bl	800a860 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2208      	movs	r2, #8
 800390a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f004 f8df 	bl	8007ad4 <USB_ReadInterrupts>
 8003916:	4603      	mov	r3, r0
 8003918:	f003 0310 	and.w	r3, r3, #16
 800391c:	2b10      	cmp	r3, #16
 800391e:	d101      	bne.n	8003924 <HAL_HCD_IRQHandler+0x158>
 8003920:	2301      	movs	r3, #1
 8003922:	e000      	b.n	8003926 <HAL_HCD_IRQHandler+0x15a>
 8003924:	2300      	movs	r3, #0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d012      	beq.n	8003950 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	699a      	ldr	r2, [r3, #24]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0210 	bic.w	r2, r2, #16
 8003938:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 ffa1 	bl	8004882 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699a      	ldr	r2, [r3, #24]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 0210 	orr.w	r2, r2, #16
 800394e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4618      	mov	r0, r3
 8003956:	f004 f8bd 	bl	8007ad4 <USB_ReadInterrupts>
 800395a:	4603      	mov	r3, r0
 800395c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003960:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003964:	d13a      	bne.n	80039dc <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4618      	mov	r0, r3
 800396c:	f004 fcf2 	bl	8008354 <USB_HC_ReadInterrupt>
 8003970:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
 8003976:	e025      	b.n	80039c4 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	68ba      	ldr	r2, [r7, #8]
 8003980:	fa22 f303 	lsr.w	r3, r2, r3
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d018      	beq.n	80039be <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	015a      	lsls	r2, r3, #5
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	4413      	add	r3, r2
 8003994:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800399e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039a2:	d106      	bne.n	80039b2 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	4619      	mov	r1, r3
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f8ab 	bl	8003b06 <HCD_HC_IN_IRQHandler>
 80039b0:	e005      	b.n	80039be <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	4619      	mov	r1, r3
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 fbf9 	bl	80041b0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	3301      	adds	r3, #1
 80039c2:	617b      	str	r3, [r7, #20]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d3d4      	bcc.n	8003978 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039d6:	615a      	str	r2, [r3, #20]
 80039d8:	e000      	b.n	80039dc <HAL_HCD_IRQHandler+0x210>
      return;
 80039da:	bf00      	nop
    }
  }
}
 80039dc:	3718      	adds	r7, #24
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b082      	sub	sp, #8
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <HAL_HCD_Start+0x16>
 80039f4:	2302      	movs	r3, #2
 80039f6:	e013      	b.n	8003a20 <HAL_HCD_Start+0x3e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2101      	movs	r1, #1
 8003a06:	4618      	mov	r0, r3
 8003a08:	f004 f9de 	bl	8007dc8 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f003 fef6 	bl	8007802 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d101      	bne.n	8003a3e <HAL_HCD_Stop+0x16>
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	e00d      	b.n	8003a5a <HAL_HCD_Stop+0x32>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f004 fdcc 	bl	80085e8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b082      	sub	sp, #8
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f004 f980 	bl	8007d74 <USB_ResetPort>
 8003a74:	4603      	mov	r3, r0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
 8003a86:	460b      	mov	r3, r1
 8003a88:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003a8a:	78fb      	ldrb	r3, [r7, #3]
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	212c      	movs	r1, #44	; 0x2c
 8003a90:	fb01 f303 	mul.w	r3, r1, r3
 8003a94:	4413      	add	r3, r2
 8003a96:	3360      	adds	r3, #96	; 0x60
 8003a98:	781b      	ldrb	r3, [r3, #0]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
 8003aae:	460b      	mov	r3, r1
 8003ab0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003ab2:	78fb      	ldrb	r3, [r7, #3]
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	212c      	movs	r1, #44	; 0x2c
 8003ab8:	fb01 f303 	mul.w	r3, r1, r3
 8003abc:	4413      	add	r3, r2
 8003abe:	3350      	adds	r3, #80	; 0x50
 8003ac0:	681b      	ldr	r3, [r3, #0]
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b082      	sub	sp, #8
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f004 f9c4 	bl	8007e68 <USB_GetCurrentFrame>
 8003ae0:	4603      	mov	r3, r0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b082      	sub	sp, #8
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f004 f99f 	bl	8007e3a <USB_GetHostSpeed>
 8003afc:	4603      	mov	r3, r0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b086      	sub	sp, #24
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
 8003b0e:	460b      	mov	r3, r1
 8003b10:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003b1c:	78fb      	ldrb	r3, [r7, #3]
 8003b1e:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	015a      	lsls	r2, r3, #5
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	4413      	add	r3, r2
 8003b28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d11a      	bne.n	8003b6c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	015a      	lsls	r2, r3, #5
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b42:	461a      	mov	r2, r3
 8003b44:	2304      	movs	r3, #4
 8003b46:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	212c      	movs	r1, #44	; 0x2c
 8003b4e:	fb01 f303 	mul.w	r3, r1, r3
 8003b52:	4413      	add	r3, r2
 8003b54:	3361      	adds	r3, #97	; 0x61
 8003b56:	2206      	movs	r2, #6
 8003b58:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	b2d2      	uxtb	r2, r2
 8003b62:	4611      	mov	r1, r2
 8003b64:	4618      	mov	r0, r3
 8003b66:	f004 fc06 	bl	8008376 <USB_HC_Halt>
 8003b6a:	e0af      	b.n	8003ccc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	015a      	lsls	r2, r3, #5
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	4413      	add	r3, r2
 8003b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b82:	d11b      	bne.n	8003bbc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	015a      	lsls	r2, r3, #5
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b90:	461a      	mov	r2, r3
 8003b92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b96:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	212c      	movs	r1, #44	; 0x2c
 8003b9e:	fb01 f303 	mul.w	r3, r1, r3
 8003ba2:	4413      	add	r3, r2
 8003ba4:	3361      	adds	r3, #97	; 0x61
 8003ba6:	2207      	movs	r2, #7
 8003ba8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	b2d2      	uxtb	r2, r2
 8003bb2:	4611      	mov	r1, r2
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f004 fbde 	bl	8008376 <USB_HC_Halt>
 8003bba:	e087      	b.n	8003ccc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	015a      	lsls	r2, r3, #5
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 0320 	and.w	r3, r3, #32
 8003bce:	2b20      	cmp	r3, #32
 8003bd0:	d109      	bne.n	8003be6 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	015a      	lsls	r2, r3, #5
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4413      	add	r3, r2
 8003bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bde:	461a      	mov	r2, r3
 8003be0:	2320      	movs	r3, #32
 8003be2:	6093      	str	r3, [r2, #8]
 8003be4:	e072      	b.n	8003ccc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	015a      	lsls	r2, r3, #5
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	4413      	add	r3, r2
 8003bee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 0308 	and.w	r3, r3, #8
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d11a      	bne.n	8003c32 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	015a      	lsls	r2, r3, #5
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	4413      	add	r3, r2
 8003c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c08:	461a      	mov	r2, r3
 8003c0a:	2308      	movs	r3, #8
 8003c0c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	212c      	movs	r1, #44	; 0x2c
 8003c14:	fb01 f303 	mul.w	r3, r1, r3
 8003c18:	4413      	add	r3, r2
 8003c1a:	3361      	adds	r3, #97	; 0x61
 8003c1c:	2205      	movs	r2, #5
 8003c1e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	b2d2      	uxtb	r2, r2
 8003c28:	4611      	mov	r1, r2
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f004 fba3 	bl	8008376 <USB_HC_Halt>
 8003c30:	e04c      	b.n	8003ccc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	015a      	lsls	r2, r3, #5
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	4413      	add	r3, r2
 8003c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c48:	d11b      	bne.n	8003c82 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	015a      	lsls	r2, r3, #5
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c56:	461a      	mov	r2, r3
 8003c58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c5c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	212c      	movs	r1, #44	; 0x2c
 8003c64:	fb01 f303 	mul.w	r3, r1, r3
 8003c68:	4413      	add	r3, r2
 8003c6a:	3361      	adds	r3, #97	; 0x61
 8003c6c:	2208      	movs	r2, #8
 8003c6e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	4611      	mov	r1, r2
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f004 fb7b 	bl	8008376 <USB_HC_Halt>
 8003c80:	e024      	b.n	8003ccc <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	015a      	lsls	r2, r3, #5
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	4413      	add	r3, r2
 8003c8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c94:	2b80      	cmp	r3, #128	; 0x80
 8003c96:	d119      	bne.n	8003ccc <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	015a      	lsls	r2, r3, #5
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	2380      	movs	r3, #128	; 0x80
 8003ca8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	212c      	movs	r1, #44	; 0x2c
 8003cb0:	fb01 f303 	mul.w	r3, r1, r3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	3361      	adds	r3, #97	; 0x61
 8003cb8:	2206      	movs	r2, #6
 8003cba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	b2d2      	uxtb	r2, r2
 8003cc4:	4611      	mov	r1, r2
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f004 fb55 	bl	8008376 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	015a      	lsls	r2, r3, #5
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ce2:	d112      	bne.n	8003d0a <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	b2d2      	uxtb	r2, r2
 8003cec:	4611      	mov	r1, r2
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f004 fb41 	bl	8008376 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	015a      	lsls	r2, r3, #5
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d00:	461a      	mov	r2, r3
 8003d02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d06:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003d08:	e24e      	b.n	80041a8 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	015a      	lsls	r2, r3, #5
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	4413      	add	r3, r2
 8003d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	f040 80df 	bne.w	8003ee0 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d019      	beq.n	8003d5e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	212c      	movs	r1, #44	; 0x2c
 8003d30:	fb01 f303 	mul.w	r3, r1, r3
 8003d34:	4413      	add	r3, r2
 8003d36:	3348      	adds	r3, #72	; 0x48
 8003d38:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	0159      	lsls	r1, r3, #5
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	440b      	add	r3, r1
 8003d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003d4c:	1ad2      	subs	r2, r2, r3
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	202c      	movs	r0, #44	; 0x2c
 8003d54:	fb00 f303 	mul.w	r3, r0, r3
 8003d58:	440b      	add	r3, r1
 8003d5a:	3350      	adds	r3, #80	; 0x50
 8003d5c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	212c      	movs	r1, #44	; 0x2c
 8003d64:	fb01 f303 	mul.w	r3, r1, r3
 8003d68:	4413      	add	r3, r2
 8003d6a:	3361      	adds	r3, #97	; 0x61
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	212c      	movs	r1, #44	; 0x2c
 8003d76:	fb01 f303 	mul.w	r3, r1, r3
 8003d7a:	4413      	add	r3, r2
 8003d7c:	335c      	adds	r3, #92	; 0x5c
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	015a      	lsls	r2, r3, #5
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	4413      	add	r3, r2
 8003d8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d8e:	461a      	mov	r2, r3
 8003d90:	2301      	movs	r3, #1
 8003d92:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	212c      	movs	r1, #44	; 0x2c
 8003d9a:	fb01 f303 	mul.w	r3, r1, r3
 8003d9e:	4413      	add	r3, r2
 8003da0:	333f      	adds	r3, #63	; 0x3f
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d009      	beq.n	8003dbc <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	212c      	movs	r1, #44	; 0x2c
 8003dae:	fb01 f303 	mul.w	r3, r1, r3
 8003db2:	4413      	add	r3, r2
 8003db4:	333f      	adds	r3, #63	; 0x3f
 8003db6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d111      	bne.n	8003de0 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	4611      	mov	r1, r2
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f004 fad5 	bl	8008376 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	015a      	lsls	r2, r3, #5
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dd8:	461a      	mov	r2, r3
 8003dda:	2310      	movs	r3, #16
 8003ddc:	6093      	str	r3, [r2, #8]
 8003dde:	e03a      	b.n	8003e56 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	212c      	movs	r1, #44	; 0x2c
 8003de6:	fb01 f303 	mul.w	r3, r1, r3
 8003dea:	4413      	add	r3, r2
 8003dec:	333f      	adds	r3, #63	; 0x3f
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	2b03      	cmp	r3, #3
 8003df2:	d009      	beq.n	8003e08 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	212c      	movs	r1, #44	; 0x2c
 8003dfa:	fb01 f303 	mul.w	r3, r1, r3
 8003dfe:	4413      	add	r3, r2
 8003e00:	333f      	adds	r3, #63	; 0x3f
 8003e02:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d126      	bne.n	8003e56 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	015a      	lsls	r2, r3, #5
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	4413      	add	r3, r2
 8003e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68fa      	ldr	r2, [r7, #12]
 8003e18:	0151      	lsls	r1, r2, #5
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	440a      	add	r2, r1
 8003e1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e22:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e26:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	212c      	movs	r1, #44	; 0x2c
 8003e2e:	fb01 f303 	mul.w	r3, r1, r3
 8003e32:	4413      	add	r3, r2
 8003e34:	3360      	adds	r3, #96	; 0x60
 8003e36:	2201      	movs	r2, #1
 8003e38:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	b2d9      	uxtb	r1, r3
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	202c      	movs	r0, #44	; 0x2c
 8003e44:	fb00 f303 	mul.w	r3, r0, r3
 8003e48:	4413      	add	r3, r2
 8003e4a:	3360      	adds	r3, #96	; 0x60
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	461a      	mov	r2, r3
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f006 fd2f 	bl	800a8b4 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d12b      	bne.n	8003eb6 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	212c      	movs	r1, #44	; 0x2c
 8003e64:	fb01 f303 	mul.w	r3, r1, r3
 8003e68:	4413      	add	r3, r2
 8003e6a:	3348      	adds	r3, #72	; 0x48
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	202c      	movs	r0, #44	; 0x2c
 8003e74:	fb00 f202 	mul.w	r2, r0, r2
 8003e78:	440a      	add	r2, r1
 8003e7a:	3240      	adds	r2, #64	; 0x40
 8003e7c:	8812      	ldrh	r2, [r2, #0]
 8003e7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	f000 818e 	beq.w	80041a8 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	212c      	movs	r1, #44	; 0x2c
 8003e92:	fb01 f303 	mul.w	r3, r1, r3
 8003e96:	4413      	add	r3, r2
 8003e98:	3354      	adds	r3, #84	; 0x54
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	f083 0301 	eor.w	r3, r3, #1
 8003ea0:	b2d8      	uxtb	r0, r3
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	212c      	movs	r1, #44	; 0x2c
 8003ea8:	fb01 f303 	mul.w	r3, r1, r3
 8003eac:	4413      	add	r3, r2
 8003eae:	3354      	adds	r3, #84	; 0x54
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	701a      	strb	r2, [r3, #0]
}
 8003eb4:	e178      	b.n	80041a8 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	212c      	movs	r1, #44	; 0x2c
 8003ebc:	fb01 f303 	mul.w	r3, r1, r3
 8003ec0:	4413      	add	r3, r2
 8003ec2:	3354      	adds	r3, #84	; 0x54
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	f083 0301 	eor.w	r3, r3, #1
 8003eca:	b2d8      	uxtb	r0, r3
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	212c      	movs	r1, #44	; 0x2c
 8003ed2:	fb01 f303 	mul.w	r3, r1, r3
 8003ed6:	4413      	add	r3, r2
 8003ed8:	3354      	adds	r3, #84	; 0x54
 8003eda:	4602      	mov	r2, r0
 8003edc:	701a      	strb	r2, [r3, #0]
}
 8003ede:	e163      	b.n	80041a8 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	015a      	lsls	r2, r3, #5
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	f040 80f6 	bne.w	80040e4 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	212c      	movs	r1, #44	; 0x2c
 8003efe:	fb01 f303 	mul.w	r3, r1, r3
 8003f02:	4413      	add	r3, r2
 8003f04:	3361      	adds	r3, #97	; 0x61
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d109      	bne.n	8003f20 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	212c      	movs	r1, #44	; 0x2c
 8003f12:	fb01 f303 	mul.w	r3, r1, r3
 8003f16:	4413      	add	r3, r2
 8003f18:	3360      	adds	r3, #96	; 0x60
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	701a      	strb	r2, [r3, #0]
 8003f1e:	e0c9      	b.n	80040b4 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	212c      	movs	r1, #44	; 0x2c
 8003f26:	fb01 f303 	mul.w	r3, r1, r3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	3361      	adds	r3, #97	; 0x61
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	2b05      	cmp	r3, #5
 8003f32:	d109      	bne.n	8003f48 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	212c      	movs	r1, #44	; 0x2c
 8003f3a:	fb01 f303 	mul.w	r3, r1, r3
 8003f3e:	4413      	add	r3, r2
 8003f40:	3360      	adds	r3, #96	; 0x60
 8003f42:	2205      	movs	r2, #5
 8003f44:	701a      	strb	r2, [r3, #0]
 8003f46:	e0b5      	b.n	80040b4 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	212c      	movs	r1, #44	; 0x2c
 8003f4e:	fb01 f303 	mul.w	r3, r1, r3
 8003f52:	4413      	add	r3, r2
 8003f54:	3361      	adds	r3, #97	; 0x61
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	2b06      	cmp	r3, #6
 8003f5a:	d009      	beq.n	8003f70 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	212c      	movs	r1, #44	; 0x2c
 8003f62:	fb01 f303 	mul.w	r3, r1, r3
 8003f66:	4413      	add	r3, r2
 8003f68:	3361      	adds	r3, #97	; 0x61
 8003f6a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d150      	bne.n	8004012 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	212c      	movs	r1, #44	; 0x2c
 8003f76:	fb01 f303 	mul.w	r3, r1, r3
 8003f7a:	4413      	add	r3, r2
 8003f7c:	335c      	adds	r3, #92	; 0x5c
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	1c5a      	adds	r2, r3, #1
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	202c      	movs	r0, #44	; 0x2c
 8003f88:	fb00 f303 	mul.w	r3, r0, r3
 8003f8c:	440b      	add	r3, r1
 8003f8e:	335c      	adds	r3, #92	; 0x5c
 8003f90:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	212c      	movs	r1, #44	; 0x2c
 8003f98:	fb01 f303 	mul.w	r3, r1, r3
 8003f9c:	4413      	add	r3, r2
 8003f9e:	335c      	adds	r3, #92	; 0x5c
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d912      	bls.n	8003fcc <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	212c      	movs	r1, #44	; 0x2c
 8003fac:	fb01 f303 	mul.w	r3, r1, r3
 8003fb0:	4413      	add	r3, r2
 8003fb2:	335c      	adds	r3, #92	; 0x5c
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	212c      	movs	r1, #44	; 0x2c
 8003fbe:	fb01 f303 	mul.w	r3, r1, r3
 8003fc2:	4413      	add	r3, r2
 8003fc4:	3360      	adds	r3, #96	; 0x60
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003fca:	e073      	b.n	80040b4 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	212c      	movs	r1, #44	; 0x2c
 8003fd2:	fb01 f303 	mul.w	r3, r1, r3
 8003fd6:	4413      	add	r3, r2
 8003fd8:	3360      	adds	r3, #96	; 0x60
 8003fda:	2202      	movs	r2, #2
 8003fdc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	015a      	lsls	r2, r3, #5
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003ff4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003ffc:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	015a      	lsls	r2, r3, #5
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	4413      	add	r3, r2
 8004006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800400a:	461a      	mov	r2, r3
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004010:	e050      	b.n	80040b4 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	212c      	movs	r1, #44	; 0x2c
 8004018:	fb01 f303 	mul.w	r3, r1, r3
 800401c:	4413      	add	r3, r2
 800401e:	3361      	adds	r3, #97	; 0x61
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	2b03      	cmp	r3, #3
 8004024:	d122      	bne.n	800406c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	212c      	movs	r1, #44	; 0x2c
 800402c:	fb01 f303 	mul.w	r3, r1, r3
 8004030:	4413      	add	r3, r2
 8004032:	3360      	adds	r3, #96	; 0x60
 8004034:	2202      	movs	r2, #2
 8004036:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	4413      	add	r3, r2
 8004040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800404e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004056:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	015a      	lsls	r2, r3, #5
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	4413      	add	r3, r2
 8004060:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004064:	461a      	mov	r2, r3
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	6013      	str	r3, [r2, #0]
 800406a:	e023      	b.n	80040b4 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	212c      	movs	r1, #44	; 0x2c
 8004072:	fb01 f303 	mul.w	r3, r1, r3
 8004076:	4413      	add	r3, r2
 8004078:	3361      	adds	r3, #97	; 0x61
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2b07      	cmp	r3, #7
 800407e:	d119      	bne.n	80040b4 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	212c      	movs	r1, #44	; 0x2c
 8004086:	fb01 f303 	mul.w	r3, r1, r3
 800408a:	4413      	add	r3, r2
 800408c:	335c      	adds	r3, #92	; 0x5c
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	6879      	ldr	r1, [r7, #4]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	202c      	movs	r0, #44	; 0x2c
 8004098:	fb00 f303 	mul.w	r3, r0, r3
 800409c:	440b      	add	r3, r1
 800409e:	335c      	adds	r3, #92	; 0x5c
 80040a0:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	212c      	movs	r1, #44	; 0x2c
 80040a8:	fb01 f303 	mul.w	r3, r1, r3
 80040ac:	4413      	add	r3, r2
 80040ae:	3360      	adds	r3, #96	; 0x60
 80040b0:	2204      	movs	r2, #4
 80040b2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	015a      	lsls	r2, r3, #5
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4413      	add	r3, r2
 80040bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040c0:	461a      	mov	r2, r3
 80040c2:	2302      	movs	r3, #2
 80040c4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	b2d9      	uxtb	r1, r3
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	202c      	movs	r0, #44	; 0x2c
 80040d0:	fb00 f303 	mul.w	r3, r0, r3
 80040d4:	4413      	add	r3, r2
 80040d6:	3360      	adds	r3, #96	; 0x60
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	461a      	mov	r2, r3
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f006 fbe9 	bl	800a8b4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80040e2:	e061      	b.n	80041a8 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	015a      	lsls	r2, r3, #5
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	4413      	add	r3, r2
 80040ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 0310 	and.w	r3, r3, #16
 80040f6:	2b10      	cmp	r3, #16
 80040f8:	d156      	bne.n	80041a8 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	212c      	movs	r1, #44	; 0x2c
 8004100:	fb01 f303 	mul.w	r3, r1, r3
 8004104:	4413      	add	r3, r2
 8004106:	333f      	adds	r3, #63	; 0x3f
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	2b03      	cmp	r3, #3
 800410c:	d111      	bne.n	8004132 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	212c      	movs	r1, #44	; 0x2c
 8004114:	fb01 f303 	mul.w	r3, r1, r3
 8004118:	4413      	add	r3, r2
 800411a:	335c      	adds	r3, #92	; 0x5c
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	4611      	mov	r1, r2
 800412a:	4618      	mov	r0, r3
 800412c:	f004 f923 	bl	8008376 <USB_HC_Halt>
 8004130:	e031      	b.n	8004196 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	212c      	movs	r1, #44	; 0x2c
 8004138:	fb01 f303 	mul.w	r3, r1, r3
 800413c:	4413      	add	r3, r2
 800413e:	333f      	adds	r3, #63	; 0x3f
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d009      	beq.n	800415a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	212c      	movs	r1, #44	; 0x2c
 800414c:	fb01 f303 	mul.w	r3, r1, r3
 8004150:	4413      	add	r3, r2
 8004152:	333f      	adds	r3, #63	; 0x3f
 8004154:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004156:	2b02      	cmp	r3, #2
 8004158:	d11d      	bne.n	8004196 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	212c      	movs	r1, #44	; 0x2c
 8004160:	fb01 f303 	mul.w	r3, r1, r3
 8004164:	4413      	add	r3, r2
 8004166:	335c      	adds	r3, #92	; 0x5c
 8004168:	2200      	movs	r2, #0
 800416a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d110      	bne.n	8004196 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	212c      	movs	r1, #44	; 0x2c
 800417a:	fb01 f303 	mul.w	r3, r1, r3
 800417e:	4413      	add	r3, r2
 8004180:	3361      	adds	r3, #97	; 0x61
 8004182:	2203      	movs	r2, #3
 8004184:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	b2d2      	uxtb	r2, r2
 800418e:	4611      	mov	r1, r2
 8004190:	4618      	mov	r0, r3
 8004192:	f004 f8f0 	bl	8008376 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	015a      	lsls	r2, r3, #5
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	4413      	add	r3, r2
 800419e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041a2:	461a      	mov	r2, r3
 80041a4:	2310      	movs	r3, #16
 80041a6:	6093      	str	r3, [r2, #8]
}
 80041a8:	bf00      	nop
 80041aa:	3718      	adds	r7, #24
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b088      	sub	sp, #32
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	460b      	mov	r3, r1
 80041ba:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80041c6:	78fb      	ldrb	r3, [r7, #3]
 80041c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	015a      	lsls	r2, r3, #5
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f003 0304 	and.w	r3, r3, #4
 80041dc:	2b04      	cmp	r3, #4
 80041de:	d11a      	bne.n	8004216 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	015a      	lsls	r2, r3, #5
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	4413      	add	r3, r2
 80041e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041ec:	461a      	mov	r2, r3
 80041ee:	2304      	movs	r3, #4
 80041f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	212c      	movs	r1, #44	; 0x2c
 80041f8:	fb01 f303 	mul.w	r3, r1, r3
 80041fc:	4413      	add	r3, r2
 80041fe:	3361      	adds	r3, #97	; 0x61
 8004200:	2206      	movs	r2, #6
 8004202:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	b2d2      	uxtb	r2, r2
 800420c:	4611      	mov	r1, r2
 800420e:	4618      	mov	r0, r3
 8004210:	f004 f8b1 	bl	8008376 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004214:	e331      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	015a      	lsls	r2, r3, #5
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	4413      	add	r3, r2
 800421e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f003 0320 	and.w	r3, r3, #32
 8004228:	2b20      	cmp	r3, #32
 800422a:	d12e      	bne.n	800428a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	015a      	lsls	r2, r3, #5
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	4413      	add	r3, r2
 8004234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004238:	461a      	mov	r2, r3
 800423a:	2320      	movs	r3, #32
 800423c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	212c      	movs	r1, #44	; 0x2c
 8004244:	fb01 f303 	mul.w	r3, r1, r3
 8004248:	4413      	add	r3, r2
 800424a:	333d      	adds	r3, #61	; 0x3d
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	2b01      	cmp	r3, #1
 8004250:	f040 8313 	bne.w	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	212c      	movs	r1, #44	; 0x2c
 800425a:	fb01 f303 	mul.w	r3, r1, r3
 800425e:	4413      	add	r3, r2
 8004260:	333d      	adds	r3, #61	; 0x3d
 8004262:	2200      	movs	r2, #0
 8004264:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	212c      	movs	r1, #44	; 0x2c
 800426c:	fb01 f303 	mul.w	r3, r1, r3
 8004270:	4413      	add	r3, r2
 8004272:	3360      	adds	r3, #96	; 0x60
 8004274:	2202      	movs	r2, #2
 8004276:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	b2d2      	uxtb	r2, r2
 8004280:	4611      	mov	r1, r2
 8004282:	4618      	mov	r0, r3
 8004284:	f004 f877 	bl	8008376 <USB_HC_Halt>
}
 8004288:	e2f7      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	015a      	lsls	r2, r3, #5
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	4413      	add	r3, r2
 8004292:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800429c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042a0:	d112      	bne.n	80042c8 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	015a      	lsls	r2, r3, #5
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	4413      	add	r3, r2
 80042aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042ae:	461a      	mov	r2, r3
 80042b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042b4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	b2d2      	uxtb	r2, r2
 80042be:	4611      	mov	r1, r2
 80042c0:	4618      	mov	r0, r3
 80042c2:	f004 f858 	bl	8008376 <USB_HC_Halt>
}
 80042c6:	e2d8      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	015a      	lsls	r2, r3, #5
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	4413      	add	r3, r2
 80042d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d140      	bne.n	8004360 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	212c      	movs	r1, #44	; 0x2c
 80042e4:	fb01 f303 	mul.w	r3, r1, r3
 80042e8:	4413      	add	r3, r2
 80042ea:	335c      	adds	r3, #92	; 0x5c
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	015a      	lsls	r2, r3, #5
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	4413      	add	r3, r2
 80042f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004302:	2b40      	cmp	r3, #64	; 0x40
 8004304:	d111      	bne.n	800432a <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	212c      	movs	r1, #44	; 0x2c
 800430c:	fb01 f303 	mul.w	r3, r1, r3
 8004310:	4413      	add	r3, r2
 8004312:	333d      	adds	r3, #61	; 0x3d
 8004314:	2201      	movs	r2, #1
 8004316:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	015a      	lsls	r2, r3, #5
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	4413      	add	r3, r2
 8004320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004324:	461a      	mov	r2, r3
 8004326:	2340      	movs	r3, #64	; 0x40
 8004328:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	015a      	lsls	r2, r3, #5
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	4413      	add	r3, r2
 8004332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004336:	461a      	mov	r2, r3
 8004338:	2301      	movs	r3, #1
 800433a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	212c      	movs	r1, #44	; 0x2c
 8004342:	fb01 f303 	mul.w	r3, r1, r3
 8004346:	4413      	add	r3, r2
 8004348:	3361      	adds	r3, #97	; 0x61
 800434a:	2201      	movs	r2, #1
 800434c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	b2d2      	uxtb	r2, r2
 8004356:	4611      	mov	r1, r2
 8004358:	4618      	mov	r0, r3
 800435a:	f004 f80c 	bl	8008376 <USB_HC_Halt>
}
 800435e:	e28c      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	015a      	lsls	r2, r3, #5
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	4413      	add	r3, r2
 8004368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004372:	2b40      	cmp	r3, #64	; 0x40
 8004374:	d12c      	bne.n	80043d0 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	212c      	movs	r1, #44	; 0x2c
 800437c:	fb01 f303 	mul.w	r3, r1, r3
 8004380:	4413      	add	r3, r2
 8004382:	3361      	adds	r3, #97	; 0x61
 8004384:	2204      	movs	r2, #4
 8004386:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	212c      	movs	r1, #44	; 0x2c
 800438e:	fb01 f303 	mul.w	r3, r1, r3
 8004392:	4413      	add	r3, r2
 8004394:	333d      	adds	r3, #61	; 0x3d
 8004396:	2201      	movs	r2, #1
 8004398:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	212c      	movs	r1, #44	; 0x2c
 80043a0:	fb01 f303 	mul.w	r3, r1, r3
 80043a4:	4413      	add	r3, r2
 80043a6:	335c      	adds	r3, #92	; 0x5c
 80043a8:	2200      	movs	r2, #0
 80043aa:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	697a      	ldr	r2, [r7, #20]
 80043b2:	b2d2      	uxtb	r2, r2
 80043b4:	4611      	mov	r1, r2
 80043b6:	4618      	mov	r0, r3
 80043b8:	f003 ffdd 	bl	8008376 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	015a      	lsls	r2, r3, #5
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	4413      	add	r3, r2
 80043c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043c8:	461a      	mov	r2, r3
 80043ca:	2340      	movs	r3, #64	; 0x40
 80043cc:	6093      	str	r3, [r2, #8]
}
 80043ce:	e254      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	015a      	lsls	r2, r3, #5
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	4413      	add	r3, r2
 80043d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b08      	cmp	r3, #8
 80043e4:	d11a      	bne.n	800441c <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	015a      	lsls	r2, r3, #5
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	4413      	add	r3, r2
 80043ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043f2:	461a      	mov	r2, r3
 80043f4:	2308      	movs	r3, #8
 80043f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	212c      	movs	r1, #44	; 0x2c
 80043fe:	fb01 f303 	mul.w	r3, r1, r3
 8004402:	4413      	add	r3, r2
 8004404:	3361      	adds	r3, #97	; 0x61
 8004406:	2205      	movs	r2, #5
 8004408:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	b2d2      	uxtb	r2, r2
 8004412:	4611      	mov	r1, r2
 8004414:	4618      	mov	r0, r3
 8004416:	f003 ffae 	bl	8008376 <USB_HC_Halt>
}
 800441a:	e22e      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	015a      	lsls	r2, r3, #5
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	4413      	add	r3, r2
 8004424:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f003 0310 	and.w	r3, r3, #16
 800442e:	2b10      	cmp	r3, #16
 8004430:	d140      	bne.n	80044b4 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	212c      	movs	r1, #44	; 0x2c
 8004438:	fb01 f303 	mul.w	r3, r1, r3
 800443c:	4413      	add	r3, r2
 800443e:	335c      	adds	r3, #92	; 0x5c
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	212c      	movs	r1, #44	; 0x2c
 800444a:	fb01 f303 	mul.w	r3, r1, r3
 800444e:	4413      	add	r3, r2
 8004450:	3361      	adds	r3, #97	; 0x61
 8004452:	2203      	movs	r2, #3
 8004454:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	212c      	movs	r1, #44	; 0x2c
 800445c:	fb01 f303 	mul.w	r3, r1, r3
 8004460:	4413      	add	r3, r2
 8004462:	333d      	adds	r3, #61	; 0x3d
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d112      	bne.n	8004490 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	212c      	movs	r1, #44	; 0x2c
 8004470:	fb01 f303 	mul.w	r3, r1, r3
 8004474:	4413      	add	r3, r2
 8004476:	333c      	adds	r3, #60	; 0x3c
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d108      	bne.n	8004490 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	212c      	movs	r1, #44	; 0x2c
 8004484:	fb01 f303 	mul.w	r3, r1, r3
 8004488:	4413      	add	r3, r2
 800448a:	333d      	adds	r3, #61	; 0x3d
 800448c:	2201      	movs	r2, #1
 800448e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	b2d2      	uxtb	r2, r2
 8004498:	4611      	mov	r1, r2
 800449a:	4618      	mov	r0, r3
 800449c:	f003 ff6b 	bl	8008376 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	015a      	lsls	r2, r3, #5
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	4413      	add	r3, r2
 80044a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044ac:	461a      	mov	r2, r3
 80044ae:	2310      	movs	r3, #16
 80044b0:	6093      	str	r3, [r2, #8]
}
 80044b2:	e1e2      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	015a      	lsls	r2, r3, #5
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	4413      	add	r3, r2
 80044bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044c6:	2b80      	cmp	r3, #128	; 0x80
 80044c8:	d164      	bne.n	8004594 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d111      	bne.n	80044f6 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	212c      	movs	r1, #44	; 0x2c
 80044d8:	fb01 f303 	mul.w	r3, r1, r3
 80044dc:	4413      	add	r3, r2
 80044de:	3361      	adds	r3, #97	; 0x61
 80044e0:	2206      	movs	r2, #6
 80044e2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	4611      	mov	r1, r2
 80044ee:	4618      	mov	r0, r3
 80044f0:	f003 ff41 	bl	8008376 <USB_HC_Halt>
 80044f4:	e044      	b.n	8004580 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	212c      	movs	r1, #44	; 0x2c
 80044fc:	fb01 f303 	mul.w	r3, r1, r3
 8004500:	4413      	add	r3, r2
 8004502:	335c      	adds	r3, #92	; 0x5c
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	1c5a      	adds	r2, r3, #1
 8004508:	6879      	ldr	r1, [r7, #4]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	202c      	movs	r0, #44	; 0x2c
 800450e:	fb00 f303 	mul.w	r3, r0, r3
 8004512:	440b      	add	r3, r1
 8004514:	335c      	adds	r3, #92	; 0x5c
 8004516:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	212c      	movs	r1, #44	; 0x2c
 800451e:	fb01 f303 	mul.w	r3, r1, r3
 8004522:	4413      	add	r3, r2
 8004524:	335c      	adds	r3, #92	; 0x5c
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2b02      	cmp	r3, #2
 800452a:	d920      	bls.n	800456e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	212c      	movs	r1, #44	; 0x2c
 8004532:	fb01 f303 	mul.w	r3, r1, r3
 8004536:	4413      	add	r3, r2
 8004538:	335c      	adds	r3, #92	; 0x5c
 800453a:	2200      	movs	r2, #0
 800453c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	212c      	movs	r1, #44	; 0x2c
 8004544:	fb01 f303 	mul.w	r3, r1, r3
 8004548:	4413      	add	r3, r2
 800454a:	3360      	adds	r3, #96	; 0x60
 800454c:	2204      	movs	r2, #4
 800454e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	b2d9      	uxtb	r1, r3
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	202c      	movs	r0, #44	; 0x2c
 800455a:	fb00 f303 	mul.w	r3, r0, r3
 800455e:	4413      	add	r3, r2
 8004560:	3360      	adds	r3, #96	; 0x60
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	461a      	mov	r2, r3
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f006 f9a4 	bl	800a8b4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800456c:	e008      	b.n	8004580 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	212c      	movs	r1, #44	; 0x2c
 8004574:	fb01 f303 	mul.w	r3, r1, r3
 8004578:	4413      	add	r3, r2
 800457a:	3360      	adds	r3, #96	; 0x60
 800457c:	2202      	movs	r2, #2
 800457e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	015a      	lsls	r2, r3, #5
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	4413      	add	r3, r2
 8004588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800458c:	461a      	mov	r2, r3
 800458e:	2380      	movs	r3, #128	; 0x80
 8004590:	6093      	str	r3, [r2, #8]
}
 8004592:	e172      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	015a      	lsls	r2, r3, #5
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	4413      	add	r3, r2
 800459c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045aa:	d11b      	bne.n	80045e4 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	212c      	movs	r1, #44	; 0x2c
 80045b2:	fb01 f303 	mul.w	r3, r1, r3
 80045b6:	4413      	add	r3, r2
 80045b8:	3361      	adds	r3, #97	; 0x61
 80045ba:	2208      	movs	r2, #8
 80045bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	b2d2      	uxtb	r2, r2
 80045c6:	4611      	mov	r1, r2
 80045c8:	4618      	mov	r0, r3
 80045ca:	f003 fed4 	bl	8008376 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	015a      	lsls	r2, r3, #5
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	4413      	add	r3, r2
 80045d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045da:	461a      	mov	r2, r3
 80045dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045e0:	6093      	str	r3, [r2, #8]
}
 80045e2:	e14a      	b.n	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	f040 813f 	bne.w	800487a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	212c      	movs	r1, #44	; 0x2c
 8004602:	fb01 f303 	mul.w	r3, r1, r3
 8004606:	4413      	add	r3, r2
 8004608:	3361      	adds	r3, #97	; 0x61
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d17d      	bne.n	800470c <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	212c      	movs	r1, #44	; 0x2c
 8004616:	fb01 f303 	mul.w	r3, r1, r3
 800461a:	4413      	add	r3, r2
 800461c:	3360      	adds	r3, #96	; 0x60
 800461e:	2201      	movs	r2, #1
 8004620:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	212c      	movs	r1, #44	; 0x2c
 8004628:	fb01 f303 	mul.w	r3, r1, r3
 800462c:	4413      	add	r3, r2
 800462e:	333f      	adds	r3, #63	; 0x3f
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d00a      	beq.n	800464c <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	212c      	movs	r1, #44	; 0x2c
 800463c:	fb01 f303 	mul.w	r3, r1, r3
 8004640:	4413      	add	r3, r2
 8004642:	333f      	adds	r3, #63	; 0x3f
 8004644:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004646:	2b03      	cmp	r3, #3
 8004648:	f040 8100 	bne.w	800484c <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d113      	bne.n	800467c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	212c      	movs	r1, #44	; 0x2c
 800465a:	fb01 f303 	mul.w	r3, r1, r3
 800465e:	4413      	add	r3, r2
 8004660:	3355      	adds	r3, #85	; 0x55
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	f083 0301 	eor.w	r3, r3, #1
 8004668:	b2d8      	uxtb	r0, r3
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	212c      	movs	r1, #44	; 0x2c
 8004670:	fb01 f303 	mul.w	r3, r1, r3
 8004674:	4413      	add	r3, r2
 8004676:	3355      	adds	r3, #85	; 0x55
 8004678:	4602      	mov	r2, r0
 800467a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	2b01      	cmp	r3, #1
 8004682:	f040 80e3 	bne.w	800484c <HCD_HC_OUT_IRQHandler+0x69c>
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	212c      	movs	r1, #44	; 0x2c
 800468c:	fb01 f303 	mul.w	r3, r1, r3
 8004690:	4413      	add	r3, r2
 8004692:	334c      	adds	r3, #76	; 0x4c
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2b00      	cmp	r3, #0
 8004698:	f000 80d8 	beq.w	800484c <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	212c      	movs	r1, #44	; 0x2c
 80046a2:	fb01 f303 	mul.w	r3, r1, r3
 80046a6:	4413      	add	r3, r2
 80046a8:	334c      	adds	r3, #76	; 0x4c
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6879      	ldr	r1, [r7, #4]
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	202c      	movs	r0, #44	; 0x2c
 80046b2:	fb00 f202 	mul.w	r2, r0, r2
 80046b6:	440a      	add	r2, r1
 80046b8:	3240      	adds	r2, #64	; 0x40
 80046ba:	8812      	ldrh	r2, [r2, #0]
 80046bc:	4413      	add	r3, r2
 80046be:	3b01      	subs	r3, #1
 80046c0:	6879      	ldr	r1, [r7, #4]
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	202c      	movs	r0, #44	; 0x2c
 80046c6:	fb00 f202 	mul.w	r2, r0, r2
 80046ca:	440a      	add	r2, r1
 80046cc:	3240      	adds	r2, #64	; 0x40
 80046ce:	8812      	ldrh	r2, [r2, #0]
 80046d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80046d4:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 80b5 	beq.w	800484c <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	212c      	movs	r1, #44	; 0x2c
 80046e8:	fb01 f303 	mul.w	r3, r1, r3
 80046ec:	4413      	add	r3, r2
 80046ee:	3355      	adds	r3, #85	; 0x55
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	f083 0301 	eor.w	r3, r3, #1
 80046f6:	b2d8      	uxtb	r0, r3
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	212c      	movs	r1, #44	; 0x2c
 80046fe:	fb01 f303 	mul.w	r3, r1, r3
 8004702:	4413      	add	r3, r2
 8004704:	3355      	adds	r3, #85	; 0x55
 8004706:	4602      	mov	r2, r0
 8004708:	701a      	strb	r2, [r3, #0]
 800470a:	e09f      	b.n	800484c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	212c      	movs	r1, #44	; 0x2c
 8004712:	fb01 f303 	mul.w	r3, r1, r3
 8004716:	4413      	add	r3, r2
 8004718:	3361      	adds	r3, #97	; 0x61
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	2b03      	cmp	r3, #3
 800471e:	d109      	bne.n	8004734 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	212c      	movs	r1, #44	; 0x2c
 8004726:	fb01 f303 	mul.w	r3, r1, r3
 800472a:	4413      	add	r3, r2
 800472c:	3360      	adds	r3, #96	; 0x60
 800472e:	2202      	movs	r2, #2
 8004730:	701a      	strb	r2, [r3, #0]
 8004732:	e08b      	b.n	800484c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	212c      	movs	r1, #44	; 0x2c
 800473a:	fb01 f303 	mul.w	r3, r1, r3
 800473e:	4413      	add	r3, r2
 8004740:	3361      	adds	r3, #97	; 0x61
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b04      	cmp	r3, #4
 8004746:	d109      	bne.n	800475c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	212c      	movs	r1, #44	; 0x2c
 800474e:	fb01 f303 	mul.w	r3, r1, r3
 8004752:	4413      	add	r3, r2
 8004754:	3360      	adds	r3, #96	; 0x60
 8004756:	2202      	movs	r2, #2
 8004758:	701a      	strb	r2, [r3, #0]
 800475a:	e077      	b.n	800484c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	212c      	movs	r1, #44	; 0x2c
 8004762:	fb01 f303 	mul.w	r3, r1, r3
 8004766:	4413      	add	r3, r2
 8004768:	3361      	adds	r3, #97	; 0x61
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	2b05      	cmp	r3, #5
 800476e:	d109      	bne.n	8004784 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	212c      	movs	r1, #44	; 0x2c
 8004776:	fb01 f303 	mul.w	r3, r1, r3
 800477a:	4413      	add	r3, r2
 800477c:	3360      	adds	r3, #96	; 0x60
 800477e:	2205      	movs	r2, #5
 8004780:	701a      	strb	r2, [r3, #0]
 8004782:	e063      	b.n	800484c <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	212c      	movs	r1, #44	; 0x2c
 800478a:	fb01 f303 	mul.w	r3, r1, r3
 800478e:	4413      	add	r3, r2
 8004790:	3361      	adds	r3, #97	; 0x61
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	2b06      	cmp	r3, #6
 8004796:	d009      	beq.n	80047ac <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	212c      	movs	r1, #44	; 0x2c
 800479e:	fb01 f303 	mul.w	r3, r1, r3
 80047a2:	4413      	add	r3, r2
 80047a4:	3361      	adds	r3, #97	; 0x61
 80047a6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80047a8:	2b08      	cmp	r3, #8
 80047aa:	d14f      	bne.n	800484c <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	212c      	movs	r1, #44	; 0x2c
 80047b2:	fb01 f303 	mul.w	r3, r1, r3
 80047b6:	4413      	add	r3, r2
 80047b8:	335c      	adds	r3, #92	; 0x5c
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	6879      	ldr	r1, [r7, #4]
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	202c      	movs	r0, #44	; 0x2c
 80047c4:	fb00 f303 	mul.w	r3, r0, r3
 80047c8:	440b      	add	r3, r1
 80047ca:	335c      	adds	r3, #92	; 0x5c
 80047cc:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	212c      	movs	r1, #44	; 0x2c
 80047d4:	fb01 f303 	mul.w	r3, r1, r3
 80047d8:	4413      	add	r3, r2
 80047da:	335c      	adds	r3, #92	; 0x5c
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d912      	bls.n	8004808 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	212c      	movs	r1, #44	; 0x2c
 80047e8:	fb01 f303 	mul.w	r3, r1, r3
 80047ec:	4413      	add	r3, r2
 80047ee:	335c      	adds	r3, #92	; 0x5c
 80047f0:	2200      	movs	r2, #0
 80047f2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	212c      	movs	r1, #44	; 0x2c
 80047fa:	fb01 f303 	mul.w	r3, r1, r3
 80047fe:	4413      	add	r3, r2
 8004800:	3360      	adds	r3, #96	; 0x60
 8004802:	2204      	movs	r2, #4
 8004804:	701a      	strb	r2, [r3, #0]
 8004806:	e021      	b.n	800484c <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	212c      	movs	r1, #44	; 0x2c
 800480e:	fb01 f303 	mul.w	r3, r1, r3
 8004812:	4413      	add	r3, r2
 8004814:	3360      	adds	r3, #96	; 0x60
 8004816:	2202      	movs	r2, #2
 8004818:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	015a      	lsls	r2, r3, #5
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	4413      	add	r3, r2
 8004822:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004830:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004838:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	015a      	lsls	r2, r3, #5
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	4413      	add	r3, r2
 8004842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004846:	461a      	mov	r2, r3
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	015a      	lsls	r2, r3, #5
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	4413      	add	r3, r2
 8004854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004858:	461a      	mov	r2, r3
 800485a:	2302      	movs	r3, #2
 800485c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	b2d9      	uxtb	r1, r3
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	202c      	movs	r0, #44	; 0x2c
 8004868:	fb00 f303 	mul.w	r3, r0, r3
 800486c:	4413      	add	r3, r2
 800486e:	3360      	adds	r3, #96	; 0x60
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	461a      	mov	r2, r3
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f006 f81d 	bl	800a8b4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800487a:	bf00      	nop
 800487c:	3720      	adds	r7, #32
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}

08004882 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004882:	b580      	push	{r7, lr}
 8004884:	b08a      	sub	sp, #40	; 0x28
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004892:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6a1b      	ldr	r3, [r3, #32]
 800489a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f003 030f 	and.w	r3, r3, #15
 80048a2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	0c5b      	lsrs	r3, r3, #17
 80048a8:	f003 030f 	and.w	r3, r3, #15
 80048ac:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	091b      	lsrs	r3, r3, #4
 80048b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048b6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d004      	beq.n	80048c8 <HCD_RXQLVL_IRQHandler+0x46>
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	2b05      	cmp	r3, #5
 80048c2:	f000 80a9 	beq.w	8004a18 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80048c6:	e0aa      	b.n	8004a1e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 80a6 	beq.w	8004a1c <HCD_RXQLVL_IRQHandler+0x19a>
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	212c      	movs	r1, #44	; 0x2c
 80048d6:	fb01 f303 	mul.w	r3, r1, r3
 80048da:	4413      	add	r3, r2
 80048dc:	3344      	adds	r3, #68	; 0x44
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f000 809b 	beq.w	8004a1c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	212c      	movs	r1, #44	; 0x2c
 80048ec:	fb01 f303 	mul.w	r3, r1, r3
 80048f0:	4413      	add	r3, r2
 80048f2:	3350      	adds	r3, #80	; 0x50
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	441a      	add	r2, r3
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	202c      	movs	r0, #44	; 0x2c
 8004900:	fb00 f303 	mul.w	r3, r0, r3
 8004904:	440b      	add	r3, r1
 8004906:	334c      	adds	r3, #76	; 0x4c
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	429a      	cmp	r2, r3
 800490c:	d87a      	bhi.n	8004a04 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	212c      	movs	r1, #44	; 0x2c
 8004918:	fb01 f303 	mul.w	r3, r1, r3
 800491c:	4413      	add	r3, r2
 800491e:	3344      	adds	r3, #68	; 0x44
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	b292      	uxth	r2, r2
 8004926:	4619      	mov	r1, r3
 8004928:	f003 f87c 	bl	8007a24 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	212c      	movs	r1, #44	; 0x2c
 8004932:	fb01 f303 	mul.w	r3, r1, r3
 8004936:	4413      	add	r3, r2
 8004938:	3344      	adds	r3, #68	; 0x44
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	441a      	add	r2, r3
 8004940:	6879      	ldr	r1, [r7, #4]
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	202c      	movs	r0, #44	; 0x2c
 8004946:	fb00 f303 	mul.w	r3, r0, r3
 800494a:	440b      	add	r3, r1
 800494c:	3344      	adds	r3, #68	; 0x44
 800494e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	212c      	movs	r1, #44	; 0x2c
 8004956:	fb01 f303 	mul.w	r3, r1, r3
 800495a:	4413      	add	r3, r2
 800495c:	3350      	adds	r3, #80	; 0x50
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	441a      	add	r2, r3
 8004964:	6879      	ldr	r1, [r7, #4]
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	202c      	movs	r0, #44	; 0x2c
 800496a:	fb00 f303 	mul.w	r3, r0, r3
 800496e:	440b      	add	r3, r1
 8004970:	3350      	adds	r3, #80	; 0x50
 8004972:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	015a      	lsls	r2, r3, #5
 8004978:	6a3b      	ldr	r3, [r7, #32]
 800497a:	4413      	add	r3, r2
 800497c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	0cdb      	lsrs	r3, r3, #19
 8004984:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004988:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	212c      	movs	r1, #44	; 0x2c
 8004990:	fb01 f303 	mul.w	r3, r1, r3
 8004994:	4413      	add	r3, r2
 8004996:	3340      	adds	r3, #64	; 0x40
 8004998:	881b      	ldrh	r3, [r3, #0]
 800499a:	461a      	mov	r2, r3
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	4293      	cmp	r3, r2
 80049a0:	d13c      	bne.n	8004a1c <HCD_RXQLVL_IRQHandler+0x19a>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d039      	beq.n	8004a1c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80049be:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80049c6:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	015a      	lsls	r2, r3, #5
 80049cc:	6a3b      	ldr	r3, [r7, #32]
 80049ce:	4413      	add	r3, r2
 80049d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049d4:	461a      	mov	r2, r3
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	212c      	movs	r1, #44	; 0x2c
 80049e0:	fb01 f303 	mul.w	r3, r1, r3
 80049e4:	4413      	add	r3, r2
 80049e6:	3354      	adds	r3, #84	; 0x54
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	f083 0301 	eor.w	r3, r3, #1
 80049ee:	b2d8      	uxtb	r0, r3
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	212c      	movs	r1, #44	; 0x2c
 80049f6:	fb01 f303 	mul.w	r3, r1, r3
 80049fa:	4413      	add	r3, r2
 80049fc:	3354      	adds	r3, #84	; 0x54
 80049fe:	4602      	mov	r2, r0
 8004a00:	701a      	strb	r2, [r3, #0]
      break;
 8004a02:	e00b      	b.n	8004a1c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	212c      	movs	r1, #44	; 0x2c
 8004a0a:	fb01 f303 	mul.w	r3, r1, r3
 8004a0e:	4413      	add	r3, r2
 8004a10:	3360      	adds	r3, #96	; 0x60
 8004a12:	2204      	movs	r2, #4
 8004a14:	701a      	strb	r2, [r3, #0]
      break;
 8004a16:	e001      	b.n	8004a1c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004a18:	bf00      	nop
 8004a1a:	e000      	b.n	8004a1e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004a1c:	bf00      	nop
  }
}
 8004a1e:	bf00      	nop
 8004a20:	3728      	adds	r7, #40	; 0x28
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b086      	sub	sp, #24
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004a52:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d10b      	bne.n	8004a76 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d102      	bne.n	8004a6e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f005 ff07 	bl	800a87c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	f043 0302 	orr.w	r3, r3, #2
 8004a74:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f003 0308 	and.w	r3, r3, #8
 8004a7c:	2b08      	cmp	r3, #8
 8004a7e:	d132      	bne.n	8004ae6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	f043 0308 	orr.w	r3, r3, #8
 8004a86:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f003 0304 	and.w	r3, r3, #4
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d126      	bne.n	8004ae0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d113      	bne.n	8004ac2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004aa0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004aa4:	d106      	bne.n	8004ab4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2102      	movs	r1, #2
 8004aac:	4618      	mov	r0, r3
 8004aae:	f003 f927 	bl	8007d00 <USB_InitFSLSPClkSel>
 8004ab2:	e011      	b.n	8004ad8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2101      	movs	r1, #1
 8004aba:	4618      	mov	r0, r3
 8004abc:	f003 f920 	bl	8007d00 <USB_InitFSLSPClkSel>
 8004ac0:	e00a      	b.n	8004ad8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d106      	bne.n	8004ad8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004ad6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f005 fef9 	bl	800a8d0 <HAL_HCD_PortEnabled_Callback>
 8004ade:	e002      	b.n	8004ae6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f005 ff03 	bl	800a8ec <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f003 0320 	and.w	r3, r3, #32
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d103      	bne.n	8004af8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f043 0320 	orr.w	r3, r3, #32
 8004af6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004afe:	461a      	mov	r2, r3
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	6013      	str	r3, [r2, #0]
}
 8004b04:	bf00      	nop
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e12b      	b.n	8004d76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d106      	bne.n	8004b38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f7fc feba 	bl	80018ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2224      	movs	r2, #36	; 0x24
 8004b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0201 	bic.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b70:	f001 f964 	bl	8005e3c <HAL_RCC_GetPCLK1Freq>
 8004b74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	4a81      	ldr	r2, [pc, #516]	; (8004d80 <HAL_I2C_Init+0x274>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d807      	bhi.n	8004b90 <HAL_I2C_Init+0x84>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4a80      	ldr	r2, [pc, #512]	; (8004d84 <HAL_I2C_Init+0x278>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	bf94      	ite	ls
 8004b88:	2301      	movls	r3, #1
 8004b8a:	2300      	movhi	r3, #0
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	e006      	b.n	8004b9e <HAL_I2C_Init+0x92>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	4a7d      	ldr	r2, [pc, #500]	; (8004d88 <HAL_I2C_Init+0x27c>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	bf94      	ite	ls
 8004b98:	2301      	movls	r3, #1
 8004b9a:	2300      	movhi	r3, #0
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d001      	beq.n	8004ba6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e0e7      	b.n	8004d76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4a78      	ldr	r2, [pc, #480]	; (8004d8c <HAL_I2C_Init+0x280>)
 8004baa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bae:	0c9b      	lsrs	r3, r3, #18
 8004bb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68ba      	ldr	r2, [r7, #8]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	4a6a      	ldr	r2, [pc, #424]	; (8004d80 <HAL_I2C_Init+0x274>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d802      	bhi.n	8004be0 <HAL_I2C_Init+0xd4>
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	e009      	b.n	8004bf4 <HAL_I2C_Init+0xe8>
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004be6:	fb02 f303 	mul.w	r3, r2, r3
 8004bea:	4a69      	ldr	r2, [pc, #420]	; (8004d90 <HAL_I2C_Init+0x284>)
 8004bec:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf0:	099b      	lsrs	r3, r3, #6
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	6812      	ldr	r2, [r2, #0]
 8004bf8:	430b      	orrs	r3, r1
 8004bfa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	69db      	ldr	r3, [r3, #28]
 8004c02:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004c06:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	495c      	ldr	r1, [pc, #368]	; (8004d80 <HAL_I2C_Init+0x274>)
 8004c10:	428b      	cmp	r3, r1
 8004c12:	d819      	bhi.n	8004c48 <HAL_I2C_Init+0x13c>
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1e59      	subs	r1, r3, #1
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c22:	1c59      	adds	r1, r3, #1
 8004c24:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c28:	400b      	ands	r3, r1
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <HAL_I2C_Init+0x138>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	1e59      	subs	r1, r3, #1
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c42:	e051      	b.n	8004ce8 <HAL_I2C_Init+0x1dc>
 8004c44:	2304      	movs	r3, #4
 8004c46:	e04f      	b.n	8004ce8 <HAL_I2C_Init+0x1dc>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d111      	bne.n	8004c74 <HAL_I2C_Init+0x168>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	1e58      	subs	r0, r3, #1
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6859      	ldr	r1, [r3, #4]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	440b      	add	r3, r1
 8004c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c62:	3301      	adds	r3, #1
 8004c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	bf0c      	ite	eq
 8004c6c:	2301      	moveq	r3, #1
 8004c6e:	2300      	movne	r3, #0
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	e012      	b.n	8004c9a <HAL_I2C_Init+0x18e>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	1e58      	subs	r0, r3, #1
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6859      	ldr	r1, [r3, #4]
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	440b      	add	r3, r1
 8004c82:	0099      	lsls	r1, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	bf0c      	ite	eq
 8004c94:	2301      	moveq	r3, #1
 8004c96:	2300      	movne	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <HAL_I2C_Init+0x196>
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e022      	b.n	8004ce8 <HAL_I2C_Init+0x1dc>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10e      	bne.n	8004cc8 <HAL_I2C_Init+0x1bc>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	1e58      	subs	r0, r3, #1
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6859      	ldr	r1, [r3, #4]
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	440b      	add	r3, r1
 8004cb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cc6:	e00f      	b.n	8004ce8 <HAL_I2C_Init+0x1dc>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	1e58      	subs	r0, r3, #1
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6859      	ldr	r1, [r3, #4]
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	440b      	add	r3, r1
 8004cd6:	0099      	lsls	r1, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cde:	3301      	adds	r3, #1
 8004ce0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ce4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	6809      	ldr	r1, [r1, #0]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	69da      	ldr	r2, [r3, #28]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	431a      	orrs	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d16:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	6911      	ldr	r1, [r2, #16]
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	68d2      	ldr	r2, [r2, #12]
 8004d22:	4311      	orrs	r1, r2
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	6812      	ldr	r2, [r2, #0]
 8004d28:	430b      	orrs	r3, r1
 8004d2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	695a      	ldr	r2, [r3, #20]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0201 	orr.w	r2, r2, #1
 8004d56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2220      	movs	r2, #32
 8004d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	000186a0 	.word	0x000186a0
 8004d84:	001e847f 	.word	0x001e847f
 8004d88:	003d08ff 	.word	0x003d08ff
 8004d8c:	431bde83 	.word	0x431bde83
 8004d90:	10624dd3 	.word	0x10624dd3

08004d94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b20      	cmp	r3, #32
 8004da8:	d129      	bne.n	8004dfe <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2224      	movs	r2, #36	; 0x24
 8004dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 0201 	bic.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0210 	bic.w	r2, r2, #16
 8004dd0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f042 0201 	orr.w	r2, r2, #1
 8004df0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2220      	movs	r2, #32
 8004df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e000      	b.n	8004e00 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004dfe:	2302      	movs	r3, #2
  }
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004e16:	2300      	movs	r3, #0
 8004e18:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b20      	cmp	r3, #32
 8004e24:	d12a      	bne.n	8004e7c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2224      	movs	r2, #36	; 0x24
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 0201 	bic.w	r2, r2, #1
 8004e3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e44:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004e46:	89fb      	ldrh	r3, [r7, #14]
 8004e48:	f023 030f 	bic.w	r3, r3, #15
 8004e4c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	b29a      	uxth	r2, r3
 8004e52:	89fb      	ldrh	r3, [r7, #14]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	89fa      	ldrh	r2, [r7, #14]
 8004e5e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0201 	orr.w	r2, r2, #1
 8004e6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2220      	movs	r2, #32
 8004e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	e000      	b.n	8004e7e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004e7c:	2302      	movs	r3, #2
  }
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
	...

08004e8c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e0bf      	b.n	800501e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d106      	bne.n	8004eb8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f7fc fd64 	bl	8001980 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2202      	movs	r2, #2
 8004ebc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004ece:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6999      	ldr	r1, [r3, #24]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685a      	ldr	r2, [r3, #4]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004ee4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	6899      	ldr	r1, [r3, #8]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	4b4a      	ldr	r3, [pc, #296]	; (8005028 <HAL_LTDC_Init+0x19c>)
 8004f00:	400b      	ands	r3, r1
 8004f02:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	695b      	ldr	r3, [r3, #20]
 8004f08:	041b      	lsls	r3, r3, #16
 8004f0a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6899      	ldr	r1, [r3, #8]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699a      	ldr	r2, [r3, #24]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68d9      	ldr	r1, [r3, #12]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	4b3e      	ldr	r3, [pc, #248]	; (8005028 <HAL_LTDC_Init+0x19c>)
 8004f2e:	400b      	ands	r3, r1
 8004f30:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	041b      	lsls	r3, r3, #16
 8004f38:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68d9      	ldr	r1, [r3, #12]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a1a      	ldr	r2, [r3, #32]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	431a      	orrs	r2, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6919      	ldr	r1, [r3, #16]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	4b33      	ldr	r3, [pc, #204]	; (8005028 <HAL_LTDC_Init+0x19c>)
 8004f5c:	400b      	ands	r3, r1
 8004f5e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f64:	041b      	lsls	r3, r3, #16
 8004f66:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	6919      	ldr	r1, [r3, #16]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6959      	ldr	r1, [r3, #20]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	4b27      	ldr	r3, [pc, #156]	; (8005028 <HAL_LTDC_Init+0x19c>)
 8004f8a:	400b      	ands	r3, r1
 8004f8c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f92:	041b      	lsls	r3, r3, #16
 8004f94:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	6959      	ldr	r1, [r3, #20]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fb2:	021b      	lsls	r3, r3, #8
 8004fb4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004fbc:	041b      	lsls	r3, r3, #16
 8004fbe:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004fce:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f042 0206 	orr.w	r2, r2, #6
 8004ffa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699a      	ldr	r2, [r3, #24]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	f000f800 	.word	0xf000f800

0800502c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005042:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f003 0304 	and.w	r3, r3, #4
 800504a:	2b00      	cmp	r3, #0
 800504c:	d023      	beq.n	8005096 <HAL_LTDC_IRQHandler+0x6a>
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01e      	beq.n	8005096 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0204 	bic.w	r2, r2, #4
 8005066:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2204      	movs	r2, #4
 800506e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005076:	f043 0201 	orr.w	r2, r3, #1
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2204      	movs	r2, #4
 8005084:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 f86f 	bl	8005174 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f003 0302 	and.w	r3, r3, #2
 800509c:	2b00      	cmp	r3, #0
 800509e:	d023      	beq.n	80050e8 <HAL_LTDC_IRQHandler+0xbc>
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d01e      	beq.n	80050e8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f022 0202 	bic.w	r2, r2, #2
 80050b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2202      	movs	r2, #2
 80050c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80050c8:	f043 0202 	orr.w	r2, r3, #2
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2204      	movs	r2, #4
 80050d6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f846 	bl	8005174 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d01b      	beq.n	800512a <HAL_LTDC_IRQHandler+0xfe>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d016      	beq.n	800512a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0201 	bic.w	r2, r2, #1
 800510a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2201      	movs	r2, #1
 8005112:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 f82f 	bl	8005188 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f003 0308 	and.w	r3, r3, #8
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01b      	beq.n	800516c <HAL_LTDC_IRQHandler+0x140>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f003 0308 	and.w	r3, r3, #8
 800513a:	2b00      	cmp	r3, #0
 800513c:	d016      	beq.n	800516c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0208 	bic.w	r2, r2, #8
 800514c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2208      	movs	r2, #8
 8005154:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f818 	bl	800519c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800516c:	bf00      	nop
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80051b0:	b5b0      	push	{r4, r5, r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <HAL_LTDC_ConfigLayer+0x1a>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e02c      	b.n	8005224 <HAL_LTDC_ConfigLayer+0x74>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2202      	movs	r2, #2
 80051d6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2134      	movs	r1, #52	; 0x34
 80051e0:	fb01 f303 	mul.w	r3, r1, r3
 80051e4:	4413      	add	r3, r2
 80051e6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	4614      	mov	r4, r2
 80051ee:	461d      	mov	r5, r3
 80051f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80051fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80051fc:	682b      	ldr	r3, [r5, #0]
 80051fe:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	68b9      	ldr	r1, [r7, #8]
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 f811 	bl	800522c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2201      	movs	r2, #1
 8005210:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3710      	adds	r7, #16
 8005228:	46bd      	mov	sp, r7
 800522a:	bdb0      	pop	{r4, r5, r7, pc}

0800522c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800522c:	b480      	push	{r7}
 800522e:	b089      	sub	sp, #36	; 0x24
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	0c1b      	lsrs	r3, r3, #16
 8005244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005248:	4413      	add	r3, r2
 800524a:	041b      	lsls	r3, r3, #16
 800524c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	461a      	mov	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	01db      	lsls	r3, r3, #7
 8005258:	4413      	add	r3, r2
 800525a:	3384      	adds	r3, #132	; 0x84
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	6812      	ldr	r2, [r2, #0]
 8005262:	4611      	mov	r1, r2
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	01d2      	lsls	r2, r2, #7
 8005268:	440a      	add	r2, r1
 800526a:	3284      	adds	r2, #132	; 0x84
 800526c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005270:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	0c1b      	lsrs	r3, r3, #16
 800527e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005282:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005284:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4619      	mov	r1, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	01db      	lsls	r3, r3, #7
 8005290:	440b      	add	r3, r1
 8005292:	3384      	adds	r3, #132	; 0x84
 8005294:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800529a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	68da      	ldr	r2, [r3, #12]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052aa:	4413      	add	r3, r2
 80052ac:	041b      	lsls	r3, r3, #16
 80052ae:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	461a      	mov	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	01db      	lsls	r3, r3, #7
 80052ba:	4413      	add	r3, r2
 80052bc:	3384      	adds	r3, #132	; 0x84
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	6812      	ldr	r2, [r2, #0]
 80052c4:	4611      	mov	r1, r2
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	01d2      	lsls	r2, r2, #7
 80052ca:	440a      	add	r2, r1
 80052cc:	3284      	adds	r2, #132	; 0x84
 80052ce:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80052d2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	689a      	ldr	r2, [r3, #8]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052e2:	4413      	add	r3, r2
 80052e4:	1c5a      	adds	r2, r3, #1
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4619      	mov	r1, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	01db      	lsls	r3, r3, #7
 80052f0:	440b      	add	r3, r1
 80052f2:	3384      	adds	r3, #132	; 0x84
 80052f4:	4619      	mov	r1, r3
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	461a      	mov	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	01db      	lsls	r3, r3, #7
 8005306:	4413      	add	r3, r2
 8005308:	3384      	adds	r3, #132	; 0x84
 800530a:	691b      	ldr	r3, [r3, #16]
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	6812      	ldr	r2, [r2, #0]
 8005310:	4611      	mov	r1, r2
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	01d2      	lsls	r2, r2, #7
 8005316:	440a      	add	r2, r1
 8005318:	3284      	adds	r2, #132	; 0x84
 800531a:	f023 0307 	bic.w	r3, r3, #7
 800531e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	461a      	mov	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	01db      	lsls	r3, r3, #7
 800532a:	4413      	add	r3, r2
 800532c:	3384      	adds	r3, #132	; 0x84
 800532e:	461a      	mov	r2, r3
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800533c:	021b      	lsls	r3, r3, #8
 800533e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005346:	041b      	lsls	r3, r3, #16
 8005348:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	061b      	lsls	r3, r3, #24
 8005350:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	461a      	mov	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	01db      	lsls	r3, r3, #7
 800535c:	4413      	add	r3, r2
 800535e:	3384      	adds	r3, #132	; 0x84
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	461a      	mov	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	01db      	lsls	r3, r3, #7
 800536c:	4413      	add	r3, r2
 800536e:	3384      	adds	r3, #132	; 0x84
 8005370:	461a      	mov	r2, r3
 8005372:	2300      	movs	r3, #0
 8005374:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800537c:	461a      	mov	r2, r3
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	431a      	orrs	r2, r3
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	431a      	orrs	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4619      	mov	r1, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	01db      	lsls	r3, r3, #7
 8005390:	440b      	add	r3, r1
 8005392:	3384      	adds	r3, #132	; 0x84
 8005394:	4619      	mov	r1, r3
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	4313      	orrs	r3, r2
 800539a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	461a      	mov	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	01db      	lsls	r3, r3, #7
 80053a6:	4413      	add	r3, r2
 80053a8:	3384      	adds	r3, #132	; 0x84
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	6812      	ldr	r2, [r2, #0]
 80053b0:	4611      	mov	r1, r2
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	01d2      	lsls	r2, r2, #7
 80053b6:	440a      	add	r2, r1
 80053b8:	3284      	adds	r2, #132	; 0x84
 80053ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80053be:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	461a      	mov	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	01db      	lsls	r3, r3, #7
 80053ca:	4413      	add	r3, r2
 80053cc:	3384      	adds	r3, #132	; 0x84
 80053ce:	461a      	mov	r2, r3
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	695b      	ldr	r3, [r3, #20]
 80053d4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	461a      	mov	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	01db      	lsls	r3, r3, #7
 80053e0:	4413      	add	r3, r2
 80053e2:	3384      	adds	r3, #132	; 0x84
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	6812      	ldr	r2, [r2, #0]
 80053ea:	4611      	mov	r1, r2
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	01d2      	lsls	r2, r2, #7
 80053f0:	440a      	add	r2, r1
 80053f2:	3284      	adds	r2, #132	; 0x84
 80053f4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80053f8:	f023 0307 	bic.w	r3, r3, #7
 80053fc:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	69da      	ldr	r2, [r3, #28]
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	68f9      	ldr	r1, [r7, #12]
 8005408:	6809      	ldr	r1, [r1, #0]
 800540a:	4608      	mov	r0, r1
 800540c:	6879      	ldr	r1, [r7, #4]
 800540e:	01c9      	lsls	r1, r1, #7
 8005410:	4401      	add	r1, r0
 8005412:	3184      	adds	r1, #132	; 0x84
 8005414:	4313      	orrs	r3, r2
 8005416:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	461a      	mov	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	01db      	lsls	r3, r3, #7
 8005422:	4413      	add	r3, r2
 8005424:	3384      	adds	r3, #132	; 0x84
 8005426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	461a      	mov	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	01db      	lsls	r3, r3, #7
 8005432:	4413      	add	r3, r2
 8005434:	3384      	adds	r3, #132	; 0x84
 8005436:	461a      	mov	r2, r3
 8005438:	2300      	movs	r3, #0
 800543a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	461a      	mov	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	01db      	lsls	r3, r3, #7
 8005446:	4413      	add	r3, r2
 8005448:	3384      	adds	r3, #132	; 0x84
 800544a:	461a      	mov	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005450:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d102      	bne.n	8005460 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800545a:	2304      	movs	r3, #4
 800545c:	61fb      	str	r3, [r7, #28]
 800545e:	e01b      	b.n	8005498 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d102      	bne.n	800546e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005468:	2303      	movs	r3, #3
 800546a:	61fb      	str	r3, [r7, #28]
 800546c:	e014      	b.n	8005498 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	2b04      	cmp	r3, #4
 8005474:	d00b      	beq.n	800548e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800547a:	2b02      	cmp	r3, #2
 800547c:	d007      	beq.n	800548e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005482:	2b03      	cmp	r3, #3
 8005484:	d003      	beq.n	800548e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800548a:	2b07      	cmp	r3, #7
 800548c:	d102      	bne.n	8005494 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800548e:	2302      	movs	r3, #2
 8005490:	61fb      	str	r3, [r7, #28]
 8005492:	e001      	b.n	8005498 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005494:	2301      	movs	r3, #1
 8005496:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	461a      	mov	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	01db      	lsls	r3, r3, #7
 80054a2:	4413      	add	r3, r2
 80054a4:	3384      	adds	r3, #132	; 0x84
 80054a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	6812      	ldr	r2, [r2, #0]
 80054ac:	4611      	mov	r1, r2
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	01d2      	lsls	r2, r2, #7
 80054b2:	440a      	add	r2, r1
 80054b4:	3284      	adds	r2, #132	; 0x84
 80054b6:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80054ba:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c0:	69fa      	ldr	r2, [r7, #28]
 80054c2:	fb02 f303 	mul.w	r3, r2, r3
 80054c6:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	6859      	ldr	r1, [r3, #4]
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	1acb      	subs	r3, r1, r3
 80054d2:	69f9      	ldr	r1, [r7, #28]
 80054d4:	fb01 f303 	mul.w	r3, r1, r3
 80054d8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80054da:	68f9      	ldr	r1, [r7, #12]
 80054dc:	6809      	ldr	r1, [r1, #0]
 80054de:	4608      	mov	r0, r1
 80054e0:	6879      	ldr	r1, [r7, #4]
 80054e2:	01c9      	lsls	r1, r1, #7
 80054e4:	4401      	add	r1, r0
 80054e6:	3184      	adds	r1, #132	; 0x84
 80054e8:	4313      	orrs	r3, r2
 80054ea:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	461a      	mov	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	01db      	lsls	r3, r3, #7
 80054f6:	4413      	add	r3, r2
 80054f8:	3384      	adds	r3, #132	; 0x84
 80054fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	6812      	ldr	r2, [r2, #0]
 8005500:	4611      	mov	r1, r2
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	01d2      	lsls	r2, r2, #7
 8005506:	440a      	add	r2, r1
 8005508:	3284      	adds	r2, #132	; 0x84
 800550a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800550e:	f023 0307 	bic.w	r3, r3, #7
 8005512:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	461a      	mov	r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	01db      	lsls	r3, r3, #7
 800551e:	4413      	add	r3, r2
 8005520:	3384      	adds	r3, #132	; 0x84
 8005522:	461a      	mov	r2, r3
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005528:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	461a      	mov	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	01db      	lsls	r3, r3, #7
 8005534:	4413      	add	r3, r2
 8005536:	3384      	adds	r3, #132	; 0x84
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	6812      	ldr	r2, [r2, #0]
 800553e:	4611      	mov	r1, r2
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	01d2      	lsls	r2, r2, #7
 8005544:	440a      	add	r2, r1
 8005546:	3284      	adds	r2, #132	; 0x84
 8005548:	f043 0301 	orr.w	r3, r3, #1
 800554c:	6013      	str	r3, [r2, #0]
}
 800554e:	bf00      	nop
 8005550:	3724      	adds	r7, #36	; 0x24
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
	...

0800555c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e267      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0301 	and.w	r3, r3, #1
 8005576:	2b00      	cmp	r3, #0
 8005578:	d075      	beq.n	8005666 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800557a:	4b88      	ldr	r3, [pc, #544]	; (800579c <HAL_RCC_OscConfig+0x240>)
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 030c 	and.w	r3, r3, #12
 8005582:	2b04      	cmp	r3, #4
 8005584:	d00c      	beq.n	80055a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005586:	4b85      	ldr	r3, [pc, #532]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800558e:	2b08      	cmp	r3, #8
 8005590:	d112      	bne.n	80055b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005592:	4b82      	ldr	r3, [pc, #520]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800559a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800559e:	d10b      	bne.n	80055b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055a0:	4b7e      	ldr	r3, [pc, #504]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d05b      	beq.n	8005664 <HAL_RCC_OscConfig+0x108>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d157      	bne.n	8005664 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e242      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055c0:	d106      	bne.n	80055d0 <HAL_RCC_OscConfig+0x74>
 80055c2:	4b76      	ldr	r3, [pc, #472]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a75      	ldr	r2, [pc, #468]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055cc:	6013      	str	r3, [r2, #0]
 80055ce:	e01d      	b.n	800560c <HAL_RCC_OscConfig+0xb0>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055d8:	d10c      	bne.n	80055f4 <HAL_RCC_OscConfig+0x98>
 80055da:	4b70      	ldr	r3, [pc, #448]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a6f      	ldr	r2, [pc, #444]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055e4:	6013      	str	r3, [r2, #0]
 80055e6:	4b6d      	ldr	r3, [pc, #436]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a6c      	ldr	r2, [pc, #432]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055f0:	6013      	str	r3, [r2, #0]
 80055f2:	e00b      	b.n	800560c <HAL_RCC_OscConfig+0xb0>
 80055f4:	4b69      	ldr	r3, [pc, #420]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a68      	ldr	r2, [pc, #416]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80055fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055fe:	6013      	str	r3, [r2, #0]
 8005600:	4b66      	ldr	r3, [pc, #408]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a65      	ldr	r2, [pc, #404]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005606:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800560a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d013      	beq.n	800563c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005614:	f7fc fe70 	bl	80022f8 <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800561a:	e008      	b.n	800562e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800561c:	f7fc fe6c 	bl	80022f8 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b64      	cmp	r3, #100	; 0x64
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e207      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800562e:	4b5b      	ldr	r3, [pc, #364]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d0f0      	beq.n	800561c <HAL_RCC_OscConfig+0xc0>
 800563a:	e014      	b.n	8005666 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800563c:	f7fc fe5c 	bl	80022f8 <HAL_GetTick>
 8005640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005642:	e008      	b.n	8005656 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005644:	f7fc fe58 	bl	80022f8 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b64      	cmp	r3, #100	; 0x64
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e1f3      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005656:	4b51      	ldr	r3, [pc, #324]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1f0      	bne.n	8005644 <HAL_RCC_OscConfig+0xe8>
 8005662:	e000      	b.n	8005666 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005664:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0302 	and.w	r3, r3, #2
 800566e:	2b00      	cmp	r3, #0
 8005670:	d063      	beq.n	800573a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005672:	4b4a      	ldr	r3, [pc, #296]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f003 030c 	and.w	r3, r3, #12
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00b      	beq.n	8005696 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800567e:	4b47      	ldr	r3, [pc, #284]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005686:	2b08      	cmp	r3, #8
 8005688:	d11c      	bne.n	80056c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800568a:	4b44      	ldr	r3, [pc, #272]	; (800579c <HAL_RCC_OscConfig+0x240>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d116      	bne.n	80056c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005696:	4b41      	ldr	r3, [pc, #260]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d005      	beq.n	80056ae <HAL_RCC_OscConfig+0x152>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d001      	beq.n	80056ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e1c7      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ae:	4b3b      	ldr	r3, [pc, #236]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	00db      	lsls	r3, r3, #3
 80056bc:	4937      	ldr	r1, [pc, #220]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056c2:	e03a      	b.n	800573a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d020      	beq.n	800570e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056cc:	4b34      	ldr	r3, [pc, #208]	; (80057a0 <HAL_RCC_OscConfig+0x244>)
 80056ce:	2201      	movs	r2, #1
 80056d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d2:	f7fc fe11 	bl	80022f8 <HAL_GetTick>
 80056d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056d8:	e008      	b.n	80056ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056da:	f7fc fe0d 	bl	80022f8 <HAL_GetTick>
 80056de:	4602      	mov	r2, r0
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d901      	bls.n	80056ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e1a8      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ec:	4b2b      	ldr	r3, [pc, #172]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d0f0      	beq.n	80056da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056f8:	4b28      	ldr	r3, [pc, #160]	; (800579c <HAL_RCC_OscConfig+0x240>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	00db      	lsls	r3, r3, #3
 8005706:	4925      	ldr	r1, [pc, #148]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005708:	4313      	orrs	r3, r2
 800570a:	600b      	str	r3, [r1, #0]
 800570c:	e015      	b.n	800573a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800570e:	4b24      	ldr	r3, [pc, #144]	; (80057a0 <HAL_RCC_OscConfig+0x244>)
 8005710:	2200      	movs	r2, #0
 8005712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005714:	f7fc fdf0 	bl	80022f8 <HAL_GetTick>
 8005718:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800571a:	e008      	b.n	800572e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800571c:	f7fc fdec 	bl	80022f8 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d901      	bls.n	800572e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e187      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800572e:	4b1b      	ldr	r3, [pc, #108]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0302 	and.w	r3, r3, #2
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1f0      	bne.n	800571c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0308 	and.w	r3, r3, #8
 8005742:	2b00      	cmp	r3, #0
 8005744:	d036      	beq.n	80057b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d016      	beq.n	800577c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800574e:	4b15      	ldr	r3, [pc, #84]	; (80057a4 <HAL_RCC_OscConfig+0x248>)
 8005750:	2201      	movs	r2, #1
 8005752:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005754:	f7fc fdd0 	bl	80022f8 <HAL_GetTick>
 8005758:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800575a:	e008      	b.n	800576e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800575c:	f7fc fdcc 	bl	80022f8 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	2b02      	cmp	r3, #2
 8005768:	d901      	bls.n	800576e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e167      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800576e:	4b0b      	ldr	r3, [pc, #44]	; (800579c <HAL_RCC_OscConfig+0x240>)
 8005770:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d0f0      	beq.n	800575c <HAL_RCC_OscConfig+0x200>
 800577a:	e01b      	b.n	80057b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800577c:	4b09      	ldr	r3, [pc, #36]	; (80057a4 <HAL_RCC_OscConfig+0x248>)
 800577e:	2200      	movs	r2, #0
 8005780:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005782:	f7fc fdb9 	bl	80022f8 <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005788:	e00e      	b.n	80057a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800578a:	f7fc fdb5 	bl	80022f8 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d907      	bls.n	80057a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e150      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
 800579c:	40023800 	.word	0x40023800
 80057a0:	42470000 	.word	0x42470000
 80057a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057a8:	4b88      	ldr	r3, [pc, #544]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80057aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1ea      	bne.n	800578a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0304 	and.w	r3, r3, #4
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 8097 	beq.w	80058f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057c2:	2300      	movs	r3, #0
 80057c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057c6:	4b81      	ldr	r3, [pc, #516]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10f      	bne.n	80057f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057d2:	2300      	movs	r3, #0
 80057d4:	60bb      	str	r3, [r7, #8]
 80057d6:	4b7d      	ldr	r3, [pc, #500]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80057d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057da:	4a7c      	ldr	r2, [pc, #496]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80057dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057e0:	6413      	str	r3, [r2, #64]	; 0x40
 80057e2:	4b7a      	ldr	r3, [pc, #488]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80057e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ea:	60bb      	str	r3, [r7, #8]
 80057ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ee:	2301      	movs	r3, #1
 80057f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057f2:	4b77      	ldr	r3, [pc, #476]	; (80059d0 <HAL_RCC_OscConfig+0x474>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d118      	bne.n	8005830 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057fe:	4b74      	ldr	r3, [pc, #464]	; (80059d0 <HAL_RCC_OscConfig+0x474>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a73      	ldr	r2, [pc, #460]	; (80059d0 <HAL_RCC_OscConfig+0x474>)
 8005804:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005808:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800580a:	f7fc fd75 	bl	80022f8 <HAL_GetTick>
 800580e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005810:	e008      	b.n	8005824 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005812:	f7fc fd71 	bl	80022f8 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e10c      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005824:	4b6a      	ldr	r3, [pc, #424]	; (80059d0 <HAL_RCC_OscConfig+0x474>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0f0      	beq.n	8005812 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d106      	bne.n	8005846 <HAL_RCC_OscConfig+0x2ea>
 8005838:	4b64      	ldr	r3, [pc, #400]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 800583a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800583c:	4a63      	ldr	r2, [pc, #396]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 800583e:	f043 0301 	orr.w	r3, r3, #1
 8005842:	6713      	str	r3, [r2, #112]	; 0x70
 8005844:	e01c      	b.n	8005880 <HAL_RCC_OscConfig+0x324>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	2b05      	cmp	r3, #5
 800584c:	d10c      	bne.n	8005868 <HAL_RCC_OscConfig+0x30c>
 800584e:	4b5f      	ldr	r3, [pc, #380]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 8005850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005852:	4a5e      	ldr	r2, [pc, #376]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 8005854:	f043 0304 	orr.w	r3, r3, #4
 8005858:	6713      	str	r3, [r2, #112]	; 0x70
 800585a:	4b5c      	ldr	r3, [pc, #368]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 800585c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800585e:	4a5b      	ldr	r2, [pc, #364]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 8005860:	f043 0301 	orr.w	r3, r3, #1
 8005864:	6713      	str	r3, [r2, #112]	; 0x70
 8005866:	e00b      	b.n	8005880 <HAL_RCC_OscConfig+0x324>
 8005868:	4b58      	ldr	r3, [pc, #352]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 800586a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800586c:	4a57      	ldr	r2, [pc, #348]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 800586e:	f023 0301 	bic.w	r3, r3, #1
 8005872:	6713      	str	r3, [r2, #112]	; 0x70
 8005874:	4b55      	ldr	r3, [pc, #340]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 8005876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005878:	4a54      	ldr	r2, [pc, #336]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 800587a:	f023 0304 	bic.w	r3, r3, #4
 800587e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d015      	beq.n	80058b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005888:	f7fc fd36 	bl	80022f8 <HAL_GetTick>
 800588c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800588e:	e00a      	b.n	80058a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005890:	f7fc fd32 	bl	80022f8 <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	f241 3288 	movw	r2, #5000	; 0x1388
 800589e:	4293      	cmp	r3, r2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e0cb      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a6:	4b49      	ldr	r3, [pc, #292]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80058a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0ee      	beq.n	8005890 <HAL_RCC_OscConfig+0x334>
 80058b2:	e014      	b.n	80058de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058b4:	f7fc fd20 	bl	80022f8 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058ba:	e00a      	b.n	80058d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058bc:	f7fc fd1c 	bl	80022f8 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e0b5      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058d2:	4b3e      	ldr	r3, [pc, #248]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80058d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1ee      	bne.n	80058bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058de:	7dfb      	ldrb	r3, [r7, #23]
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d105      	bne.n	80058f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058e4:	4b39      	ldr	r3, [pc, #228]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80058e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e8:	4a38      	ldr	r2, [pc, #224]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80058ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 80a1 	beq.w	8005a3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058fa:	4b34      	ldr	r3, [pc, #208]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	f003 030c 	and.w	r3, r3, #12
 8005902:	2b08      	cmp	r3, #8
 8005904:	d05c      	beq.n	80059c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	2b02      	cmp	r3, #2
 800590c:	d141      	bne.n	8005992 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800590e:	4b31      	ldr	r3, [pc, #196]	; (80059d4 <HAL_RCC_OscConfig+0x478>)
 8005910:	2200      	movs	r2, #0
 8005912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005914:	f7fc fcf0 	bl	80022f8 <HAL_GetTick>
 8005918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800591a:	e008      	b.n	800592e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800591c:	f7fc fcec 	bl	80022f8 <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	2b02      	cmp	r3, #2
 8005928:	d901      	bls.n	800592e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e087      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800592e:	4b27      	ldr	r3, [pc, #156]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1f0      	bne.n	800591c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	69da      	ldr	r2, [r3, #28]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	431a      	orrs	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005948:	019b      	lsls	r3, r3, #6
 800594a:	431a      	orrs	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005950:	085b      	lsrs	r3, r3, #1
 8005952:	3b01      	subs	r3, #1
 8005954:	041b      	lsls	r3, r3, #16
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800595c:	061b      	lsls	r3, r3, #24
 800595e:	491b      	ldr	r1, [pc, #108]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 8005960:	4313      	orrs	r3, r2
 8005962:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005964:	4b1b      	ldr	r3, [pc, #108]	; (80059d4 <HAL_RCC_OscConfig+0x478>)
 8005966:	2201      	movs	r2, #1
 8005968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800596a:	f7fc fcc5 	bl	80022f8 <HAL_GetTick>
 800596e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005970:	e008      	b.n	8005984 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005972:	f7fc fcc1 	bl	80022f8 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	2b02      	cmp	r3, #2
 800597e:	d901      	bls.n	8005984 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e05c      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005984:	4b11      	ldr	r3, [pc, #68]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0f0      	beq.n	8005972 <HAL_RCC_OscConfig+0x416>
 8005990:	e054      	b.n	8005a3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005992:	4b10      	ldr	r3, [pc, #64]	; (80059d4 <HAL_RCC_OscConfig+0x478>)
 8005994:	2200      	movs	r2, #0
 8005996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005998:	f7fc fcae 	bl	80022f8 <HAL_GetTick>
 800599c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800599e:	e008      	b.n	80059b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059a0:	f7fc fcaa 	bl	80022f8 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e045      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059b2:	4b06      	ldr	r3, [pc, #24]	; (80059cc <HAL_RCC_OscConfig+0x470>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1f0      	bne.n	80059a0 <HAL_RCC_OscConfig+0x444>
 80059be:	e03d      	b.n	8005a3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	699b      	ldr	r3, [r3, #24]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d107      	bne.n	80059d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e038      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
 80059cc:	40023800 	.word	0x40023800
 80059d0:	40007000 	.word	0x40007000
 80059d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80059d8:	4b1b      	ldr	r3, [pc, #108]	; (8005a48 <HAL_RCC_OscConfig+0x4ec>)
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d028      	beq.n	8005a38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d121      	bne.n	8005a38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d11a      	bne.n	8005a38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005a08:	4013      	ands	r3, r2
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005a0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d111      	bne.n	8005a38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a1e:	085b      	lsrs	r3, r3, #1
 8005a20:	3b01      	subs	r3, #1
 8005a22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d107      	bne.n	8005a38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d001      	beq.n	8005a3c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e000      	b.n	8005a3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3718      	adds	r7, #24
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	40023800 	.word	0x40023800

08005a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e0cc      	b.n	8005bfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a60:	4b68      	ldr	r3, [pc, #416]	; (8005c04 <HAL_RCC_ClockConfig+0x1b8>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 030f 	and.w	r3, r3, #15
 8005a68:	683a      	ldr	r2, [r7, #0]
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d90c      	bls.n	8005a88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a6e:	4b65      	ldr	r3, [pc, #404]	; (8005c04 <HAL_RCC_ClockConfig+0x1b8>)
 8005a70:	683a      	ldr	r2, [r7, #0]
 8005a72:	b2d2      	uxtb	r2, r2
 8005a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a76:	4b63      	ldr	r3, [pc, #396]	; (8005c04 <HAL_RCC_ClockConfig+0x1b8>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 030f 	and.w	r3, r3, #15
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d001      	beq.n	8005a88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e0b8      	b.n	8005bfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d020      	beq.n	8005ad6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d005      	beq.n	8005aac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005aa0:	4b59      	ldr	r3, [pc, #356]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	4a58      	ldr	r2, [pc, #352]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005aaa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0308 	and.w	r3, r3, #8
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d005      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ab8:	4b53      	ldr	r3, [pc, #332]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	4a52      	ldr	r2, [pc, #328]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005abe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005ac2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ac4:	4b50      	ldr	r3, [pc, #320]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	494d      	ldr	r1, [pc, #308]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d044      	beq.n	8005b6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d107      	bne.n	8005afa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aea:	4b47      	ldr	r3, [pc, #284]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d119      	bne.n	8005b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e07f      	b.n	8005bfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d003      	beq.n	8005b0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b06:	2b03      	cmp	r3, #3
 8005b08:	d107      	bne.n	8005b1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b0a:	4b3f      	ldr	r3, [pc, #252]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d109      	bne.n	8005b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e06f      	b.n	8005bfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b1a:	4b3b      	ldr	r3, [pc, #236]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d101      	bne.n	8005b2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e067      	b.n	8005bfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b2a:	4b37      	ldr	r3, [pc, #220]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f023 0203 	bic.w	r2, r3, #3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	4934      	ldr	r1, [pc, #208]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b3c:	f7fc fbdc 	bl	80022f8 <HAL_GetTick>
 8005b40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b42:	e00a      	b.n	8005b5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b44:	f7fc fbd8 	bl	80022f8 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d901      	bls.n	8005b5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e04f      	b.n	8005bfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b5a:	4b2b      	ldr	r3, [pc, #172]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	f003 020c 	and.w	r2, r3, #12
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d1eb      	bne.n	8005b44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b6c:	4b25      	ldr	r3, [pc, #148]	; (8005c04 <HAL_RCC_ClockConfig+0x1b8>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 030f 	and.w	r3, r3, #15
 8005b74:	683a      	ldr	r2, [r7, #0]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d20c      	bcs.n	8005b94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b7a:	4b22      	ldr	r3, [pc, #136]	; (8005c04 <HAL_RCC_ClockConfig+0x1b8>)
 8005b7c:	683a      	ldr	r2, [r7, #0]
 8005b7e:	b2d2      	uxtb	r2, r2
 8005b80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b82:	4b20      	ldr	r3, [pc, #128]	; (8005c04 <HAL_RCC_ClockConfig+0x1b8>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d001      	beq.n	8005b94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e032      	b.n	8005bfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0304 	and.w	r3, r3, #4
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d008      	beq.n	8005bb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ba0:	4b19      	ldr	r3, [pc, #100]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	4916      	ldr	r1, [pc, #88]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0308 	and.w	r3, r3, #8
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d009      	beq.n	8005bd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bbe:	4b12      	ldr	r3, [pc, #72]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	00db      	lsls	r3, r3, #3
 8005bcc:	490e      	ldr	r1, [pc, #56]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005bd2:	f000 f821 	bl	8005c18 <HAL_RCC_GetSysClockFreq>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	4b0b      	ldr	r3, [pc, #44]	; (8005c08 <HAL_RCC_ClockConfig+0x1bc>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	091b      	lsrs	r3, r3, #4
 8005bde:	f003 030f 	and.w	r3, r3, #15
 8005be2:	490a      	ldr	r1, [pc, #40]	; (8005c0c <HAL_RCC_ClockConfig+0x1c0>)
 8005be4:	5ccb      	ldrb	r3, [r1, r3]
 8005be6:	fa22 f303 	lsr.w	r3, r2, r3
 8005bea:	4a09      	ldr	r2, [pc, #36]	; (8005c10 <HAL_RCC_ClockConfig+0x1c4>)
 8005bec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005bee:	4b09      	ldr	r3, [pc, #36]	; (8005c14 <HAL_RCC_ClockConfig+0x1c8>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f7fc f99a 	bl	8001f2c <HAL_InitTick>

  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3710      	adds	r7, #16
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	40023c00 	.word	0x40023c00
 8005c08:	40023800 	.word	0x40023800
 8005c0c:	0800c5c4 	.word	0x0800c5c4
 8005c10:	20000004 	.word	0x20000004
 8005c14:	20000008 	.word	0x20000008

08005c18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c1c:	b094      	sub	sp, #80	; 0x50
 8005c1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005c20:	2300      	movs	r3, #0
 8005c22:	647b      	str	r3, [r7, #68]	; 0x44
 8005c24:	2300      	movs	r3, #0
 8005c26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c28:	2300      	movs	r3, #0
 8005c2a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c30:	4b79      	ldr	r3, [pc, #484]	; (8005e18 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f003 030c 	and.w	r3, r3, #12
 8005c38:	2b08      	cmp	r3, #8
 8005c3a:	d00d      	beq.n	8005c58 <HAL_RCC_GetSysClockFreq+0x40>
 8005c3c:	2b08      	cmp	r3, #8
 8005c3e:	f200 80e1 	bhi.w	8005e04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d002      	beq.n	8005c4c <HAL_RCC_GetSysClockFreq+0x34>
 8005c46:	2b04      	cmp	r3, #4
 8005c48:	d003      	beq.n	8005c52 <HAL_RCC_GetSysClockFreq+0x3a>
 8005c4a:	e0db      	b.n	8005e04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c4c:	4b73      	ldr	r3, [pc, #460]	; (8005e1c <HAL_RCC_GetSysClockFreq+0x204>)
 8005c4e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005c50:	e0db      	b.n	8005e0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c52:	4b73      	ldr	r3, [pc, #460]	; (8005e20 <HAL_RCC_GetSysClockFreq+0x208>)
 8005c54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c56:	e0d8      	b.n	8005e0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c58:	4b6f      	ldr	r3, [pc, #444]	; (8005e18 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c60:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c62:	4b6d      	ldr	r3, [pc, #436]	; (8005e18 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d063      	beq.n	8005d36 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c6e:	4b6a      	ldr	r3, [pc, #424]	; (8005e18 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	099b      	lsrs	r3, r3, #6
 8005c74:	2200      	movs	r2, #0
 8005c76:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c78:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c80:	633b      	str	r3, [r7, #48]	; 0x30
 8005c82:	2300      	movs	r3, #0
 8005c84:	637b      	str	r3, [r7, #52]	; 0x34
 8005c86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005c8a:	4622      	mov	r2, r4
 8005c8c:	462b      	mov	r3, r5
 8005c8e:	f04f 0000 	mov.w	r0, #0
 8005c92:	f04f 0100 	mov.w	r1, #0
 8005c96:	0159      	lsls	r1, r3, #5
 8005c98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c9c:	0150      	lsls	r0, r2, #5
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	4621      	mov	r1, r4
 8005ca4:	1a51      	subs	r1, r2, r1
 8005ca6:	6139      	str	r1, [r7, #16]
 8005ca8:	4629      	mov	r1, r5
 8005caa:	eb63 0301 	sbc.w	r3, r3, r1
 8005cae:	617b      	str	r3, [r7, #20]
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	f04f 0300 	mov.w	r3, #0
 8005cb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005cbc:	4659      	mov	r1, fp
 8005cbe:	018b      	lsls	r3, r1, #6
 8005cc0:	4651      	mov	r1, sl
 8005cc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005cc6:	4651      	mov	r1, sl
 8005cc8:	018a      	lsls	r2, r1, #6
 8005cca:	4651      	mov	r1, sl
 8005ccc:	ebb2 0801 	subs.w	r8, r2, r1
 8005cd0:	4659      	mov	r1, fp
 8005cd2:	eb63 0901 	sbc.w	r9, r3, r1
 8005cd6:	f04f 0200 	mov.w	r2, #0
 8005cda:	f04f 0300 	mov.w	r3, #0
 8005cde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ce2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ce6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cea:	4690      	mov	r8, r2
 8005cec:	4699      	mov	r9, r3
 8005cee:	4623      	mov	r3, r4
 8005cf0:	eb18 0303 	adds.w	r3, r8, r3
 8005cf4:	60bb      	str	r3, [r7, #8]
 8005cf6:	462b      	mov	r3, r5
 8005cf8:	eb49 0303 	adc.w	r3, r9, r3
 8005cfc:	60fb      	str	r3, [r7, #12]
 8005cfe:	f04f 0200 	mov.w	r2, #0
 8005d02:	f04f 0300 	mov.w	r3, #0
 8005d06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005d0a:	4629      	mov	r1, r5
 8005d0c:	024b      	lsls	r3, r1, #9
 8005d0e:	4621      	mov	r1, r4
 8005d10:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005d14:	4621      	mov	r1, r4
 8005d16:	024a      	lsls	r2, r1, #9
 8005d18:	4610      	mov	r0, r2
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d1e:	2200      	movs	r2, #0
 8005d20:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d28:	f7fa fab2 	bl	8000290 <__aeabi_uldivmod>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	460b      	mov	r3, r1
 8005d30:	4613      	mov	r3, r2
 8005d32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d34:	e058      	b.n	8005de8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d36:	4b38      	ldr	r3, [pc, #224]	; (8005e18 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	099b      	lsrs	r3, r3, #6
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	4618      	mov	r0, r3
 8005d40:	4611      	mov	r1, r2
 8005d42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005d46:	623b      	str	r3, [r7, #32]
 8005d48:	2300      	movs	r3, #0
 8005d4a:	627b      	str	r3, [r7, #36]	; 0x24
 8005d4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005d50:	4642      	mov	r2, r8
 8005d52:	464b      	mov	r3, r9
 8005d54:	f04f 0000 	mov.w	r0, #0
 8005d58:	f04f 0100 	mov.w	r1, #0
 8005d5c:	0159      	lsls	r1, r3, #5
 8005d5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d62:	0150      	lsls	r0, r2, #5
 8005d64:	4602      	mov	r2, r0
 8005d66:	460b      	mov	r3, r1
 8005d68:	4641      	mov	r1, r8
 8005d6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005d6e:	4649      	mov	r1, r9
 8005d70:	eb63 0b01 	sbc.w	fp, r3, r1
 8005d74:	f04f 0200 	mov.w	r2, #0
 8005d78:	f04f 0300 	mov.w	r3, #0
 8005d7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005d80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005d84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005d88:	ebb2 040a 	subs.w	r4, r2, sl
 8005d8c:	eb63 050b 	sbc.w	r5, r3, fp
 8005d90:	f04f 0200 	mov.w	r2, #0
 8005d94:	f04f 0300 	mov.w	r3, #0
 8005d98:	00eb      	lsls	r3, r5, #3
 8005d9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d9e:	00e2      	lsls	r2, r4, #3
 8005da0:	4614      	mov	r4, r2
 8005da2:	461d      	mov	r5, r3
 8005da4:	4643      	mov	r3, r8
 8005da6:	18e3      	adds	r3, r4, r3
 8005da8:	603b      	str	r3, [r7, #0]
 8005daa:	464b      	mov	r3, r9
 8005dac:	eb45 0303 	adc.w	r3, r5, r3
 8005db0:	607b      	str	r3, [r7, #4]
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	f04f 0300 	mov.w	r3, #0
 8005dba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005dbe:	4629      	mov	r1, r5
 8005dc0:	028b      	lsls	r3, r1, #10
 8005dc2:	4621      	mov	r1, r4
 8005dc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005dc8:	4621      	mov	r1, r4
 8005dca:	028a      	lsls	r2, r1, #10
 8005dcc:	4610      	mov	r0, r2
 8005dce:	4619      	mov	r1, r3
 8005dd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	61bb      	str	r3, [r7, #24]
 8005dd6:	61fa      	str	r2, [r7, #28]
 8005dd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ddc:	f7fa fa58 	bl	8000290 <__aeabi_uldivmod>
 8005de0:	4602      	mov	r2, r0
 8005de2:	460b      	mov	r3, r1
 8005de4:	4613      	mov	r3, r2
 8005de6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005de8:	4b0b      	ldr	r3, [pc, #44]	; (8005e18 <HAL_RCC_GetSysClockFreq+0x200>)
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	0c1b      	lsrs	r3, r3, #16
 8005dee:	f003 0303 	and.w	r3, r3, #3
 8005df2:	3301      	adds	r3, #1
 8005df4:	005b      	lsls	r3, r3, #1
 8005df6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005df8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005dfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005e02:	e002      	b.n	8005e0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e04:	4b05      	ldr	r3, [pc, #20]	; (8005e1c <HAL_RCC_GetSysClockFreq+0x204>)
 8005e06:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005e08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3750      	adds	r7, #80	; 0x50
 8005e10:	46bd      	mov	sp, r7
 8005e12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e16:	bf00      	nop
 8005e18:	40023800 	.word	0x40023800
 8005e1c:	00f42400 	.word	0x00f42400
 8005e20:	007a1200 	.word	0x007a1200

08005e24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e24:	b480      	push	{r7}
 8005e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e28:	4b03      	ldr	r3, [pc, #12]	; (8005e38 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	20000004 	.word	0x20000004

08005e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e40:	f7ff fff0 	bl	8005e24 <HAL_RCC_GetHCLKFreq>
 8005e44:	4602      	mov	r2, r0
 8005e46:	4b05      	ldr	r3, [pc, #20]	; (8005e5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	0a9b      	lsrs	r3, r3, #10
 8005e4c:	f003 0307 	and.w	r3, r3, #7
 8005e50:	4903      	ldr	r1, [pc, #12]	; (8005e60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e52:	5ccb      	ldrb	r3, [r1, r3]
 8005e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	0800c5d4 	.word	0x0800c5d4

08005e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005e68:	f7ff ffdc 	bl	8005e24 <HAL_RCC_GetHCLKFreq>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	4b05      	ldr	r3, [pc, #20]	; (8005e84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	0b5b      	lsrs	r3, r3, #13
 8005e74:	f003 0307 	and.w	r3, r3, #7
 8005e78:	4903      	ldr	r1, [pc, #12]	; (8005e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e7a:	5ccb      	ldrb	r3, [r1, r3]
 8005e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	40023800 	.word	0x40023800
 8005e88:	0800c5d4 	.word	0x0800c5d4

08005e8c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	220f      	movs	r2, #15
 8005e9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005e9c:	4b12      	ldr	r3, [pc, #72]	; (8005ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f003 0203 	and.w	r2, r3, #3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005ea8:	4b0f      	ldr	r3, [pc, #60]	; (8005ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005eb4:	4b0c      	ldr	r3, [pc, #48]	; (8005ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005ec0:	4b09      	ldr	r3, [pc, #36]	; (8005ee8 <HAL_RCC_GetClockConfig+0x5c>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	08db      	lsrs	r3, r3, #3
 8005ec6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ece:	4b07      	ldr	r3, [pc, #28]	; (8005eec <HAL_RCC_GetClockConfig+0x60>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 020f 	and.w	r2, r3, #15
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	601a      	str	r2, [r3, #0]
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	40023800 	.word	0x40023800
 8005eec:	40023c00 	.word	0x40023c00

08005ef0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005efc:	2300      	movs	r3, #0
 8005efe:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d10b      	bne.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d105      	bne.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d075      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005f24:	4b91      	ldr	r3, [pc, #580]	; (800616c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005f26:	2200      	movs	r2, #0
 8005f28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f2a:	f7fc f9e5 	bl	80022f8 <HAL_GetTick>
 8005f2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005f30:	e008      	b.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005f32:	f7fc f9e1 	bl	80022f8 <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d901      	bls.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e189      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005f44:	4b8a      	ldr	r3, [pc, #552]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d1f0      	bne.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d009      	beq.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	019a      	lsls	r2, r3, #6
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	071b      	lsls	r3, r3, #28
 8005f68:	4981      	ldr	r1, [pc, #516]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0302 	and.w	r3, r3, #2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d01f      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005f7c:	4b7c      	ldr	r3, [pc, #496]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f82:	0f1b      	lsrs	r3, r3, #28
 8005f84:	f003 0307 	and.w	r3, r3, #7
 8005f88:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	019a      	lsls	r2, r3, #6
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	061b      	lsls	r3, r3, #24
 8005f96:	431a      	orrs	r2, r3
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	071b      	lsls	r3, r3, #28
 8005f9c:	4974      	ldr	r1, [pc, #464]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005fa4:	4b72      	ldr	r3, [pc, #456]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005faa:	f023 021f 	bic.w	r2, r3, #31
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69db      	ldr	r3, [r3, #28]
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	496e      	ldr	r1, [pc, #440]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00d      	beq.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	019a      	lsls	r2, r3, #6
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	061b      	lsls	r3, r3, #24
 8005fd4:	431a      	orrs	r2, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	071b      	lsls	r3, r3, #28
 8005fdc:	4964      	ldr	r1, [pc, #400]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005fe4:	4b61      	ldr	r3, [pc, #388]	; (800616c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fea:	f7fc f985 	bl	80022f8 <HAL_GetTick>
 8005fee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ff0:	e008      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005ff2:	f7fc f981 	bl	80022f8 <HAL_GetTick>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d901      	bls.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e129      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006004:	4b5a      	ldr	r3, [pc, #360]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0f0      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	d105      	bne.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006024:	2b00      	cmp	r3, #0
 8006026:	d079      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006028:	4b52      	ldr	r3, [pc, #328]	; (8006174 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800602a:	2200      	movs	r2, #0
 800602c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800602e:	f7fc f963 	bl	80022f8 <HAL_GetTick>
 8006032:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006034:	e008      	b.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006036:	f7fc f95f 	bl	80022f8 <HAL_GetTick>
 800603a:	4602      	mov	r2, r0
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	1ad3      	subs	r3, r2, r3
 8006040:	2b02      	cmp	r3, #2
 8006042:	d901      	bls.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e107      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006048:	4b49      	ldr	r3, [pc, #292]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006050:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006054:	d0ef      	beq.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0304 	and.w	r3, r3, #4
 800605e:	2b00      	cmp	r3, #0
 8006060:	d020      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006062:	4b43      	ldr	r3, [pc, #268]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006068:	0f1b      	lsrs	r3, r3, #28
 800606a:	f003 0307 	and.w	r3, r3, #7
 800606e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	019a      	lsls	r2, r3, #6
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	061b      	lsls	r3, r3, #24
 800607c:	431a      	orrs	r2, r3
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	071b      	lsls	r3, r3, #28
 8006082:	493b      	ldr	r1, [pc, #236]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006084:	4313      	orrs	r3, r2
 8006086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800608a:	4b39      	ldr	r3, [pc, #228]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800608c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006090:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	3b01      	subs	r3, #1
 800609a:	021b      	lsls	r3, r3, #8
 800609c:	4934      	ldr	r1, [pc, #208]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0308 	and.w	r3, r3, #8
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d01e      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80060b0:	4b2f      	ldr	r3, [pc, #188]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060b6:	0e1b      	lsrs	r3, r3, #24
 80060b8:	f003 030f 	and.w	r3, r3, #15
 80060bc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	019a      	lsls	r2, r3, #6
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	061b      	lsls	r3, r3, #24
 80060c8:	431a      	orrs	r2, r3
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	699b      	ldr	r3, [r3, #24]
 80060ce:	071b      	lsls	r3, r3, #28
 80060d0:	4927      	ldr	r1, [pc, #156]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80060d8:	4b25      	ldr	r3, [pc, #148]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e6:	4922      	ldr	r1, [pc, #136]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80060e8:	4313      	orrs	r3, r2
 80060ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80060ee:	4b21      	ldr	r3, [pc, #132]	; (8006174 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80060f0:	2201      	movs	r2, #1
 80060f2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060f4:	f7fc f900 	bl	80022f8 <HAL_GetTick>
 80060f8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060fa:	e008      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80060fc:	f7fc f8fc 	bl	80022f8 <HAL_GetTick>
 8006100:	4602      	mov	r2, r0
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	2b02      	cmp	r3, #2
 8006108:	d901      	bls.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e0a4      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800610e:	4b18      	ldr	r3, [pc, #96]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006116:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800611a:	d1ef      	bne.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0320 	and.w	r3, r3, #32
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 808b 	beq.w	8006240 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800612a:	2300      	movs	r3, #0
 800612c:	60fb      	str	r3, [r7, #12]
 800612e:	4b10      	ldr	r3, [pc, #64]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006132:	4a0f      	ldr	r2, [pc, #60]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006138:	6413      	str	r3, [r2, #64]	; 0x40
 800613a:	4b0d      	ldr	r3, [pc, #52]	; (8006170 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800613c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006142:	60fb      	str	r3, [r7, #12]
 8006144:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006146:	4b0c      	ldr	r3, [pc, #48]	; (8006178 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a0b      	ldr	r2, [pc, #44]	; (8006178 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800614c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006150:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006152:	f7fc f8d1 	bl	80022f8 <HAL_GetTick>
 8006156:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006158:	e010      	b.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800615a:	f7fc f8cd 	bl	80022f8 <HAL_GetTick>
 800615e:	4602      	mov	r2, r0
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	2b02      	cmp	r3, #2
 8006166:	d909      	bls.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e075      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800616c:	42470068 	.word	0x42470068
 8006170:	40023800 	.word	0x40023800
 8006174:	42470070 	.word	0x42470070
 8006178:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800617c:	4b38      	ldr	r3, [pc, #224]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006184:	2b00      	cmp	r3, #0
 8006186:	d0e8      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006188:	4b36      	ldr	r3, [pc, #216]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800618a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800618c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006190:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d02f      	beq.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061a0:	693a      	ldr	r2, [r7, #16]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d028      	beq.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80061a6:	4b2f      	ldr	r3, [pc, #188]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80061a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80061b0:	4b2d      	ldr	r3, [pc, #180]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80061b2:	2201      	movs	r2, #1
 80061b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061b6:	4b2c      	ldr	r3, [pc, #176]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80061b8:	2200      	movs	r2, #0
 80061ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80061bc:	4a29      	ldr	r2, [pc, #164]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80061c2:	4b28      	ldr	r3, [pc, #160]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80061c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061c6:	f003 0301 	and.w	r3, r3, #1
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d114      	bne.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80061ce:	f7fc f893 	bl	80022f8 <HAL_GetTick>
 80061d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061d4:	e00a      	b.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061d6:	f7fc f88f 	bl	80022f8 <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d901      	bls.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e035      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ec:	4b1d      	ldr	r3, [pc, #116]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80061ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d0ee      	beq.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006200:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006204:	d10d      	bne.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006206:	4b17      	ldr	r3, [pc, #92]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006212:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006216:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800621a:	4912      	ldr	r1, [pc, #72]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800621c:	4313      	orrs	r3, r2
 800621e:	608b      	str	r3, [r1, #8]
 8006220:	e005      	b.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006222:	4b10      	ldr	r3, [pc, #64]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	4a0f      	ldr	r2, [pc, #60]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006228:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800622c:	6093      	str	r3, [r2, #8]
 800622e:	4b0d      	ldr	r3, [pc, #52]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006230:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006236:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800623a:	490a      	ldr	r1, [pc, #40]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800623c:	4313      	orrs	r3, r2
 800623e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0310 	and.w	r3, r3, #16
 8006248:	2b00      	cmp	r3, #0
 800624a:	d004      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006252:	4b06      	ldr	r3, [pc, #24]	; (800626c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8006254:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3718      	adds	r7, #24
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	40007000 	.word	0x40007000
 8006264:	40023800 	.word	0x40023800
 8006268:	42470e40 	.word	0x42470e40
 800626c:	424711e0 	.word	0x424711e0

08006270 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d101      	bne.n	8006284 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e025      	b.n	80062d0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800628a:	b2db      	uxtb	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	d106      	bne.n	800629e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f7fb fe3d 	bl	8001f18 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2202      	movs	r2, #2
 80062a2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	3304      	adds	r3, #4
 80062ae:	4619      	mov	r1, r3
 80062b0:	4610      	mov	r0, r2
 80062b2:	f001 f97f 	bl	80075b4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6818      	ldr	r0, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	461a      	mov	r2, r3
 80062c0:	6839      	ldr	r1, [r7, #0]
 80062c2:	f001 f9d4 	bl	800766e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3708      	adds	r7, #8
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e07b      	b.n	80063e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d108      	bne.n	8006304 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062fa:	d009      	beq.n	8006310 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	61da      	str	r2, [r3, #28]
 8006302:	e005      	b.n	8006310 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d106      	bne.n	8006330 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7fb fc58 	bl	8001be0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006346:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006358:	431a      	orrs	r2, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006362:	431a      	orrs	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	431a      	orrs	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	431a      	orrs	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	699b      	ldr	r3, [r3, #24]
 800637c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006380:	431a      	orrs	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	69db      	ldr	r3, [r3, #28]
 8006386:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800638a:	431a      	orrs	r2, r3
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a1b      	ldr	r3, [r3, #32]
 8006390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006394:	ea42 0103 	orr.w	r1, r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800639c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	430a      	orrs	r2, r1
 80063a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	0c1b      	lsrs	r3, r3, #16
 80063ae:	f003 0104 	and.w	r1, r3, #4
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b6:	f003 0210 	and.w	r2, r3, #16
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	430a      	orrs	r2, r1
 80063c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	69da      	ldr	r2, [r3, #28]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3708      	adds	r7, #8
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}

080063ea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063ea:	b580      	push	{r7, lr}
 80063ec:	b082      	sub	sp, #8
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d101      	bne.n	80063fc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e041      	b.n	8006480 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b00      	cmp	r3, #0
 8006406:	d106      	bne.n	8006416 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f7fb fc2d 	bl	8001c70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2202      	movs	r2, #2
 800641a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	3304      	adds	r3, #4
 8006426:	4619      	mov	r1, r3
 8006428:	4610      	mov	r0, r2
 800642a:	f000 fa95 	bl	8006958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2201      	movs	r2, #1
 8006472:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800647e:	2300      	movs	r3, #0
}
 8006480:	4618      	mov	r0, r3
 8006482:	3708      	adds	r7, #8
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b01      	cmp	r3, #1
 800649a:	d001      	beq.n	80064a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e04e      	b.n	800653e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2202      	movs	r2, #2
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68da      	ldr	r2, [r3, #12]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f042 0201 	orr.w	r2, r2, #1
 80064b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a23      	ldr	r2, [pc, #140]	; (800654c <HAL_TIM_Base_Start_IT+0xc4>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d022      	beq.n	8006508 <HAL_TIM_Base_Start_IT+0x80>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ca:	d01d      	beq.n	8006508 <HAL_TIM_Base_Start_IT+0x80>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a1f      	ldr	r2, [pc, #124]	; (8006550 <HAL_TIM_Base_Start_IT+0xc8>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d018      	beq.n	8006508 <HAL_TIM_Base_Start_IT+0x80>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a1e      	ldr	r2, [pc, #120]	; (8006554 <HAL_TIM_Base_Start_IT+0xcc>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d013      	beq.n	8006508 <HAL_TIM_Base_Start_IT+0x80>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a1c      	ldr	r2, [pc, #112]	; (8006558 <HAL_TIM_Base_Start_IT+0xd0>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d00e      	beq.n	8006508 <HAL_TIM_Base_Start_IT+0x80>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a1b      	ldr	r2, [pc, #108]	; (800655c <HAL_TIM_Base_Start_IT+0xd4>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d009      	beq.n	8006508 <HAL_TIM_Base_Start_IT+0x80>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a19      	ldr	r2, [pc, #100]	; (8006560 <HAL_TIM_Base_Start_IT+0xd8>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d004      	beq.n	8006508 <HAL_TIM_Base_Start_IT+0x80>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a18      	ldr	r2, [pc, #96]	; (8006564 <HAL_TIM_Base_Start_IT+0xdc>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d111      	bne.n	800652c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	f003 0307 	and.w	r3, r3, #7
 8006512:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2b06      	cmp	r3, #6
 8006518:	d010      	beq.n	800653c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f042 0201 	orr.w	r2, r2, #1
 8006528:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800652a:	e007      	b.n	800653c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f042 0201 	orr.w	r2, r2, #1
 800653a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	40010000 	.word	0x40010000
 8006550:	40000400 	.word	0x40000400
 8006554:	40000800 	.word	0x40000800
 8006558:	40000c00 	.word	0x40000c00
 800655c:	40010400 	.word	0x40010400
 8006560:	40014000 	.word	0x40014000
 8006564:	40001800 	.word	0x40001800

08006568 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	f003 0302 	and.w	r3, r3, #2
 800657a:	2b02      	cmp	r3, #2
 800657c:	d122      	bne.n	80065c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	f003 0302 	and.w	r3, r3, #2
 8006588:	2b02      	cmp	r3, #2
 800658a:	d11b      	bne.n	80065c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f06f 0202 	mvn.w	r2, #2
 8006594:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2201      	movs	r2, #1
 800659a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	f003 0303 	and.w	r3, r3, #3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d003      	beq.n	80065b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 f9b5 	bl	800691a <HAL_TIM_IC_CaptureCallback>
 80065b0:	e005      	b.n	80065be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 f9a7 	bl	8006906 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 f9b8 	bl	800692e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	f003 0304 	and.w	r3, r3, #4
 80065ce:	2b04      	cmp	r3, #4
 80065d0:	d122      	bne.n	8006618 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	f003 0304 	and.w	r3, r3, #4
 80065dc:	2b04      	cmp	r3, #4
 80065de:	d11b      	bne.n	8006618 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f06f 0204 	mvn.w	r2, #4
 80065e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2202      	movs	r2, #2
 80065ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d003      	beq.n	8006606 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 f98b 	bl	800691a <HAL_TIM_IC_CaptureCallback>
 8006604:	e005      	b.n	8006612 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f97d 	bl	8006906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 f98e 	bl	800692e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	f003 0308 	and.w	r3, r3, #8
 8006622:	2b08      	cmp	r3, #8
 8006624:	d122      	bne.n	800666c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	f003 0308 	and.w	r3, r3, #8
 8006630:	2b08      	cmp	r3, #8
 8006632:	d11b      	bne.n	800666c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f06f 0208 	mvn.w	r2, #8
 800663c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2204      	movs	r2, #4
 8006642:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	69db      	ldr	r3, [r3, #28]
 800664a:	f003 0303 	and.w	r3, r3, #3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f961 	bl	800691a <HAL_TIM_IC_CaptureCallback>
 8006658:	e005      	b.n	8006666 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f953 	bl	8006906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f964 	bl	800692e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	f003 0310 	and.w	r3, r3, #16
 8006676:	2b10      	cmp	r3, #16
 8006678:	d122      	bne.n	80066c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f003 0310 	and.w	r3, r3, #16
 8006684:	2b10      	cmp	r3, #16
 8006686:	d11b      	bne.n	80066c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f06f 0210 	mvn.w	r2, #16
 8006690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2208      	movs	r2, #8
 8006696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	69db      	ldr	r3, [r3, #28]
 800669e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d003      	beq.n	80066ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f937 	bl	800691a <HAL_TIM_IC_CaptureCallback>
 80066ac:	e005      	b.n	80066ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f929 	bl	8006906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f000 f93a 	bl	800692e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	f003 0301 	and.w	r3, r3, #1
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d10e      	bne.n	80066ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f003 0301 	and.w	r3, r3, #1
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d107      	bne.n	80066ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f06f 0201 	mvn.w	r2, #1
 80066e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7fa fbcc 	bl	8000e84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f6:	2b80      	cmp	r3, #128	; 0x80
 80066f8:	d10e      	bne.n	8006718 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006704:	2b80      	cmp	r3, #128	; 0x80
 8006706:	d107      	bne.n	8006718 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 fae0 	bl	8006cd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	691b      	ldr	r3, [r3, #16]
 800671e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006722:	2b40      	cmp	r3, #64	; 0x40
 8006724:	d10e      	bne.n	8006744 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006730:	2b40      	cmp	r3, #64	; 0x40
 8006732:	d107      	bne.n	8006744 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800673c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f8ff 	bl	8006942 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	f003 0320 	and.w	r3, r3, #32
 800674e:	2b20      	cmp	r3, #32
 8006750:	d10e      	bne.n	8006770 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	f003 0320 	and.w	r3, r3, #32
 800675c:	2b20      	cmp	r3, #32
 800675e:	d107      	bne.n	8006770 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f06f 0220 	mvn.w	r2, #32
 8006768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 faaa 	bl	8006cc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006770:	bf00      	nop
 8006772:	3708      	adds	r7, #8
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006782:	2300      	movs	r3, #0
 8006784:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800678c:	2b01      	cmp	r3, #1
 800678e:	d101      	bne.n	8006794 <HAL_TIM_ConfigClockSource+0x1c>
 8006790:	2302      	movs	r3, #2
 8006792:	e0b4      	b.n	80068fe <HAL_TIM_ConfigClockSource+0x186>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2202      	movs	r2, #2
 80067a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80067b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067cc:	d03e      	beq.n	800684c <HAL_TIM_ConfigClockSource+0xd4>
 80067ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067d2:	f200 8087 	bhi.w	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
 80067d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067da:	f000 8086 	beq.w	80068ea <HAL_TIM_ConfigClockSource+0x172>
 80067de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067e2:	d87f      	bhi.n	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
 80067e4:	2b70      	cmp	r3, #112	; 0x70
 80067e6:	d01a      	beq.n	800681e <HAL_TIM_ConfigClockSource+0xa6>
 80067e8:	2b70      	cmp	r3, #112	; 0x70
 80067ea:	d87b      	bhi.n	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
 80067ec:	2b60      	cmp	r3, #96	; 0x60
 80067ee:	d050      	beq.n	8006892 <HAL_TIM_ConfigClockSource+0x11a>
 80067f0:	2b60      	cmp	r3, #96	; 0x60
 80067f2:	d877      	bhi.n	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
 80067f4:	2b50      	cmp	r3, #80	; 0x50
 80067f6:	d03c      	beq.n	8006872 <HAL_TIM_ConfigClockSource+0xfa>
 80067f8:	2b50      	cmp	r3, #80	; 0x50
 80067fa:	d873      	bhi.n	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
 80067fc:	2b40      	cmp	r3, #64	; 0x40
 80067fe:	d058      	beq.n	80068b2 <HAL_TIM_ConfigClockSource+0x13a>
 8006800:	2b40      	cmp	r3, #64	; 0x40
 8006802:	d86f      	bhi.n	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006804:	2b30      	cmp	r3, #48	; 0x30
 8006806:	d064      	beq.n	80068d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006808:	2b30      	cmp	r3, #48	; 0x30
 800680a:	d86b      	bhi.n	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
 800680c:	2b20      	cmp	r3, #32
 800680e:	d060      	beq.n	80068d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006810:	2b20      	cmp	r3, #32
 8006812:	d867      	bhi.n	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006814:	2b00      	cmp	r3, #0
 8006816:	d05c      	beq.n	80068d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006818:	2b10      	cmp	r3, #16
 800681a:	d05a      	beq.n	80068d2 <HAL_TIM_ConfigClockSource+0x15a>
 800681c:	e062      	b.n	80068e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6818      	ldr	r0, [r3, #0]
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	6899      	ldr	r1, [r3, #8]
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	685a      	ldr	r2, [r3, #4]
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	f000 f9ad 	bl	8006b8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006840:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	609a      	str	r2, [r3, #8]
      break;
 800684a:	e04f      	b.n	80068ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6818      	ldr	r0, [r3, #0]
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	6899      	ldr	r1, [r3, #8]
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	f000 f996 	bl	8006b8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	689a      	ldr	r2, [r3, #8]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800686e:	609a      	str	r2, [r3, #8]
      break;
 8006870:	e03c      	b.n	80068ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6818      	ldr	r0, [r3, #0]
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	6859      	ldr	r1, [r3, #4]
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	461a      	mov	r2, r3
 8006880:	f000 f90a 	bl	8006a98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2150      	movs	r1, #80	; 0x50
 800688a:	4618      	mov	r0, r3
 800688c:	f000 f963 	bl	8006b56 <TIM_ITRx_SetConfig>
      break;
 8006890:	e02c      	b.n	80068ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6818      	ldr	r0, [r3, #0]
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	6859      	ldr	r1, [r3, #4]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	461a      	mov	r2, r3
 80068a0:	f000 f929 	bl	8006af6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2160      	movs	r1, #96	; 0x60
 80068aa:	4618      	mov	r0, r3
 80068ac:	f000 f953 	bl	8006b56 <TIM_ITRx_SetConfig>
      break;
 80068b0:	e01c      	b.n	80068ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6818      	ldr	r0, [r3, #0]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	6859      	ldr	r1, [r3, #4]
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	461a      	mov	r2, r3
 80068c0:	f000 f8ea 	bl	8006a98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2140      	movs	r1, #64	; 0x40
 80068ca:	4618      	mov	r0, r3
 80068cc:	f000 f943 	bl	8006b56 <TIM_ITRx_SetConfig>
      break;
 80068d0:	e00c      	b.n	80068ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4619      	mov	r1, r3
 80068dc:	4610      	mov	r0, r2
 80068de:	f000 f93a 	bl	8006b56 <TIM_ITRx_SetConfig>
      break;
 80068e2:	e003      	b.n	80068ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	73fb      	strb	r3, [r7, #15]
      break;
 80068e8:	e000      	b.n	80068ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80068ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006906:	b480      	push	{r7}
 8006908:	b083      	sub	sp, #12
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800690e:	bf00      	nop
 8006910:	370c      	adds	r7, #12
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr

0800691a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800691a:	b480      	push	{r7}
 800691c:	b083      	sub	sp, #12
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006922:	bf00      	nop
 8006924:	370c      	adds	r7, #12
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr

0800692e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800692e:	b480      	push	{r7}
 8006930:	b083      	sub	sp, #12
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006936:	bf00      	nop
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr

08006942 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006942:	b480      	push	{r7}
 8006944:	b083      	sub	sp, #12
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
	...

08006958 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	4a40      	ldr	r2, [pc, #256]	; (8006a6c <TIM_Base_SetConfig+0x114>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d013      	beq.n	8006998 <TIM_Base_SetConfig+0x40>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006976:	d00f      	beq.n	8006998 <TIM_Base_SetConfig+0x40>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4a3d      	ldr	r2, [pc, #244]	; (8006a70 <TIM_Base_SetConfig+0x118>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d00b      	beq.n	8006998 <TIM_Base_SetConfig+0x40>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a3c      	ldr	r2, [pc, #240]	; (8006a74 <TIM_Base_SetConfig+0x11c>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d007      	beq.n	8006998 <TIM_Base_SetConfig+0x40>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a3b      	ldr	r2, [pc, #236]	; (8006a78 <TIM_Base_SetConfig+0x120>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d003      	beq.n	8006998 <TIM_Base_SetConfig+0x40>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a3a      	ldr	r2, [pc, #232]	; (8006a7c <TIM_Base_SetConfig+0x124>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d108      	bne.n	80069aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800699e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	68fa      	ldr	r2, [r7, #12]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a2f      	ldr	r2, [pc, #188]	; (8006a6c <TIM_Base_SetConfig+0x114>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d02b      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069b8:	d027      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a2c      	ldr	r2, [pc, #176]	; (8006a70 <TIM_Base_SetConfig+0x118>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d023      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a2b      	ldr	r2, [pc, #172]	; (8006a74 <TIM_Base_SetConfig+0x11c>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d01f      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a2a      	ldr	r2, [pc, #168]	; (8006a78 <TIM_Base_SetConfig+0x120>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d01b      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a29      	ldr	r2, [pc, #164]	; (8006a7c <TIM_Base_SetConfig+0x124>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d017      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a28      	ldr	r2, [pc, #160]	; (8006a80 <TIM_Base_SetConfig+0x128>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d013      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a27      	ldr	r2, [pc, #156]	; (8006a84 <TIM_Base_SetConfig+0x12c>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d00f      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a26      	ldr	r2, [pc, #152]	; (8006a88 <TIM_Base_SetConfig+0x130>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d00b      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a25      	ldr	r2, [pc, #148]	; (8006a8c <TIM_Base_SetConfig+0x134>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d007      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a24      	ldr	r2, [pc, #144]	; (8006a90 <TIM_Base_SetConfig+0x138>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d003      	beq.n	8006a0a <TIM_Base_SetConfig+0xb2>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a23      	ldr	r2, [pc, #140]	; (8006a94 <TIM_Base_SetConfig+0x13c>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d108      	bne.n	8006a1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	689a      	ldr	r2, [r3, #8]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a0a      	ldr	r2, [pc, #40]	; (8006a6c <TIM_Base_SetConfig+0x114>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d003      	beq.n	8006a50 <TIM_Base_SetConfig+0xf8>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a0c      	ldr	r2, [pc, #48]	; (8006a7c <TIM_Base_SetConfig+0x124>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d103      	bne.n	8006a58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	691a      	ldr	r2, [r3, #16]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	615a      	str	r2, [r3, #20]
}
 8006a5e:	bf00      	nop
 8006a60:	3714      	adds	r7, #20
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	40010000 	.word	0x40010000
 8006a70:	40000400 	.word	0x40000400
 8006a74:	40000800 	.word	0x40000800
 8006a78:	40000c00 	.word	0x40000c00
 8006a7c:	40010400 	.word	0x40010400
 8006a80:	40014000 	.word	0x40014000
 8006a84:	40014400 	.word	0x40014400
 8006a88:	40014800 	.word	0x40014800
 8006a8c:	40001800 	.word	0x40001800
 8006a90:	40001c00 	.word	0x40001c00
 8006a94:	40002000 	.word	0x40002000

08006a98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	f023 0201 	bic.w	r2, r3, #1
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ac2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	011b      	lsls	r3, r3, #4
 8006ac8:	693a      	ldr	r2, [r7, #16]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f023 030a 	bic.w	r3, r3, #10
 8006ad4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ad6:	697a      	ldr	r2, [r7, #20]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	621a      	str	r2, [r3, #32]
}
 8006aea:	bf00      	nop
 8006aec:	371c      	adds	r7, #28
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr

08006af6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006af6:	b480      	push	{r7}
 8006af8:	b087      	sub	sp, #28
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	60f8      	str	r0, [r7, #12]
 8006afe:	60b9      	str	r1, [r7, #8]
 8006b00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	f023 0210 	bic.w	r2, r3, #16
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6a1b      	ldr	r3, [r3, #32]
 8006b18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	031b      	lsls	r3, r3, #12
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b32:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	011b      	lsls	r3, r3, #4
 8006b38:	693a      	ldr	r2, [r7, #16]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	693a      	ldr	r2, [r7, #16]
 8006b48:	621a      	str	r2, [r3, #32]
}
 8006b4a:	bf00      	nop
 8006b4c:	371c      	adds	r7, #28
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr

08006b56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b56:	b480      	push	{r7}
 8006b58:	b085      	sub	sp, #20
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
 8006b5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b6e:	683a      	ldr	r2, [r7, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	f043 0307 	orr.w	r3, r3, #7
 8006b78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	609a      	str	r2, [r3, #8]
}
 8006b80:	bf00      	nop
 8006b82:	3714      	adds	r7, #20
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b087      	sub	sp, #28
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
 8006b98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ba6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	021a      	lsls	r2, r3, #8
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	697a      	ldr	r2, [r7, #20]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	609a      	str	r2, [r3, #8]
}
 8006bc0:	bf00      	nop
 8006bc2:	371c      	adds	r7, #28
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b085      	sub	sp, #20
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d101      	bne.n	8006be4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006be0:	2302      	movs	r3, #2
 8006be2:	e05a      	b.n	8006c9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2202      	movs	r2, #2
 8006bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a21      	ldr	r2, [pc, #132]	; (8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d022      	beq.n	8006c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c30:	d01d      	beq.n	8006c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a1d      	ldr	r2, [pc, #116]	; (8006cac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d018      	beq.n	8006c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4a1b      	ldr	r2, [pc, #108]	; (8006cb0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d013      	beq.n	8006c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a1a      	ldr	r2, [pc, #104]	; (8006cb4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d00e      	beq.n	8006c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a18      	ldr	r2, [pc, #96]	; (8006cb8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d009      	beq.n	8006c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a17      	ldr	r2, [pc, #92]	; (8006cbc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d004      	beq.n	8006c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a15      	ldr	r2, [pc, #84]	; (8006cc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d10c      	bne.n	8006c88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	68ba      	ldr	r2, [r7, #8]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68ba      	ldr	r2, [r7, #8]
 8006c86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3714      	adds	r7, #20
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr
 8006ca6:	bf00      	nop
 8006ca8:	40010000 	.word	0x40010000
 8006cac:	40000400 	.word	0x40000400
 8006cb0:	40000800 	.word	0x40000800
 8006cb4:	40000c00 	.word	0x40000c00
 8006cb8:	40010400 	.word	0x40010400
 8006cbc:	40014000 	.word	0x40014000
 8006cc0:	40001800 	.word	0x40001800

08006cc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ccc:	bf00      	nop
 8006cce:	370c      	adds	r7, #12
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b082      	sub	sp, #8
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e03f      	b.n	8006d7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d106      	bne.n	8006d18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f7fa ffce 	bl	8001cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2224      	movs	r2, #36	; 0x24
 8006d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68da      	ldr	r2, [r3, #12]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 f9cb 	bl	80070cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	691a      	ldr	r2, [r3, #16]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	695a      	ldr	r2, [r3, #20]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68da      	ldr	r2, [r3, #12]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2220      	movs	r2, #32
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2220      	movs	r2, #32
 8006d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3708      	adds	r7, #8
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b08a      	sub	sp, #40	; 0x28
 8006d8a:	af02      	add	r7, sp, #8
 8006d8c:	60f8      	str	r0, [r7, #12]
 8006d8e:	60b9      	str	r1, [r7, #8]
 8006d90:	603b      	str	r3, [r7, #0]
 8006d92:	4613      	mov	r3, r2
 8006d94:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	2b20      	cmp	r3, #32
 8006da4:	d17c      	bne.n	8006ea0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d002      	beq.n	8006db2 <HAL_UART_Transmit+0x2c>
 8006dac:	88fb      	ldrh	r3, [r7, #6]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d101      	bne.n	8006db6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e075      	b.n	8006ea2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d101      	bne.n	8006dc4 <HAL_UART_Transmit+0x3e>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	e06e      	b.n	8006ea2 <HAL_UART_Transmit+0x11c>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2221      	movs	r2, #33	; 0x21
 8006dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006dda:	f7fb fa8d 	bl	80022f8 <HAL_GetTick>
 8006dde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	88fa      	ldrh	r2, [r7, #6]
 8006de4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	88fa      	ldrh	r2, [r7, #6]
 8006dea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006df4:	d108      	bne.n	8006e08 <HAL_UART_Transmit+0x82>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d104      	bne.n	8006e08 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	61bb      	str	r3, [r7, #24]
 8006e06:	e003      	b.n	8006e10 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006e18:	e02a      	b.n	8006e70 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	9300      	str	r3, [sp, #0]
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	2200      	movs	r2, #0
 8006e22:	2180      	movs	r1, #128	; 0x80
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f000 f8e2 	bl	8006fee <UART_WaitOnFlagUntilTimeout>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006e30:	2303      	movs	r3, #3
 8006e32:	e036      	b.n	8006ea2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d10b      	bne.n	8006e52 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	881b      	ldrh	r3, [r3, #0]
 8006e3e:	461a      	mov	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	3302      	adds	r3, #2
 8006e4e:	61bb      	str	r3, [r7, #24]
 8006e50:	e007      	b.n	8006e62 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	781a      	ldrb	r2, [r3, #0]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	b29a      	uxth	r2, r3
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d1cf      	bne.n	8006e1a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	2200      	movs	r2, #0
 8006e82:	2140      	movs	r1, #64	; 0x40
 8006e84:	68f8      	ldr	r0, [r7, #12]
 8006e86:	f000 f8b2 	bl	8006fee <UART_WaitOnFlagUntilTimeout>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d001      	beq.n	8006e94 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e006      	b.n	8006ea2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2220      	movs	r2, #32
 8006e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	e000      	b.n	8006ea2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006ea0:	2302      	movs	r3, #2
  }
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3720      	adds	r7, #32
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}

08006eaa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006eaa:	b580      	push	{r7, lr}
 8006eac:	b08a      	sub	sp, #40	; 0x28
 8006eae:	af02      	add	r7, sp, #8
 8006eb0:	60f8      	str	r0, [r7, #12]
 8006eb2:	60b9      	str	r1, [r7, #8]
 8006eb4:	603b      	str	r3, [r7, #0]
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b20      	cmp	r3, #32
 8006ec8:	f040 808c 	bne.w	8006fe4 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d002      	beq.n	8006ed8 <HAL_UART_Receive+0x2e>
 8006ed2:	88fb      	ldrh	r3, [r7, #6]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d101      	bne.n	8006edc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e084      	b.n	8006fe6 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d101      	bne.n	8006eea <HAL_UART_Receive+0x40>
 8006ee6:	2302      	movs	r3, #2
 8006ee8:	e07d      	b.n	8006fe6 <HAL_UART_Receive+0x13c>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2222      	movs	r2, #34	; 0x22
 8006efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f06:	f7fb f9f7 	bl	80022f8 <HAL_GetTick>
 8006f0a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	88fa      	ldrh	r2, [r7, #6]
 8006f10:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	88fa      	ldrh	r2, [r7, #6]
 8006f16:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f20:	d108      	bne.n	8006f34 <HAL_UART_Receive+0x8a>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d104      	bne.n	8006f34 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	61bb      	str	r3, [r7, #24]
 8006f32:	e003      	b.n	8006f3c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006f44:	e043      	b.n	8006fce <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	2120      	movs	r1, #32
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f000 f84c 	bl	8006fee <UART_WaitOnFlagUntilTimeout>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d001      	beq.n	8006f60 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8006f5c:	2303      	movs	r3, #3
 8006f5e:	e042      	b.n	8006fe6 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d10c      	bne.n	8006f80 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f72:	b29a      	uxth	r2, r3
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	3302      	adds	r3, #2
 8006f7c:	61bb      	str	r3, [r7, #24]
 8006f7e:	e01f      	b.n	8006fc0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f88:	d007      	beq.n	8006f9a <HAL_UART_Receive+0xf0>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10a      	bne.n	8006fa8 <HAL_UART_Receive+0xfe>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d106      	bne.n	8006fa8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	b2da      	uxtb	r2, r3
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	701a      	strb	r2, [r3, #0]
 8006fa6:	e008      	b.n	8006fba <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fb4:	b2da      	uxtb	r2, r3
 8006fb6:	69fb      	ldr	r3, [r7, #28]
 8006fb8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	b29a      	uxth	r2, r3
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d1b6      	bne.n	8006f46 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2220      	movs	r2, #32
 8006fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	e000      	b.n	8006fe6 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006fe4:	2302      	movs	r3, #2
  }
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3720      	adds	r7, #32
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b090      	sub	sp, #64	; 0x40
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	60f8      	str	r0, [r7, #12]
 8006ff6:	60b9      	str	r1, [r7, #8]
 8006ff8:	603b      	str	r3, [r7, #0]
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ffe:	e050      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007000:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007006:	d04c      	beq.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007008:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800700a:	2b00      	cmp	r3, #0
 800700c:	d007      	beq.n	800701e <UART_WaitOnFlagUntilTimeout+0x30>
 800700e:	f7fb f973 	bl	80022f8 <HAL_GetTick>
 8007012:	4602      	mov	r2, r0
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800701a:	429a      	cmp	r2, r3
 800701c:	d241      	bcs.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	330c      	adds	r3, #12
 8007024:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007028:	e853 3f00 	ldrex	r3, [r3]
 800702c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800702e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007030:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007034:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	330c      	adds	r3, #12
 800703c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800703e:	637a      	str	r2, [r7, #52]	; 0x34
 8007040:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007042:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007044:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007046:	e841 2300 	strex	r3, r2, [r1]
 800704a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800704c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1e5      	bne.n	800701e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3314      	adds	r3, #20
 8007058:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	e853 3f00 	ldrex	r3, [r3]
 8007060:	613b      	str	r3, [r7, #16]
   return(result);
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	f023 0301 	bic.w	r3, r3, #1
 8007068:	63bb      	str	r3, [r7, #56]	; 0x38
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	3314      	adds	r3, #20
 8007070:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007072:	623a      	str	r2, [r7, #32]
 8007074:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007076:	69f9      	ldr	r1, [r7, #28]
 8007078:	6a3a      	ldr	r2, [r7, #32]
 800707a:	e841 2300 	strex	r3, r2, [r1]
 800707e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d1e5      	bne.n	8007052 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2220      	movs	r2, #32
 800708a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2220      	movs	r2, #32
 8007092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e00f      	b.n	80070c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	4013      	ands	r3, r2
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	bf0c      	ite	eq
 80070b2:	2301      	moveq	r3, #1
 80070b4:	2300      	movne	r3, #0
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	461a      	mov	r2, r3
 80070ba:	79fb      	ldrb	r3, [r7, #7]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d09f      	beq.n	8007000 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3740      	adds	r7, #64	; 0x40
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
	...

080070cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070d0:	b0c0      	sub	sp, #256	; 0x100
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	691b      	ldr	r3, [r3, #16]
 80070e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80070e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070e8:	68d9      	ldr	r1, [r3, #12]
 80070ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	ea40 0301 	orr.w	r3, r0, r1
 80070f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80070f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070fa:	689a      	ldr	r2, [r3, #8]
 80070fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007100:	691b      	ldr	r3, [r3, #16]
 8007102:	431a      	orrs	r2, r3
 8007104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007108:	695b      	ldr	r3, [r3, #20]
 800710a:	431a      	orrs	r2, r3
 800710c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007110:	69db      	ldr	r3, [r3, #28]
 8007112:	4313      	orrs	r3, r2
 8007114:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007124:	f021 010c 	bic.w	r1, r1, #12
 8007128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007132:	430b      	orrs	r3, r1
 8007134:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007146:	6999      	ldr	r1, [r3, #24]
 8007148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	ea40 0301 	orr.w	r3, r0, r1
 8007152:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	4b8f      	ldr	r3, [pc, #572]	; (8007398 <UART_SetConfig+0x2cc>)
 800715c:	429a      	cmp	r2, r3
 800715e:	d005      	beq.n	800716c <UART_SetConfig+0xa0>
 8007160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007164:	681a      	ldr	r2, [r3, #0]
 8007166:	4b8d      	ldr	r3, [pc, #564]	; (800739c <UART_SetConfig+0x2d0>)
 8007168:	429a      	cmp	r2, r3
 800716a:	d104      	bne.n	8007176 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800716c:	f7fe fe7a 	bl	8005e64 <HAL_RCC_GetPCLK2Freq>
 8007170:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007174:	e003      	b.n	800717e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007176:	f7fe fe61 	bl	8005e3c <HAL_RCC_GetPCLK1Freq>
 800717a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800717e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007182:	69db      	ldr	r3, [r3, #28]
 8007184:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007188:	f040 810c 	bne.w	80073a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800718c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007190:	2200      	movs	r2, #0
 8007192:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007196:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800719a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800719e:	4622      	mov	r2, r4
 80071a0:	462b      	mov	r3, r5
 80071a2:	1891      	adds	r1, r2, r2
 80071a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80071a6:	415b      	adcs	r3, r3
 80071a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80071ae:	4621      	mov	r1, r4
 80071b0:	eb12 0801 	adds.w	r8, r2, r1
 80071b4:	4629      	mov	r1, r5
 80071b6:	eb43 0901 	adc.w	r9, r3, r1
 80071ba:	f04f 0200 	mov.w	r2, #0
 80071be:	f04f 0300 	mov.w	r3, #0
 80071c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071ce:	4690      	mov	r8, r2
 80071d0:	4699      	mov	r9, r3
 80071d2:	4623      	mov	r3, r4
 80071d4:	eb18 0303 	adds.w	r3, r8, r3
 80071d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80071dc:	462b      	mov	r3, r5
 80071de:	eb49 0303 	adc.w	r3, r9, r3
 80071e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80071e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80071f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80071f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80071fa:	460b      	mov	r3, r1
 80071fc:	18db      	adds	r3, r3, r3
 80071fe:	653b      	str	r3, [r7, #80]	; 0x50
 8007200:	4613      	mov	r3, r2
 8007202:	eb42 0303 	adc.w	r3, r2, r3
 8007206:	657b      	str	r3, [r7, #84]	; 0x54
 8007208:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800720c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007210:	f7f9 f83e 	bl	8000290 <__aeabi_uldivmod>
 8007214:	4602      	mov	r2, r0
 8007216:	460b      	mov	r3, r1
 8007218:	4b61      	ldr	r3, [pc, #388]	; (80073a0 <UART_SetConfig+0x2d4>)
 800721a:	fba3 2302 	umull	r2, r3, r3, r2
 800721e:	095b      	lsrs	r3, r3, #5
 8007220:	011c      	lsls	r4, r3, #4
 8007222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007226:	2200      	movs	r2, #0
 8007228:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800722c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007230:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007234:	4642      	mov	r2, r8
 8007236:	464b      	mov	r3, r9
 8007238:	1891      	adds	r1, r2, r2
 800723a:	64b9      	str	r1, [r7, #72]	; 0x48
 800723c:	415b      	adcs	r3, r3
 800723e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007240:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007244:	4641      	mov	r1, r8
 8007246:	eb12 0a01 	adds.w	sl, r2, r1
 800724a:	4649      	mov	r1, r9
 800724c:	eb43 0b01 	adc.w	fp, r3, r1
 8007250:	f04f 0200 	mov.w	r2, #0
 8007254:	f04f 0300 	mov.w	r3, #0
 8007258:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800725c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007260:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007264:	4692      	mov	sl, r2
 8007266:	469b      	mov	fp, r3
 8007268:	4643      	mov	r3, r8
 800726a:	eb1a 0303 	adds.w	r3, sl, r3
 800726e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007272:	464b      	mov	r3, r9
 8007274:	eb4b 0303 	adc.w	r3, fp, r3
 8007278:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800727c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007288:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800728c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007290:	460b      	mov	r3, r1
 8007292:	18db      	adds	r3, r3, r3
 8007294:	643b      	str	r3, [r7, #64]	; 0x40
 8007296:	4613      	mov	r3, r2
 8007298:	eb42 0303 	adc.w	r3, r2, r3
 800729c:	647b      	str	r3, [r7, #68]	; 0x44
 800729e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80072a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80072a6:	f7f8 fff3 	bl	8000290 <__aeabi_uldivmod>
 80072aa:	4602      	mov	r2, r0
 80072ac:	460b      	mov	r3, r1
 80072ae:	4611      	mov	r1, r2
 80072b0:	4b3b      	ldr	r3, [pc, #236]	; (80073a0 <UART_SetConfig+0x2d4>)
 80072b2:	fba3 2301 	umull	r2, r3, r3, r1
 80072b6:	095b      	lsrs	r3, r3, #5
 80072b8:	2264      	movs	r2, #100	; 0x64
 80072ba:	fb02 f303 	mul.w	r3, r2, r3
 80072be:	1acb      	subs	r3, r1, r3
 80072c0:	00db      	lsls	r3, r3, #3
 80072c2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80072c6:	4b36      	ldr	r3, [pc, #216]	; (80073a0 <UART_SetConfig+0x2d4>)
 80072c8:	fba3 2302 	umull	r2, r3, r3, r2
 80072cc:	095b      	lsrs	r3, r3, #5
 80072ce:	005b      	lsls	r3, r3, #1
 80072d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80072d4:	441c      	add	r4, r3
 80072d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072da:	2200      	movs	r2, #0
 80072dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80072e0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80072e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80072e8:	4642      	mov	r2, r8
 80072ea:	464b      	mov	r3, r9
 80072ec:	1891      	adds	r1, r2, r2
 80072ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80072f0:	415b      	adcs	r3, r3
 80072f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80072f8:	4641      	mov	r1, r8
 80072fa:	1851      	adds	r1, r2, r1
 80072fc:	6339      	str	r1, [r7, #48]	; 0x30
 80072fe:	4649      	mov	r1, r9
 8007300:	414b      	adcs	r3, r1
 8007302:	637b      	str	r3, [r7, #52]	; 0x34
 8007304:	f04f 0200 	mov.w	r2, #0
 8007308:	f04f 0300 	mov.w	r3, #0
 800730c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007310:	4659      	mov	r1, fp
 8007312:	00cb      	lsls	r3, r1, #3
 8007314:	4651      	mov	r1, sl
 8007316:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800731a:	4651      	mov	r1, sl
 800731c:	00ca      	lsls	r2, r1, #3
 800731e:	4610      	mov	r0, r2
 8007320:	4619      	mov	r1, r3
 8007322:	4603      	mov	r3, r0
 8007324:	4642      	mov	r2, r8
 8007326:	189b      	adds	r3, r3, r2
 8007328:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800732c:	464b      	mov	r3, r9
 800732e:	460a      	mov	r2, r1
 8007330:	eb42 0303 	adc.w	r3, r2, r3
 8007334:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	2200      	movs	r2, #0
 8007340:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007344:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007348:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800734c:	460b      	mov	r3, r1
 800734e:	18db      	adds	r3, r3, r3
 8007350:	62bb      	str	r3, [r7, #40]	; 0x28
 8007352:	4613      	mov	r3, r2
 8007354:	eb42 0303 	adc.w	r3, r2, r3
 8007358:	62fb      	str	r3, [r7, #44]	; 0x2c
 800735a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800735e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007362:	f7f8 ff95 	bl	8000290 <__aeabi_uldivmod>
 8007366:	4602      	mov	r2, r0
 8007368:	460b      	mov	r3, r1
 800736a:	4b0d      	ldr	r3, [pc, #52]	; (80073a0 <UART_SetConfig+0x2d4>)
 800736c:	fba3 1302 	umull	r1, r3, r3, r2
 8007370:	095b      	lsrs	r3, r3, #5
 8007372:	2164      	movs	r1, #100	; 0x64
 8007374:	fb01 f303 	mul.w	r3, r1, r3
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	00db      	lsls	r3, r3, #3
 800737c:	3332      	adds	r3, #50	; 0x32
 800737e:	4a08      	ldr	r2, [pc, #32]	; (80073a0 <UART_SetConfig+0x2d4>)
 8007380:	fba2 2303 	umull	r2, r3, r2, r3
 8007384:	095b      	lsrs	r3, r3, #5
 8007386:	f003 0207 	and.w	r2, r3, #7
 800738a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4422      	add	r2, r4
 8007392:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007394:	e105      	b.n	80075a2 <UART_SetConfig+0x4d6>
 8007396:	bf00      	nop
 8007398:	40011000 	.word	0x40011000
 800739c:	40011400 	.word	0x40011400
 80073a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073a8:	2200      	movs	r2, #0
 80073aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80073ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80073b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80073b6:	4642      	mov	r2, r8
 80073b8:	464b      	mov	r3, r9
 80073ba:	1891      	adds	r1, r2, r2
 80073bc:	6239      	str	r1, [r7, #32]
 80073be:	415b      	adcs	r3, r3
 80073c0:	627b      	str	r3, [r7, #36]	; 0x24
 80073c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80073c6:	4641      	mov	r1, r8
 80073c8:	1854      	adds	r4, r2, r1
 80073ca:	4649      	mov	r1, r9
 80073cc:	eb43 0501 	adc.w	r5, r3, r1
 80073d0:	f04f 0200 	mov.w	r2, #0
 80073d4:	f04f 0300 	mov.w	r3, #0
 80073d8:	00eb      	lsls	r3, r5, #3
 80073da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073de:	00e2      	lsls	r2, r4, #3
 80073e0:	4614      	mov	r4, r2
 80073e2:	461d      	mov	r5, r3
 80073e4:	4643      	mov	r3, r8
 80073e6:	18e3      	adds	r3, r4, r3
 80073e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80073ec:	464b      	mov	r3, r9
 80073ee:	eb45 0303 	adc.w	r3, r5, r3
 80073f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80073f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007402:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007406:	f04f 0200 	mov.w	r2, #0
 800740a:	f04f 0300 	mov.w	r3, #0
 800740e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007412:	4629      	mov	r1, r5
 8007414:	008b      	lsls	r3, r1, #2
 8007416:	4621      	mov	r1, r4
 8007418:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800741c:	4621      	mov	r1, r4
 800741e:	008a      	lsls	r2, r1, #2
 8007420:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007424:	f7f8 ff34 	bl	8000290 <__aeabi_uldivmod>
 8007428:	4602      	mov	r2, r0
 800742a:	460b      	mov	r3, r1
 800742c:	4b60      	ldr	r3, [pc, #384]	; (80075b0 <UART_SetConfig+0x4e4>)
 800742e:	fba3 2302 	umull	r2, r3, r3, r2
 8007432:	095b      	lsrs	r3, r3, #5
 8007434:	011c      	lsls	r4, r3, #4
 8007436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800743a:	2200      	movs	r2, #0
 800743c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007440:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007444:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007448:	4642      	mov	r2, r8
 800744a:	464b      	mov	r3, r9
 800744c:	1891      	adds	r1, r2, r2
 800744e:	61b9      	str	r1, [r7, #24]
 8007450:	415b      	adcs	r3, r3
 8007452:	61fb      	str	r3, [r7, #28]
 8007454:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007458:	4641      	mov	r1, r8
 800745a:	1851      	adds	r1, r2, r1
 800745c:	6139      	str	r1, [r7, #16]
 800745e:	4649      	mov	r1, r9
 8007460:	414b      	adcs	r3, r1
 8007462:	617b      	str	r3, [r7, #20]
 8007464:	f04f 0200 	mov.w	r2, #0
 8007468:	f04f 0300 	mov.w	r3, #0
 800746c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007470:	4659      	mov	r1, fp
 8007472:	00cb      	lsls	r3, r1, #3
 8007474:	4651      	mov	r1, sl
 8007476:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800747a:	4651      	mov	r1, sl
 800747c:	00ca      	lsls	r2, r1, #3
 800747e:	4610      	mov	r0, r2
 8007480:	4619      	mov	r1, r3
 8007482:	4603      	mov	r3, r0
 8007484:	4642      	mov	r2, r8
 8007486:	189b      	adds	r3, r3, r2
 8007488:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800748c:	464b      	mov	r3, r9
 800748e:	460a      	mov	r2, r1
 8007490:	eb42 0303 	adc.w	r3, r2, r3
 8007494:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80074a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80074a4:	f04f 0200 	mov.w	r2, #0
 80074a8:	f04f 0300 	mov.w	r3, #0
 80074ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80074b0:	4649      	mov	r1, r9
 80074b2:	008b      	lsls	r3, r1, #2
 80074b4:	4641      	mov	r1, r8
 80074b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074ba:	4641      	mov	r1, r8
 80074bc:	008a      	lsls	r2, r1, #2
 80074be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80074c2:	f7f8 fee5 	bl	8000290 <__aeabi_uldivmod>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	4b39      	ldr	r3, [pc, #228]	; (80075b0 <UART_SetConfig+0x4e4>)
 80074cc:	fba3 1302 	umull	r1, r3, r3, r2
 80074d0:	095b      	lsrs	r3, r3, #5
 80074d2:	2164      	movs	r1, #100	; 0x64
 80074d4:	fb01 f303 	mul.w	r3, r1, r3
 80074d8:	1ad3      	subs	r3, r2, r3
 80074da:	011b      	lsls	r3, r3, #4
 80074dc:	3332      	adds	r3, #50	; 0x32
 80074de:	4a34      	ldr	r2, [pc, #208]	; (80075b0 <UART_SetConfig+0x4e4>)
 80074e0:	fba2 2303 	umull	r2, r3, r2, r3
 80074e4:	095b      	lsrs	r3, r3, #5
 80074e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80074ea:	441c      	add	r4, r3
 80074ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074f0:	2200      	movs	r2, #0
 80074f2:	673b      	str	r3, [r7, #112]	; 0x70
 80074f4:	677a      	str	r2, [r7, #116]	; 0x74
 80074f6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80074fa:	4642      	mov	r2, r8
 80074fc:	464b      	mov	r3, r9
 80074fe:	1891      	adds	r1, r2, r2
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	415b      	adcs	r3, r3
 8007504:	60fb      	str	r3, [r7, #12]
 8007506:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800750a:	4641      	mov	r1, r8
 800750c:	1851      	adds	r1, r2, r1
 800750e:	6039      	str	r1, [r7, #0]
 8007510:	4649      	mov	r1, r9
 8007512:	414b      	adcs	r3, r1
 8007514:	607b      	str	r3, [r7, #4]
 8007516:	f04f 0200 	mov.w	r2, #0
 800751a:	f04f 0300 	mov.w	r3, #0
 800751e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007522:	4659      	mov	r1, fp
 8007524:	00cb      	lsls	r3, r1, #3
 8007526:	4651      	mov	r1, sl
 8007528:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800752c:	4651      	mov	r1, sl
 800752e:	00ca      	lsls	r2, r1, #3
 8007530:	4610      	mov	r0, r2
 8007532:	4619      	mov	r1, r3
 8007534:	4603      	mov	r3, r0
 8007536:	4642      	mov	r2, r8
 8007538:	189b      	adds	r3, r3, r2
 800753a:	66bb      	str	r3, [r7, #104]	; 0x68
 800753c:	464b      	mov	r3, r9
 800753e:	460a      	mov	r2, r1
 8007540:	eb42 0303 	adc.w	r3, r2, r3
 8007544:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	663b      	str	r3, [r7, #96]	; 0x60
 8007550:	667a      	str	r2, [r7, #100]	; 0x64
 8007552:	f04f 0200 	mov.w	r2, #0
 8007556:	f04f 0300 	mov.w	r3, #0
 800755a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800755e:	4649      	mov	r1, r9
 8007560:	008b      	lsls	r3, r1, #2
 8007562:	4641      	mov	r1, r8
 8007564:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007568:	4641      	mov	r1, r8
 800756a:	008a      	lsls	r2, r1, #2
 800756c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007570:	f7f8 fe8e 	bl	8000290 <__aeabi_uldivmod>
 8007574:	4602      	mov	r2, r0
 8007576:	460b      	mov	r3, r1
 8007578:	4b0d      	ldr	r3, [pc, #52]	; (80075b0 <UART_SetConfig+0x4e4>)
 800757a:	fba3 1302 	umull	r1, r3, r3, r2
 800757e:	095b      	lsrs	r3, r3, #5
 8007580:	2164      	movs	r1, #100	; 0x64
 8007582:	fb01 f303 	mul.w	r3, r1, r3
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	011b      	lsls	r3, r3, #4
 800758a:	3332      	adds	r3, #50	; 0x32
 800758c:	4a08      	ldr	r2, [pc, #32]	; (80075b0 <UART_SetConfig+0x4e4>)
 800758e:	fba2 2303 	umull	r2, r3, r2, r3
 8007592:	095b      	lsrs	r3, r3, #5
 8007594:	f003 020f 	and.w	r2, r3, #15
 8007598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4422      	add	r2, r4
 80075a0:	609a      	str	r2, [r3, #8]
}
 80075a2:	bf00      	nop
 80075a4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80075a8:	46bd      	mov	sp, r7
 80075aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075ae:	bf00      	nop
 80075b0:	51eb851f 	.word	0x51eb851f

080075b4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d123      	bne.n	800760e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80075ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80075d2:	683a      	ldr	r2, [r7, #0]
 80075d4:	6851      	ldr	r1, [r2, #4]
 80075d6:	683a      	ldr	r2, [r7, #0]
 80075d8:	6892      	ldr	r2, [r2, #8]
 80075da:	4311      	orrs	r1, r2
 80075dc:	683a      	ldr	r2, [r7, #0]
 80075de:	68d2      	ldr	r2, [r2, #12]
 80075e0:	4311      	orrs	r1, r2
 80075e2:	683a      	ldr	r2, [r7, #0]
 80075e4:	6912      	ldr	r2, [r2, #16]
 80075e6:	4311      	orrs	r1, r2
 80075e8:	683a      	ldr	r2, [r7, #0]
 80075ea:	6952      	ldr	r2, [r2, #20]
 80075ec:	4311      	orrs	r1, r2
 80075ee:	683a      	ldr	r2, [r7, #0]
 80075f0:	6992      	ldr	r2, [r2, #24]
 80075f2:	4311      	orrs	r1, r2
 80075f4:	683a      	ldr	r2, [r7, #0]
 80075f6:	69d2      	ldr	r2, [r2, #28]
 80075f8:	4311      	orrs	r1, r2
 80075fa:	683a      	ldr	r2, [r7, #0]
 80075fc:	6a12      	ldr	r2, [r2, #32]
 80075fe:	4311      	orrs	r1, r2
 8007600:	683a      	ldr	r2, [r7, #0]
 8007602:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007604:	430a      	orrs	r2, r1
 8007606:	431a      	orrs	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	601a      	str	r2, [r3, #0]
 800760c:	e028      	b.n	8007660 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	69d9      	ldr	r1, [r3, #28]
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	6a1b      	ldr	r3, [r3, #32]
 800761e:	4319      	orrs	r1, r3
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007624:	430b      	orrs	r3, r1
 8007626:	431a      	orrs	r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007634:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007638:	683a      	ldr	r2, [r7, #0]
 800763a:	6851      	ldr	r1, [r2, #4]
 800763c:	683a      	ldr	r2, [r7, #0]
 800763e:	6892      	ldr	r2, [r2, #8]
 8007640:	4311      	orrs	r1, r2
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	68d2      	ldr	r2, [r2, #12]
 8007646:	4311      	orrs	r1, r2
 8007648:	683a      	ldr	r2, [r7, #0]
 800764a:	6912      	ldr	r2, [r2, #16]
 800764c:	4311      	orrs	r1, r2
 800764e:	683a      	ldr	r2, [r7, #0]
 8007650:	6952      	ldr	r2, [r2, #20]
 8007652:	4311      	orrs	r1, r2
 8007654:	683a      	ldr	r2, [r7, #0]
 8007656:	6992      	ldr	r2, [r2, #24]
 8007658:	430a      	orrs	r2, r1
 800765a:	431a      	orrs	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8007660:	2300      	movs	r3, #0
}
 8007662:	4618      	mov	r0, r3
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800766e:	b480      	push	{r7}
 8007670:	b085      	sub	sp, #20
 8007672:	af00      	add	r7, sp, #0
 8007674:	60f8      	str	r0, [r7, #12]
 8007676:	60b9      	str	r1, [r7, #8]
 8007678:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d128      	bne.n	80076d2 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	1e59      	subs	r1, r3, #1
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	3b01      	subs	r3, #1
 8007694:	011b      	lsls	r3, r3, #4
 8007696:	4319      	orrs	r1, r3
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	3b01      	subs	r3, #1
 800769e:	021b      	lsls	r3, r3, #8
 80076a0:	4319      	orrs	r1, r3
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	3b01      	subs	r3, #1
 80076a8:	031b      	lsls	r3, r3, #12
 80076aa:	4319      	orrs	r1, r3
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	691b      	ldr	r3, [r3, #16]
 80076b0:	3b01      	subs	r3, #1
 80076b2:	041b      	lsls	r3, r3, #16
 80076b4:	4319      	orrs	r1, r3
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	695b      	ldr	r3, [r3, #20]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	051b      	lsls	r3, r3, #20
 80076be:	4319      	orrs	r1, r3
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	3b01      	subs	r3, #1
 80076c6:	061b      	lsls	r3, r3, #24
 80076c8:	430b      	orrs	r3, r1
 80076ca:	431a      	orrs	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	609a      	str	r2, [r3, #8]
 80076d0:	e02f      	b.n	8007732 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80076da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	68d2      	ldr	r2, [r2, #12]
 80076e2:	3a01      	subs	r2, #1
 80076e4:	0311      	lsls	r1, r2, #12
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	6952      	ldr	r2, [r2, #20]
 80076ea:	3a01      	subs	r2, #1
 80076ec:	0512      	lsls	r2, r2, #20
 80076ee:	430a      	orrs	r2, r1
 80076f0:	431a      	orrs	r2, r3
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	1e59      	subs	r1, r3, #1
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	3b01      	subs	r3, #1
 800770a:	011b      	lsls	r3, r3, #4
 800770c:	4319      	orrs	r1, r3
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	3b01      	subs	r3, #1
 8007714:	021b      	lsls	r3, r3, #8
 8007716:	4319      	orrs	r1, r3
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	691b      	ldr	r3, [r3, #16]
 800771c:	3b01      	subs	r3, #1
 800771e:	041b      	lsls	r3, r3, #16
 8007720:	4319      	orrs	r1, r3
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	3b01      	subs	r3, #1
 8007728:	061b      	lsls	r3, r3, #24
 800772a:	430b      	orrs	r3, r1
 800772c:	431a      	orrs	r2, r3
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3714      	adds	r7, #20
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr

08007740 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007740:	b084      	sub	sp, #16
 8007742:	b580      	push	{r7, lr}
 8007744:	b084      	sub	sp, #16
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	f107 001c 	add.w	r0, r7, #28
 800774e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007754:	2b01      	cmp	r3, #1
 8007756:	d122      	bne.n	800779e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800775c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800776c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007770:	687a      	ldr	r2, [r7, #4]
 8007772:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007782:	2b01      	cmp	r3, #1
 8007784:	d105      	bne.n	8007792 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f9c0 	bl	8007b18 <USB_CoreReset>
 8007798:	4603      	mov	r3, r0
 800779a:	73fb      	strb	r3, [r7, #15]
 800779c:	e01a      	b.n	80077d4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f000 f9b4 	bl	8007b18 <USB_CoreReset>
 80077b0:	4603      	mov	r3, r0
 80077b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80077b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d106      	bne.n	80077c8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	639a      	str	r2, [r3, #56]	; 0x38
 80077c6:	e005      	b.n	80077d4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80077d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d10b      	bne.n	80077f2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	f043 0206 	orr.w	r2, r3, #6
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	f043 0220 	orr.w	r2, r3, #32
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80077f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80077fe:	b004      	add	sp, #16
 8007800:	4770      	bx	lr

08007802 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007802:	b480      	push	{r7}
 8007804:	b083      	sub	sp, #12
 8007806:	af00      	add	r7, sp, #0
 8007808:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	f043 0201 	orr.w	r2, r3, #1
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr

08007824 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f023 0201 	bic.w	r2, r3, #1
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	370c      	adds	r7, #12
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr

08007846 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007846:	b580      	push	{r7, lr}
 8007848:	b084      	sub	sp, #16
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
 800784e:	460b      	mov	r3, r1
 8007850:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007852:	2300      	movs	r3, #0
 8007854:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007862:	78fb      	ldrb	r3, [r7, #3]
 8007864:	2b01      	cmp	r3, #1
 8007866:	d115      	bne.n	8007894 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007874:	2001      	movs	r0, #1
 8007876:	f7fa fd4b 	bl	8002310 <HAL_Delay>
      ms++;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	3301      	adds	r3, #1
 800787e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f000 f93a 	bl	8007afa <USB_GetMode>
 8007886:	4603      	mov	r3, r0
 8007888:	2b01      	cmp	r3, #1
 800788a:	d01e      	beq.n	80078ca <USB_SetCurrentMode+0x84>
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2b31      	cmp	r3, #49	; 0x31
 8007890:	d9f0      	bls.n	8007874 <USB_SetCurrentMode+0x2e>
 8007892:	e01a      	b.n	80078ca <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007894:	78fb      	ldrb	r3, [r7, #3]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d115      	bne.n	80078c6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80078a6:	2001      	movs	r0, #1
 80078a8:	f7fa fd32 	bl	8002310 <HAL_Delay>
      ms++;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	3301      	adds	r3, #1
 80078b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 f921 	bl	8007afa <USB_GetMode>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <USB_SetCurrentMode+0x84>
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2b31      	cmp	r3, #49	; 0x31
 80078c2:	d9f0      	bls.n	80078a6 <USB_SetCurrentMode+0x60>
 80078c4:	e001      	b.n	80078ca <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	e005      	b.n	80078d6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2b32      	cmp	r3, #50	; 0x32
 80078ce:	d101      	bne.n	80078d4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e000      	b.n	80078d6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
	...

080078e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b085      	sub	sp, #20
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80078ea:	2300      	movs	r3, #0
 80078ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	3301      	adds	r3, #1
 80078f2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	4a13      	ldr	r2, [pc, #76]	; (8007944 <USB_FlushTxFifo+0x64>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d901      	bls.n	8007900 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80078fc:	2303      	movs	r3, #3
 80078fe:	e01b      	b.n	8007938 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	2b00      	cmp	r3, #0
 8007906:	daf2      	bge.n	80078ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	019b      	lsls	r3, r3, #6
 8007910:	f043 0220 	orr.w	r2, r3, #32
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	3301      	adds	r3, #1
 800791c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	4a08      	ldr	r2, [pc, #32]	; (8007944 <USB_FlushTxFifo+0x64>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d901      	bls.n	800792a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007926:	2303      	movs	r3, #3
 8007928:	e006      	b.n	8007938 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	f003 0320 	and.w	r3, r3, #32
 8007932:	2b20      	cmp	r3, #32
 8007934:	d0f0      	beq.n	8007918 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	4618      	mov	r0, r3
 800793a:	3714      	adds	r7, #20
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr
 8007944:	00030d40 	.word	0x00030d40

08007948 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007948:	b480      	push	{r7}
 800794a:	b085      	sub	sp, #20
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007950:	2300      	movs	r3, #0
 8007952:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	3301      	adds	r3, #1
 8007958:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	4a11      	ldr	r2, [pc, #68]	; (80079a4 <USB_FlushRxFifo+0x5c>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d901      	bls.n	8007966 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007962:	2303      	movs	r3, #3
 8007964:	e018      	b.n	8007998 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	2b00      	cmp	r3, #0
 800796c:	daf2      	bge.n	8007954 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800796e:	2300      	movs	r3, #0
 8007970:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2210      	movs	r2, #16
 8007976:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	3301      	adds	r3, #1
 800797c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	4a08      	ldr	r2, [pc, #32]	; (80079a4 <USB_FlushRxFifo+0x5c>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d901      	bls.n	800798a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007986:	2303      	movs	r3, #3
 8007988:	e006      	b.n	8007998 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	f003 0310 	and.w	r3, r3, #16
 8007992:	2b10      	cmp	r3, #16
 8007994:	d0f0      	beq.n	8007978 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3714      	adds	r7, #20
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr
 80079a4:	00030d40 	.word	0x00030d40

080079a8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b089      	sub	sp, #36	; 0x24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	4611      	mov	r1, r2
 80079b4:	461a      	mov	r2, r3
 80079b6:	460b      	mov	r3, r1
 80079b8:	71fb      	strb	r3, [r7, #7]
 80079ba:	4613      	mov	r3, r2
 80079bc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80079c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d123      	bne.n	8007a16 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80079ce:	88bb      	ldrh	r3, [r7, #4]
 80079d0:	3303      	adds	r3, #3
 80079d2:	089b      	lsrs	r3, r3, #2
 80079d4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80079d6:	2300      	movs	r3, #0
 80079d8:	61bb      	str	r3, [r7, #24]
 80079da:	e018      	b.n	8007a0e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80079dc:	79fb      	ldrb	r3, [r7, #7]
 80079de:	031a      	lsls	r2, r3, #12
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	4413      	add	r3, r2
 80079e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079e8:	461a      	mov	r2, r3
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	6013      	str	r3, [r2, #0]
      pSrc++;
 80079f0:	69fb      	ldr	r3, [r7, #28]
 80079f2:	3301      	adds	r3, #1
 80079f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	3301      	adds	r3, #1
 80079fa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80079fc:	69fb      	ldr	r3, [r7, #28]
 80079fe:	3301      	adds	r3, #1
 8007a00:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	3301      	adds	r3, #1
 8007a06:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	61bb      	str	r3, [r7, #24]
 8007a0e:	69ba      	ldr	r2, [r7, #24]
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d3e2      	bcc.n	80079dc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3724      	adds	r7, #36	; 0x24
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b08b      	sub	sp, #44	; 0x2c
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	4613      	mov	r3, r2
 8007a30:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007a3a:	88fb      	ldrh	r3, [r7, #6]
 8007a3c:	089b      	lsrs	r3, r3, #2
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007a42:	88fb      	ldrh	r3, [r7, #6]
 8007a44:	f003 0303 	and.w	r3, r3, #3
 8007a48:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	623b      	str	r3, [r7, #32]
 8007a4e:	e014      	b.n	8007a7a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a56:	681a      	ldr	r2, [r3, #0]
 8007a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5a:	601a      	str	r2, [r3, #0]
    pDest++;
 8007a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5e:	3301      	adds	r3, #1
 8007a60:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a64:	3301      	adds	r3, #1
 8007a66:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a70:	3301      	adds	r3, #1
 8007a72:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007a74:	6a3b      	ldr	r3, [r7, #32]
 8007a76:	3301      	adds	r3, #1
 8007a78:	623b      	str	r3, [r7, #32]
 8007a7a:	6a3a      	ldr	r2, [r7, #32]
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d3e6      	bcc.n	8007a50 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007a82:	8bfb      	ldrh	r3, [r7, #30]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d01e      	beq.n	8007ac6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007a8c:	69bb      	ldr	r3, [r7, #24]
 8007a8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a92:	461a      	mov	r2, r3
 8007a94:	f107 0310 	add.w	r3, r7, #16
 8007a98:	6812      	ldr	r2, [r2, #0]
 8007a9a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	00db      	lsls	r3, r3, #3
 8007aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8007aa8:	b2da      	uxtb	r2, r3
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aac:	701a      	strb	r2, [r3, #0]
      i++;
 8007aae:	6a3b      	ldr	r3, [r7, #32]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	623b      	str	r3, [r7, #32]
      pDest++;
 8007ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007aba:	8bfb      	ldrh	r3, [r7, #30]
 8007abc:	3b01      	subs	r3, #1
 8007abe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007ac0:	8bfb      	ldrh	r3, [r7, #30]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d1ea      	bne.n	8007a9c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	372c      	adds	r7, #44	; 0x2c
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	695b      	ldr	r3, [r3, #20]
 8007ae0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	4013      	ands	r3, r2
 8007aea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007aec:	68fb      	ldr	r3, [r7, #12]
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3714      	adds	r7, #20
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr

08007afa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007afa:	b480      	push	{r7}
 8007afc:	b083      	sub	sp, #12
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	695b      	ldr	r3, [r3, #20]
 8007b06:	f003 0301 	and.w	r3, r3, #1
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
	...

08007b18 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	3301      	adds	r3, #1
 8007b28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	4a13      	ldr	r2, [pc, #76]	; (8007b7c <USB_CoreReset+0x64>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d901      	bls.n	8007b36 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007b32:	2303      	movs	r3, #3
 8007b34:	e01b      	b.n	8007b6e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	daf2      	bge.n	8007b24 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	691b      	ldr	r3, [r3, #16]
 8007b46:	f043 0201 	orr.w	r2, r3, #1
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	3301      	adds	r3, #1
 8007b52:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	4a09      	ldr	r2, [pc, #36]	; (8007b7c <USB_CoreReset+0x64>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d901      	bls.n	8007b60 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007b5c:	2303      	movs	r3, #3
 8007b5e:	e006      	b.n	8007b6e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	f003 0301 	and.w	r3, r3, #1
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d0f0      	beq.n	8007b4e <USB_CoreReset+0x36>

  return HAL_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3714      	adds	r7, #20
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop
 8007b7c:	00030d40 	.word	0x00030d40

08007b80 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b80:	b084      	sub	sp, #16
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b086      	sub	sp, #24
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	6078      	str	r0, [r7, #4]
 8007b8a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007b8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007b92:	2300      	movs	r3, #0
 8007b94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007baa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d018      	beq.n	8007c08 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d10a      	bne.n	8007bf2 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007bea:	f043 0304 	orr.w	r3, r3, #4
 8007bee:	6013      	str	r3, [r2, #0]
 8007bf0:	e014      	b.n	8007c1c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007c00:	f023 0304 	bic.w	r3, r3, #4
 8007c04:	6013      	str	r3, [r2, #0]
 8007c06:	e009      	b.n	8007c1c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007c16:	f023 0304 	bic.w	r3, r3, #4
 8007c1a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007c1c:	2110      	movs	r1, #16
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f7ff fe5e 	bl	80078e0 <USB_FlushTxFifo>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d001      	beq.n	8007c2e <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7ff fe8a 	bl	8007948 <USB_FlushRxFifo>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d001      	beq.n	8007c3e <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007c3e:	2300      	movs	r3, #0
 8007c40:	613b      	str	r3, [r7, #16]
 8007c42:	e015      	b.n	8007c70 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	015a      	lsls	r2, r3, #5
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	4413      	add	r3, r2
 8007c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c50:	461a      	mov	r2, r3
 8007c52:	f04f 33ff 	mov.w	r3, #4294967295
 8007c56:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	015a      	lsls	r2, r3, #5
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	4413      	add	r3, r2
 8007c60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c64:	461a      	mov	r2, r3
 8007c66:	2300      	movs	r3, #0
 8007c68:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	613b      	str	r3, [r7, #16]
 8007c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c72:	693a      	ldr	r2, [r7, #16]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d3e5      	bcc.n	8007c44 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f04f 32ff 	mov.w	r2, #4294967295
 8007c84:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00b      	beq.n	8007caa <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c98:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4a13      	ldr	r2, [pc, #76]	; (8007cec <USB_HostInit+0x16c>)
 8007c9e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4a13      	ldr	r2, [pc, #76]	; (8007cf0 <USB_HostInit+0x170>)
 8007ca4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007ca8:	e009      	b.n	8007cbe <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2280      	movs	r2, #128	; 0x80
 8007cae:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	4a10      	ldr	r2, [pc, #64]	; (8007cf4 <USB_HostInit+0x174>)
 8007cb4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4a0f      	ldr	r2, [pc, #60]	; (8007cf8 <USB_HostInit+0x178>)
 8007cba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d105      	bne.n	8007cd0 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	699b      	ldr	r3, [r3, #24]
 8007cc8:	f043 0210 	orr.w	r2, r3, #16
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	699a      	ldr	r2, [r3, #24]
 8007cd4:	4b09      	ldr	r3, [pc, #36]	; (8007cfc <USB_HostInit+0x17c>)
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007cdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3718      	adds	r7, #24
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ce8:	b004      	add	sp, #16
 8007cea:	4770      	bx	lr
 8007cec:	01000200 	.word	0x01000200
 8007cf0:	00e00300 	.word	0x00e00300
 8007cf4:	00600080 	.word	0x00600080
 8007cf8:	004000e0 	.word	0x004000e0
 8007cfc:	a3200008 	.word	0xa3200008

08007d00 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b085      	sub	sp, #20
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	460b      	mov	r3, r1
 8007d0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d1e:	f023 0303 	bic.w	r3, r3, #3
 8007d22:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	78fb      	ldrb	r3, [r7, #3]
 8007d2e:	f003 0303 	and.w	r3, r3, #3
 8007d32:	68f9      	ldr	r1, [r7, #12]
 8007d34:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007d3c:	78fb      	ldrb	r3, [r7, #3]
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d107      	bne.n	8007d52 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d48:	461a      	mov	r2, r3
 8007d4a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007d4e:	6053      	str	r3, [r2, #4]
 8007d50:	e009      	b.n	8007d66 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007d52:	78fb      	ldrb	r3, [r7, #3]
 8007d54:	2b02      	cmp	r3, #2
 8007d56:	d106      	bne.n	8007d66 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d5e:	461a      	mov	r2, r3
 8007d60:	f241 7370 	movw	r3, #6000	; 0x1770
 8007d64:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3714      	adds	r7, #20
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007d80:	2300      	movs	r3, #0
 8007d82:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007d94:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007da2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007da4:	2064      	movs	r0, #100	; 0x64
 8007da6:	f7fa fab3 	bl	8002310 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007db2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007db6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007db8:	200a      	movs	r0, #10
 8007dba:	f7fa faa9 	bl	8002310 <HAL_Delay>

  return HAL_OK;
 8007dbe:	2300      	movs	r3, #0
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3710      	adds	r7, #16
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007dec:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d109      	bne.n	8007e0c <USB_DriveVbus+0x44>
 8007df8:	78fb      	ldrb	r3, [r7, #3]
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d106      	bne.n	8007e0c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007e06:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007e0a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e16:	d109      	bne.n	8007e2c <USB_DriveVbus+0x64>
 8007e18:	78fb      	ldrb	r3, [r7, #3]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d106      	bne.n	8007e2c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	68fa      	ldr	r2, [r7, #12]
 8007e22:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007e26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e2a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3714      	adds	r7, #20
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr

08007e3a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007e3a:	b480      	push	{r7}
 8007e3c:	b085      	sub	sp, #20
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007e46:	2300      	movs	r3, #0
 8007e48:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	0c5b      	lsrs	r3, r3, #17
 8007e58:	f003 0303 	and.w	r3, r3, #3
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3714      	adds	r7, #20
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b085      	sub	sp, #20
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	b29b      	uxth	r3, r3
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	3714      	adds	r7, #20
 8007e82:	46bd      	mov	sp, r7
 8007e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e88:	4770      	bx	lr
	...

08007e8c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b088      	sub	sp, #32
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	4608      	mov	r0, r1
 8007e96:	4611      	mov	r1, r2
 8007e98:	461a      	mov	r2, r3
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	70fb      	strb	r3, [r7, #3]
 8007e9e:	460b      	mov	r3, r1
 8007ea0:	70bb      	strb	r3, [r7, #2]
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007eae:	78fb      	ldrb	r3, [r7, #3]
 8007eb0:	015a      	lsls	r2, r3, #5
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eba:	461a      	mov	r2, r3
 8007ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8007ec0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007ec2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007ec6:	2b03      	cmp	r3, #3
 8007ec8:	d87e      	bhi.n	8007fc8 <USB_HC_Init+0x13c>
 8007eca:	a201      	add	r2, pc, #4	; (adr r2, 8007ed0 <USB_HC_Init+0x44>)
 8007ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed0:	08007ee1 	.word	0x08007ee1
 8007ed4:	08007f8b 	.word	0x08007f8b
 8007ed8:	08007ee1 	.word	0x08007ee1
 8007edc:	08007f4d 	.word	0x08007f4d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007ee0:	78fb      	ldrb	r3, [r7, #3]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eec:	461a      	mov	r2, r3
 8007eee:	f240 439d 	movw	r3, #1181	; 0x49d
 8007ef2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007ef4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	da10      	bge.n	8007f1e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007efc:	78fb      	ldrb	r3, [r7, #3]
 8007efe:	015a      	lsls	r2, r3, #5
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	4413      	add	r3, r2
 8007f04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	78fa      	ldrb	r2, [r7, #3]
 8007f0c:	0151      	lsls	r1, r2, #5
 8007f0e:	693a      	ldr	r2, [r7, #16]
 8007f10:	440a      	add	r2, r1
 8007f12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f1a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8007f1c:	e057      	b.n	8007fce <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d051      	beq.n	8007fce <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007f2a:	78fb      	ldrb	r3, [r7, #3]
 8007f2c:	015a      	lsls	r2, r3, #5
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	4413      	add	r3, r2
 8007f32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	78fa      	ldrb	r2, [r7, #3]
 8007f3a:	0151      	lsls	r1, r2, #5
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	440a      	add	r2, r1
 8007f40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f44:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007f48:	60d3      	str	r3, [r2, #12]
      break;
 8007f4a:	e040      	b.n	8007fce <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007f4c:	78fb      	ldrb	r3, [r7, #3]
 8007f4e:	015a      	lsls	r2, r3, #5
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	4413      	add	r3, r2
 8007f54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f58:	461a      	mov	r2, r3
 8007f5a:	f240 639d 	movw	r3, #1693	; 0x69d
 8007f5e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007f60:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	da34      	bge.n	8007fd2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007f68:	78fb      	ldrb	r3, [r7, #3]
 8007f6a:	015a      	lsls	r2, r3, #5
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	4413      	add	r3, r2
 8007f70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	78fa      	ldrb	r2, [r7, #3]
 8007f78:	0151      	lsls	r1, r2, #5
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	440a      	add	r2, r1
 8007f7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f86:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007f88:	e023      	b.n	8007fd2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007f8a:	78fb      	ldrb	r3, [r7, #3]
 8007f8c:	015a      	lsls	r2, r3, #5
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	4413      	add	r3, r2
 8007f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f96:	461a      	mov	r2, r3
 8007f98:	f240 2325 	movw	r3, #549	; 0x225
 8007f9c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007f9e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	da17      	bge.n	8007fd6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007fa6:	78fb      	ldrb	r3, [r7, #3]
 8007fa8:	015a      	lsls	r2, r3, #5
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	4413      	add	r3, r2
 8007fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	78fa      	ldrb	r2, [r7, #3]
 8007fb6:	0151      	lsls	r1, r2, #5
 8007fb8:	693a      	ldr	r2, [r7, #16]
 8007fba:	440a      	add	r2, r1
 8007fbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007fc0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007fc4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007fc6:	e006      	b.n	8007fd6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	77fb      	strb	r3, [r7, #31]
      break;
 8007fcc:	e004      	b.n	8007fd8 <USB_HC_Init+0x14c>
      break;
 8007fce:	bf00      	nop
 8007fd0:	e002      	b.n	8007fd8 <USB_HC_Init+0x14c>
      break;
 8007fd2:	bf00      	nop
 8007fd4:	e000      	b.n	8007fd8 <USB_HC_Init+0x14c>
      break;
 8007fd6:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007fd8:	78fb      	ldrb	r3, [r7, #3]
 8007fda:	015a      	lsls	r2, r3, #5
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	4413      	add	r3, r2
 8007fe0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	78fa      	ldrb	r2, [r7, #3]
 8007fe8:	0151      	lsls	r1, r2, #5
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	440a      	add	r2, r1
 8007fee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ff2:	f043 0302 	orr.w	r3, r3, #2
 8007ff6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ffe:	699a      	ldr	r2, [r3, #24]
 8008000:	78fb      	ldrb	r3, [r7, #3]
 8008002:	f003 030f 	and.w	r3, r3, #15
 8008006:	2101      	movs	r1, #1
 8008008:	fa01 f303 	lsl.w	r3, r1, r3
 800800c:	6939      	ldr	r1, [r7, #16]
 800800e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008012:	4313      	orrs	r3, r2
 8008014:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	699b      	ldr	r3, [r3, #24]
 800801a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008022:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008026:	2b00      	cmp	r3, #0
 8008028:	da03      	bge.n	8008032 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800802a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800802e:	61bb      	str	r3, [r7, #24]
 8008030:	e001      	b.n	8008036 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8008032:	2300      	movs	r3, #0
 8008034:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f7ff feff 	bl	8007e3a <USB_GetHostSpeed>
 800803c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800803e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008042:	2b02      	cmp	r3, #2
 8008044:	d106      	bne.n	8008054 <USB_HC_Init+0x1c8>
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2b02      	cmp	r3, #2
 800804a:	d003      	beq.n	8008054 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800804c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008050:	617b      	str	r3, [r7, #20]
 8008052:	e001      	b.n	8008058 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008054:	2300      	movs	r3, #0
 8008056:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008058:	787b      	ldrb	r3, [r7, #1]
 800805a:	059b      	lsls	r3, r3, #22
 800805c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008060:	78bb      	ldrb	r3, [r7, #2]
 8008062:	02db      	lsls	r3, r3, #11
 8008064:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008068:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800806a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800806e:	049b      	lsls	r3, r3, #18
 8008070:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008074:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008076:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8008078:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800807c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008082:	78fb      	ldrb	r3, [r7, #3]
 8008084:	0159      	lsls	r1, r3, #5
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	440b      	add	r3, r1
 800808a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800808e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008094:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008096:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800809a:	2b03      	cmp	r3, #3
 800809c:	d003      	beq.n	80080a6 <USB_HC_Init+0x21a>
 800809e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d10f      	bne.n	80080c6 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80080a6:	78fb      	ldrb	r3, [r7, #3]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	78fa      	ldrb	r2, [r7, #3]
 80080b6:	0151      	lsls	r1, r2, #5
 80080b8:	693a      	ldr	r2, [r7, #16]
 80080ba:	440a      	add	r2, r1
 80080bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80080c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80080c4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80080c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3720      	adds	r7, #32
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}

080080d0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b08c      	sub	sp, #48	; 0x30
 80080d4:	af02      	add	r7, sp, #8
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	4613      	mov	r3, r2
 80080dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	785b      	ldrb	r3, [r3, #1]
 80080e6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80080e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080ec:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d02d      	beq.n	8008156 <USB_HC_StartXfer+0x86>
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	791b      	ldrb	r3, [r3, #4]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d129      	bne.n	8008156 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8008102:	79fb      	ldrb	r3, [r7, #7]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d117      	bne.n	8008138 <USB_HC_StartXfer+0x68>
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	79db      	ldrb	r3, [r3, #7]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d003      	beq.n	8008118 <USB_HC_StartXfer+0x48>
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	79db      	ldrb	r3, [r3, #7]
 8008114:	2b02      	cmp	r3, #2
 8008116:	d10f      	bne.n	8008138 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	015a      	lsls	r2, r3, #5
 800811c:	6a3b      	ldr	r3, [r7, #32]
 800811e:	4413      	add	r3, r2
 8008120:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008124:	68db      	ldr	r3, [r3, #12]
 8008126:	69fa      	ldr	r2, [r7, #28]
 8008128:	0151      	lsls	r1, r2, #5
 800812a:	6a3a      	ldr	r2, [r7, #32]
 800812c:	440a      	add	r2, r1
 800812e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008136:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008138:	79fb      	ldrb	r3, [r7, #7]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d10b      	bne.n	8008156 <USB_HC_StartXfer+0x86>
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	795b      	ldrb	r3, [r3, #5]
 8008142:	2b01      	cmp	r3, #1
 8008144:	d107      	bne.n	8008156 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	785b      	ldrb	r3, [r3, #1]
 800814a:	4619      	mov	r1, r3
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f000 fa0f 	bl	8008570 <USB_DoPing>
      return HAL_OK;
 8008152:	2300      	movs	r3, #0
 8008154:	e0f8      	b.n	8008348 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	695b      	ldr	r3, [r3, #20]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d018      	beq.n	8008190 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	68ba      	ldr	r2, [r7, #8]
 8008164:	8912      	ldrh	r2, [r2, #8]
 8008166:	4413      	add	r3, r2
 8008168:	3b01      	subs	r3, #1
 800816a:	68ba      	ldr	r2, [r7, #8]
 800816c:	8912      	ldrh	r2, [r2, #8]
 800816e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008172:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8008174:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008176:	8b7b      	ldrh	r3, [r7, #26]
 8008178:	429a      	cmp	r2, r3
 800817a:	d90b      	bls.n	8008194 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800817c:	8b7b      	ldrh	r3, [r7, #26]
 800817e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008180:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008182:	68ba      	ldr	r2, [r7, #8]
 8008184:	8912      	ldrh	r2, [r2, #8]
 8008186:	fb03 f202 	mul.w	r2, r3, r2
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	611a      	str	r2, [r3, #16]
 800818e:	e001      	b.n	8008194 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8008190:	2301      	movs	r3, #1
 8008192:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	78db      	ldrb	r3, [r3, #3]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d007      	beq.n	80081ac <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800819c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800819e:	68ba      	ldr	r2, [r7, #8]
 80081a0:	8912      	ldrh	r2, [r2, #8]
 80081a2:	fb03 f202 	mul.w	r2, r3, r2
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	611a      	str	r2, [r3, #16]
 80081aa:	e003      	b.n	80081b4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	695a      	ldr	r2, [r3, #20]
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	691b      	ldr	r3, [r3, #16]
 80081b8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80081bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80081be:	04d9      	lsls	r1, r3, #19
 80081c0:	4b63      	ldr	r3, [pc, #396]	; (8008350 <USB_HC_StartXfer+0x280>)
 80081c2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80081c4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	7a9b      	ldrb	r3, [r3, #10]
 80081ca:	075b      	lsls	r3, r3, #29
 80081cc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80081d0:	69f9      	ldr	r1, [r7, #28]
 80081d2:	0148      	lsls	r0, r1, #5
 80081d4:	6a39      	ldr	r1, [r7, #32]
 80081d6:	4401      	add	r1, r0
 80081d8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80081dc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80081de:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80081e0:	79fb      	ldrb	r3, [r7, #7]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d009      	beq.n	80081fa <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	68d9      	ldr	r1, [r3, #12]
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	015a      	lsls	r2, r3, #5
 80081ee:	6a3b      	ldr	r3, [r7, #32]
 80081f0:	4413      	add	r3, r2
 80081f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081f6:	460a      	mov	r2, r1
 80081f8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80081fa:	6a3b      	ldr	r3, [r7, #32]
 80081fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	bf0c      	ite	eq
 800820a:	2301      	moveq	r3, #1
 800820c:	2300      	movne	r3, #0
 800820e:	b2db      	uxtb	r3, r3
 8008210:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008212:	69fb      	ldr	r3, [r7, #28]
 8008214:	015a      	lsls	r2, r3, #5
 8008216:	6a3b      	ldr	r3, [r7, #32]
 8008218:	4413      	add	r3, r2
 800821a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	69fa      	ldr	r2, [r7, #28]
 8008222:	0151      	lsls	r1, r2, #5
 8008224:	6a3a      	ldr	r2, [r7, #32]
 8008226:	440a      	add	r2, r1
 8008228:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800822c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008230:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008232:	69fb      	ldr	r3, [r7, #28]
 8008234:	015a      	lsls	r2, r3, #5
 8008236:	6a3b      	ldr	r3, [r7, #32]
 8008238:	4413      	add	r3, r2
 800823a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	7e7b      	ldrb	r3, [r7, #25]
 8008242:	075b      	lsls	r3, r3, #29
 8008244:	69f9      	ldr	r1, [r7, #28]
 8008246:	0148      	lsls	r0, r1, #5
 8008248:	6a39      	ldr	r1, [r7, #32]
 800824a:	4401      	add	r1, r0
 800824c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008250:	4313      	orrs	r3, r2
 8008252:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008254:	69fb      	ldr	r3, [r7, #28]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	6a3b      	ldr	r3, [r7, #32]
 800825a:	4413      	add	r3, r2
 800825c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800826a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	78db      	ldrb	r3, [r3, #3]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d004      	beq.n	800827e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800827a:	613b      	str	r3, [r7, #16]
 800827c:	e003      	b.n	8008286 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008284:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800828c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800828e:	69fb      	ldr	r3, [r7, #28]
 8008290:	015a      	lsls	r2, r3, #5
 8008292:	6a3b      	ldr	r3, [r7, #32]
 8008294:	4413      	add	r3, r2
 8008296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800829a:	461a      	mov	r2, r3
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80082a0:	79fb      	ldrb	r3, [r7, #7]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d001      	beq.n	80082aa <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80082a6:	2300      	movs	r3, #0
 80082a8:	e04e      	b.n	8008348 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	78db      	ldrb	r3, [r3, #3]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d149      	bne.n	8008346 <USB_HC_StartXfer+0x276>
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	695b      	ldr	r3, [r3, #20]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d045      	beq.n	8008346 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	79db      	ldrb	r3, [r3, #7]
 80082be:	2b03      	cmp	r3, #3
 80082c0:	d830      	bhi.n	8008324 <USB_HC_StartXfer+0x254>
 80082c2:	a201      	add	r2, pc, #4	; (adr r2, 80082c8 <USB_HC_StartXfer+0x1f8>)
 80082c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c8:	080082d9 	.word	0x080082d9
 80082cc:	080082fd 	.word	0x080082fd
 80082d0:	080082d9 	.word	0x080082d9
 80082d4:	080082fd 	.word	0x080082fd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	695b      	ldr	r3, [r3, #20]
 80082dc:	3303      	adds	r3, #3
 80082de:	089b      	lsrs	r3, r3, #2
 80082e0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80082e2:	8afa      	ldrh	r2, [r7, #22]
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d91c      	bls.n	8008328 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	699b      	ldr	r3, [r3, #24]
 80082f2:	f043 0220 	orr.w	r2, r3, #32
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	619a      	str	r2, [r3, #24]
        }
        break;
 80082fa:	e015      	b.n	8008328 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	695b      	ldr	r3, [r3, #20]
 8008300:	3303      	adds	r3, #3
 8008302:	089b      	lsrs	r3, r3, #2
 8008304:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008306:	8afa      	ldrh	r2, [r7, #22]
 8008308:	6a3b      	ldr	r3, [r7, #32]
 800830a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800830e:	691b      	ldr	r3, [r3, #16]
 8008310:	b29b      	uxth	r3, r3
 8008312:	429a      	cmp	r2, r3
 8008314:	d90a      	bls.n	800832c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	619a      	str	r2, [r3, #24]
        }
        break;
 8008322:	e003      	b.n	800832c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008324:	bf00      	nop
 8008326:	e002      	b.n	800832e <USB_HC_StartXfer+0x25e>
        break;
 8008328:	bf00      	nop
 800832a:	e000      	b.n	800832e <USB_HC_StartXfer+0x25e>
        break;
 800832c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	68d9      	ldr	r1, [r3, #12]
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	785a      	ldrb	r2, [r3, #1]
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	b29b      	uxth	r3, r3
 800833c:	2000      	movs	r0, #0
 800833e:	9000      	str	r0, [sp, #0]
 8008340:	68f8      	ldr	r0, [r7, #12]
 8008342:	f7ff fb31 	bl	80079a8 <USB_WritePacket>
  }

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3728      	adds	r7, #40	; 0x28
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}
 8008350:	1ff80000 	.word	0x1ff80000

08008354 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008366:	695b      	ldr	r3, [r3, #20]
 8008368:	b29b      	uxth	r3, r3
}
 800836a:	4618      	mov	r0, r3
 800836c:	3714      	adds	r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr

08008376 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008376:	b480      	push	{r7}
 8008378:	b089      	sub	sp, #36	; 0x24
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	460b      	mov	r3, r1
 8008380:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008386:	78fb      	ldrb	r3, [r7, #3]
 8008388:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800838a:	2300      	movs	r3, #0
 800838c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	015a      	lsls	r2, r3, #5
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	4413      	add	r3, r2
 8008396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	0c9b      	lsrs	r3, r3, #18
 800839e:	f003 0303 	and.w	r3, r3, #3
 80083a2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	015a      	lsls	r2, r3, #5
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	0fdb      	lsrs	r3, r3, #31
 80083b4:	f003 0301 	and.w	r3, r3, #1
 80083b8:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f003 0320 	and.w	r3, r3, #32
 80083c2:	2b20      	cmp	r3, #32
 80083c4:	d104      	bne.n	80083d0 <USB_HC_Halt+0x5a>
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80083cc:	2300      	movs	r3, #0
 80083ce:	e0c8      	b.n	8008562 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d002      	beq.n	80083dc <USB_HC_Halt+0x66>
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d163      	bne.n	80084a4 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80083dc:	69bb      	ldr	r3, [r7, #24]
 80083de:	015a      	lsls	r2, r3, #5
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	4413      	add	r3, r2
 80083e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	69ba      	ldr	r2, [r7, #24]
 80083ec:	0151      	lsls	r1, r2, #5
 80083ee:	69fa      	ldr	r2, [r7, #28]
 80083f0:	440a      	add	r2, r1
 80083f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80083fa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	f003 0320 	and.w	r3, r3, #32
 8008404:	2b00      	cmp	r3, #0
 8008406:	f040 80ab 	bne.w	8008560 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800840e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d133      	bne.n	800847e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	015a      	lsls	r2, r3, #5
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	4413      	add	r3, r2
 800841e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	69ba      	ldr	r2, [r7, #24]
 8008426:	0151      	lsls	r1, r2, #5
 8008428:	69fa      	ldr	r2, [r7, #28]
 800842a:	440a      	add	r2, r1
 800842c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008430:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008434:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008436:	69bb      	ldr	r3, [r7, #24]
 8008438:	015a      	lsls	r2, r3, #5
 800843a:	69fb      	ldr	r3, [r7, #28]
 800843c:	4413      	add	r3, r2
 800843e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	69ba      	ldr	r2, [r7, #24]
 8008446:	0151      	lsls	r1, r2, #5
 8008448:	69fa      	ldr	r2, [r7, #28]
 800844a:	440a      	add	r2, r1
 800844c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008450:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008454:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	3301      	adds	r3, #1
 800845a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008462:	d81d      	bhi.n	80084a0 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	015a      	lsls	r2, r3, #5
 8008468:	69fb      	ldr	r3, [r7, #28]
 800846a:	4413      	add	r3, r2
 800846c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008476:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800847a:	d0ec      	beq.n	8008456 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800847c:	e070      	b.n	8008560 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800847e:	69bb      	ldr	r3, [r7, #24]
 8008480:	015a      	lsls	r2, r3, #5
 8008482:	69fb      	ldr	r3, [r7, #28]
 8008484:	4413      	add	r3, r2
 8008486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	69ba      	ldr	r2, [r7, #24]
 800848e:	0151      	lsls	r1, r2, #5
 8008490:	69fa      	ldr	r2, [r7, #28]
 8008492:	440a      	add	r2, r1
 8008494:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008498:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800849c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800849e:	e05f      	b.n	8008560 <USB_HC_Halt+0x1ea>
            break;
 80084a0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80084a2:	e05d      	b.n	8008560 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	015a      	lsls	r2, r3, #5
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	4413      	add	r3, r2
 80084ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	69ba      	ldr	r2, [r7, #24]
 80084b4:	0151      	lsls	r1, r2, #5
 80084b6:	69fa      	ldr	r2, [r7, #28]
 80084b8:	440a      	add	r2, r1
 80084ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80084c2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d133      	bne.n	800853c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	015a      	lsls	r2, r3, #5
 80084d8:	69fb      	ldr	r3, [r7, #28]
 80084da:	4413      	add	r3, r2
 80084dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	69ba      	ldr	r2, [r7, #24]
 80084e4:	0151      	lsls	r1, r2, #5
 80084e6:	69fa      	ldr	r2, [r7, #28]
 80084e8:	440a      	add	r2, r1
 80084ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084f2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	015a      	lsls	r2, r3, #5
 80084f8:	69fb      	ldr	r3, [r7, #28]
 80084fa:	4413      	add	r3, r2
 80084fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	69ba      	ldr	r2, [r7, #24]
 8008504:	0151      	lsls	r1, r2, #5
 8008506:	69fa      	ldr	r2, [r7, #28]
 8008508:	440a      	add	r2, r1
 800850a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800850e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008512:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	3301      	adds	r3, #1
 8008518:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008520:	d81d      	bhi.n	800855e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008522:	69bb      	ldr	r3, [r7, #24]
 8008524:	015a      	lsls	r2, r3, #5
 8008526:	69fb      	ldr	r3, [r7, #28]
 8008528:	4413      	add	r3, r2
 800852a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008534:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008538:	d0ec      	beq.n	8008514 <USB_HC_Halt+0x19e>
 800853a:	e011      	b.n	8008560 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	015a      	lsls	r2, r3, #5
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	4413      	add	r3, r2
 8008544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	69ba      	ldr	r2, [r7, #24]
 800854c:	0151      	lsls	r1, r2, #5
 800854e:	69fa      	ldr	r2, [r7, #28]
 8008550:	440a      	add	r2, r1
 8008552:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008556:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800855a:	6013      	str	r3, [r2, #0]
 800855c:	e000      	b.n	8008560 <USB_HC_Halt+0x1ea>
          break;
 800855e:	bf00      	nop
    }
  }

  return HAL_OK;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3724      	adds	r7, #36	; 0x24
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
	...

08008570 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008570:	b480      	push	{r7}
 8008572:	b087      	sub	sp, #28
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	460b      	mov	r3, r1
 800857a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008580:	78fb      	ldrb	r3, [r7, #3]
 8008582:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008584:	2301      	movs	r3, #1
 8008586:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	04da      	lsls	r2, r3, #19
 800858c:	4b15      	ldr	r3, [pc, #84]	; (80085e4 <USB_DoPing+0x74>)
 800858e:	4013      	ands	r3, r2
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	0151      	lsls	r1, r2, #5
 8008594:	697a      	ldr	r2, [r7, #20]
 8008596:	440a      	add	r2, r1
 8008598:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800859c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80085a0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	015a      	lsls	r2, r3, #5
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	4413      	add	r3, r2
 80085aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80085b8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80085c0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	015a      	lsls	r2, r3, #5
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	4413      	add	r3, r2
 80085ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085ce:	461a      	mov	r2, r3
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80085d4:	2300      	movs	r3, #0
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	371c      	adds	r7, #28
 80085da:	46bd      	mov	sp, r7
 80085dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop
 80085e4:	1ff80000 	.word	0x1ff80000

080085e8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b088      	sub	sp, #32
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80085f0:	2300      	movs	r3, #0
 80085f2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80085f8:	2300      	movs	r3, #0
 80085fa:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f7ff f911 	bl	8007824 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008602:	2110      	movs	r1, #16
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f7ff f96b 	bl	80078e0 <USB_FlushTxFifo>
 800860a:	4603      	mov	r3, r0
 800860c:	2b00      	cmp	r3, #0
 800860e:	d001      	beq.n	8008614 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008610:	2301      	movs	r3, #1
 8008612:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f7ff f997 	bl	8007948 <USB_FlushRxFifo>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d001      	beq.n	8008624 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008620:	2301      	movs	r3, #1
 8008622:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008624:	2300      	movs	r3, #0
 8008626:	61bb      	str	r3, [r7, #24]
 8008628:	e01f      	b.n	800866a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800862a:	69bb      	ldr	r3, [r7, #24]
 800862c:	015a      	lsls	r2, r3, #5
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	4413      	add	r3, r2
 8008632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008640:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008648:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008650:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	015a      	lsls	r2, r3, #5
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	4413      	add	r3, r2
 800865a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800865e:	461a      	mov	r2, r3
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008664:	69bb      	ldr	r3, [r7, #24]
 8008666:	3301      	adds	r3, #1
 8008668:	61bb      	str	r3, [r7, #24]
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	2b0f      	cmp	r3, #15
 800866e:	d9dc      	bls.n	800862a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008670:	2300      	movs	r3, #0
 8008672:	61bb      	str	r3, [r7, #24]
 8008674:	e034      	b.n	80086e0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	015a      	lsls	r2, r3, #5
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	4413      	add	r3, r2
 800867e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800868c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008694:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800869c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800869e:	69bb      	ldr	r3, [r7, #24]
 80086a0:	015a      	lsls	r2, r3, #5
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	4413      	add	r3, r2
 80086a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086aa:	461a      	mov	r2, r3
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	3301      	adds	r3, #1
 80086b4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086bc:	d80c      	bhi.n	80086d8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	015a      	lsls	r2, r3, #5
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	4413      	add	r3, r2
 80086c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80086d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80086d4:	d0ec      	beq.n	80086b0 <USB_StopHost+0xc8>
 80086d6:	e000      	b.n	80086da <USB_StopHost+0xf2>
        break;
 80086d8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	3301      	adds	r3, #1
 80086de:	61bb      	str	r3, [r7, #24]
 80086e0:	69bb      	ldr	r3, [r7, #24]
 80086e2:	2b0f      	cmp	r3, #15
 80086e4:	d9c7      	bls.n	8008676 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086ec:	461a      	mov	r2, r3
 80086ee:	f04f 33ff 	mov.w	r3, #4294967295
 80086f2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f04f 32ff 	mov.w	r2, #4294967295
 80086fa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f7ff f880 	bl	8007802 <USB_EnableGlobalInt>

  return ret;
 8008702:	7ffb      	ldrb	r3, [r7, #31]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3720      	adds	r7, #32
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800870c:	b590      	push	{r4, r7, lr}
 800870e:	b089      	sub	sp, #36	; 0x24
 8008710:	af04      	add	r7, sp, #16
 8008712:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008714:	2301      	movs	r3, #1
 8008716:	2202      	movs	r2, #2
 8008718:	2102      	movs	r1, #2
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 fc66 	bl	8008fec <USBH_FindInterface>
 8008720:	4603      	mov	r3, r0
 8008722:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008724:	7bfb      	ldrb	r3, [r7, #15]
 8008726:	2bff      	cmp	r3, #255	; 0xff
 8008728:	d002      	beq.n	8008730 <USBH_CDC_InterfaceInit+0x24>
 800872a:	7bfb      	ldrb	r3, [r7, #15]
 800872c:	2b01      	cmp	r3, #1
 800872e:	d901      	bls.n	8008734 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008730:	2302      	movs	r3, #2
 8008732:	e13d      	b.n	80089b0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008734:	7bfb      	ldrb	r3, [r7, #15]
 8008736:	4619      	mov	r1, r3
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f000 fc3b 	bl	8008fb4 <USBH_SelectInterface>
 800873e:	4603      	mov	r3, r0
 8008740:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008742:	7bbb      	ldrb	r3, [r7, #14]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d001      	beq.n	800874c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008748:	2302      	movs	r3, #2
 800874a:	e131      	b.n	80089b0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008752:	2050      	movs	r0, #80	; 0x50
 8008754:	f002 fb00 	bl	800ad58 <malloc>
 8008758:	4603      	mov	r3, r0
 800875a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008762:	69db      	ldr	r3, [r3, #28]
 8008764:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d101      	bne.n	8008770 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800876c:	2302      	movs	r3, #2
 800876e:	e11f      	b.n	80089b0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008770:	2250      	movs	r2, #80	; 0x50
 8008772:	2100      	movs	r1, #0
 8008774:	68b8      	ldr	r0, [r7, #8]
 8008776:	f002 faff 	bl	800ad78 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800877a:	7bfb      	ldrb	r3, [r7, #15]
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	211a      	movs	r1, #26
 8008780:	fb01 f303 	mul.w	r3, r1, r3
 8008784:	4413      	add	r3, r2
 8008786:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	b25b      	sxtb	r3, r3
 800878e:	2b00      	cmp	r3, #0
 8008790:	da15      	bge.n	80087be <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008792:	7bfb      	ldrb	r3, [r7, #15]
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	211a      	movs	r1, #26
 8008798:	fb01 f303 	mul.w	r3, r1, r3
 800879c:	4413      	add	r3, r2
 800879e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80087a2:	781a      	ldrb	r2, [r3, #0]
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	211a      	movs	r1, #26
 80087ae:	fb01 f303 	mul.w	r3, r1, r3
 80087b2:	4413      	add	r3, r2
 80087b4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80087b8:	881a      	ldrh	r2, [r3, #0]
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	785b      	ldrb	r3, [r3, #1]
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f001 ff2c 	bl	800a622 <USBH_AllocPipe>
 80087ca:	4603      	mov	r3, r0
 80087cc:	461a      	mov	r2, r3
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	7819      	ldrb	r1, [r3, #0]
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	7858      	ldrb	r0, [r3, #1]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80087e6:	68ba      	ldr	r2, [r7, #8]
 80087e8:	8952      	ldrh	r2, [r2, #10]
 80087ea:	9202      	str	r2, [sp, #8]
 80087ec:	2203      	movs	r2, #3
 80087ee:	9201      	str	r2, [sp, #4]
 80087f0:	9300      	str	r3, [sp, #0]
 80087f2:	4623      	mov	r3, r4
 80087f4:	4602      	mov	r2, r0
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f001 fee4 	bl	800a5c4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	2200      	movs	r2, #0
 8008802:	4619      	mov	r1, r3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f002 f9f9 	bl	800abfc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800880a:	2300      	movs	r3, #0
 800880c:	2200      	movs	r2, #0
 800880e:	210a      	movs	r1, #10
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 fbeb 	bl	8008fec <USBH_FindInterface>
 8008816:	4603      	mov	r3, r0
 8008818:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800881a:	7bfb      	ldrb	r3, [r7, #15]
 800881c:	2bff      	cmp	r3, #255	; 0xff
 800881e:	d002      	beq.n	8008826 <USBH_CDC_InterfaceInit+0x11a>
 8008820:	7bfb      	ldrb	r3, [r7, #15]
 8008822:	2b01      	cmp	r3, #1
 8008824:	d901      	bls.n	800882a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008826:	2302      	movs	r3, #2
 8008828:	e0c2      	b.n	80089b0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800882a:	7bfb      	ldrb	r3, [r7, #15]
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	211a      	movs	r1, #26
 8008830:	fb01 f303 	mul.w	r3, r1, r3
 8008834:	4413      	add	r3, r2
 8008836:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	b25b      	sxtb	r3, r3
 800883e:	2b00      	cmp	r3, #0
 8008840:	da16      	bge.n	8008870 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008842:	7bfb      	ldrb	r3, [r7, #15]
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	211a      	movs	r1, #26
 8008848:	fb01 f303 	mul.w	r3, r1, r3
 800884c:	4413      	add	r3, r2
 800884e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008852:	781a      	ldrb	r2, [r3, #0]
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008858:	7bfb      	ldrb	r3, [r7, #15]
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	211a      	movs	r1, #26
 800885e:	fb01 f303 	mul.w	r3, r1, r3
 8008862:	4413      	add	r3, r2
 8008864:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008868:	881a      	ldrh	r2, [r3, #0]
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	835a      	strh	r2, [r3, #26]
 800886e:	e015      	b.n	800889c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008870:	7bfb      	ldrb	r3, [r7, #15]
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	211a      	movs	r1, #26
 8008876:	fb01 f303 	mul.w	r3, r1, r3
 800887a:	4413      	add	r3, r2
 800887c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008880:	781a      	ldrb	r2, [r3, #0]
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008886:	7bfb      	ldrb	r3, [r7, #15]
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	211a      	movs	r1, #26
 800888c:	fb01 f303 	mul.w	r3, r1, r3
 8008890:	4413      	add	r3, r2
 8008892:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008896:	881a      	ldrh	r2, [r3, #0]
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800889c:	7bfb      	ldrb	r3, [r7, #15]
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	211a      	movs	r1, #26
 80088a2:	fb01 f303 	mul.w	r3, r1, r3
 80088a6:	4413      	add	r3, r2
 80088a8:	f203 3356 	addw	r3, r3, #854	; 0x356
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	b25b      	sxtb	r3, r3
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	da16      	bge.n	80088e2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80088b4:	7bfb      	ldrb	r3, [r7, #15]
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	211a      	movs	r1, #26
 80088ba:	fb01 f303 	mul.w	r3, r1, r3
 80088be:	4413      	add	r3, r2
 80088c0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80088c4:	781a      	ldrb	r2, [r3, #0]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80088ca:	7bfb      	ldrb	r3, [r7, #15]
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	211a      	movs	r1, #26
 80088d0:	fb01 f303 	mul.w	r3, r1, r3
 80088d4:	4413      	add	r3, r2
 80088d6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80088da:	881a      	ldrh	r2, [r3, #0]
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	835a      	strh	r2, [r3, #26]
 80088e0:	e015      	b.n	800890e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80088e2:	7bfb      	ldrb	r3, [r7, #15]
 80088e4:	687a      	ldr	r2, [r7, #4]
 80088e6:	211a      	movs	r1, #26
 80088e8:	fb01 f303 	mul.w	r3, r1, r3
 80088ec:	4413      	add	r3, r2
 80088ee:	f203 3356 	addw	r3, r3, #854	; 0x356
 80088f2:	781a      	ldrb	r2, [r3, #0]
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80088f8:	7bfb      	ldrb	r3, [r7, #15]
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	211a      	movs	r1, #26
 80088fe:	fb01 f303 	mul.w	r3, r1, r3
 8008902:	4413      	add	r3, r2
 8008904:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008908:	881a      	ldrh	r2, [r3, #0]
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	7b9b      	ldrb	r3, [r3, #14]
 8008912:	4619      	mov	r1, r3
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f001 fe84 	bl	800a622 <USBH_AllocPipe>
 800891a:	4603      	mov	r3, r0
 800891c:	461a      	mov	r2, r3
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	7bdb      	ldrb	r3, [r3, #15]
 8008926:	4619      	mov	r1, r3
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f001 fe7a 	bl	800a622 <USBH_AllocPipe>
 800892e:	4603      	mov	r3, r0
 8008930:	461a      	mov	r2, r3
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	7b59      	ldrb	r1, [r3, #13]
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	7b98      	ldrb	r0, [r3, #14]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800894a:	68ba      	ldr	r2, [r7, #8]
 800894c:	8b12      	ldrh	r2, [r2, #24]
 800894e:	9202      	str	r2, [sp, #8]
 8008950:	2202      	movs	r2, #2
 8008952:	9201      	str	r2, [sp, #4]
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	4623      	mov	r3, r4
 8008958:	4602      	mov	r2, r0
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f001 fe32 	bl	800a5c4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	7b19      	ldrb	r1, [r3, #12]
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	7bd8      	ldrb	r0, [r3, #15]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008974:	68ba      	ldr	r2, [r7, #8]
 8008976:	8b52      	ldrh	r2, [r2, #26]
 8008978:	9202      	str	r2, [sp, #8]
 800897a:	2202      	movs	r2, #2
 800897c:	9201      	str	r2, [sp, #4]
 800897e:	9300      	str	r3, [sp, #0]
 8008980:	4623      	mov	r3, r4
 8008982:	4602      	mov	r2, r0
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f001 fe1d 	bl	800a5c4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	7b5b      	ldrb	r3, [r3, #13]
 8008996:	2200      	movs	r2, #0
 8008998:	4619      	mov	r1, r3
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f002 f92e 	bl	800abfc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	7b1b      	ldrb	r3, [r3, #12]
 80089a4:	2200      	movs	r2, #0
 80089a6:	4619      	mov	r1, r3
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f002 f927 	bl	800abfc <USBH_LL_SetToggle>

  return USBH_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3714      	adds	r7, #20
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd90      	pop	{r4, r7, pc}

080089b8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089c6:	69db      	ldr	r3, [r3, #28]
 80089c8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d00e      	beq.n	80089f0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	4619      	mov	r1, r3
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f001 fe12 	bl	800a602 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	4619      	mov	r1, r3
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f001 fe3d 	bl	800a664 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2200      	movs	r2, #0
 80089ee:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	7b1b      	ldrb	r3, [r3, #12]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d00e      	beq.n	8008a16 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	7b1b      	ldrb	r3, [r3, #12]
 80089fc:	4619      	mov	r1, r3
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f001 fdff 	bl	800a602 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	7b1b      	ldrb	r3, [r3, #12]
 8008a08:	4619      	mov	r1, r3
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f001 fe2a 	bl	800a664 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2200      	movs	r2, #0
 8008a14:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	7b5b      	ldrb	r3, [r3, #13]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00e      	beq.n	8008a3c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	7b5b      	ldrb	r3, [r3, #13]
 8008a22:	4619      	mov	r1, r3
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f001 fdec 	bl	800a602 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	7b5b      	ldrb	r3, [r3, #13]
 8008a2e:	4619      	mov	r1, r3
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f001 fe17 	bl	800a664 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a42:	69db      	ldr	r3, [r3, #28]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d00b      	beq.n	8008a60 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a4e:	69db      	ldr	r3, [r3, #28]
 8008a50:	4618      	mov	r0, r3
 8008a52:	f002 f989 	bl	800ad68 <free>
    phost->pActiveClass->pData = 0U;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008a60:	2300      	movs	r3, #0
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}

08008a6a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008a6a:	b580      	push	{r7, lr}
 8008a6c:	b084      	sub	sp, #16
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a78:	69db      	ldr	r3, [r3, #28]
 8008a7a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	3340      	adds	r3, #64	; 0x40
 8008a80:	4619      	mov	r1, r3
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 f8b1 	bl	8008bea <GetLineCoding>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008a8c:	7afb      	ldrb	r3, [r7, #11]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d105      	bne.n	8008a9e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008a98:	2102      	movs	r1, #2
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008a9e:	7afb      	ldrb	r3, [r7, #11]
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3710      	adds	r7, #16
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008abe:	69db      	ldr	r3, [r3, #28]
 8008ac0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008ac8:	2b04      	cmp	r3, #4
 8008aca:	d877      	bhi.n	8008bbc <USBH_CDC_Process+0x114>
 8008acc:	a201      	add	r2, pc, #4	; (adr r2, 8008ad4 <USBH_CDC_Process+0x2c>)
 8008ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad2:	bf00      	nop
 8008ad4:	08008ae9 	.word	0x08008ae9
 8008ad8:	08008aef 	.word	0x08008aef
 8008adc:	08008b1f 	.word	0x08008b1f
 8008ae0:	08008b93 	.word	0x08008b93
 8008ae4:	08008ba1 	.word	0x08008ba1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	73fb      	strb	r3, [r7, #15]
      break;
 8008aec:	e06d      	b.n	8008bca <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008af2:	4619      	mov	r1, r3
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f000 f897 	bl	8008c28 <SetLineCoding>
 8008afa:	4603      	mov	r3, r0
 8008afc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008afe:	7bbb      	ldrb	r3, [r7, #14]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d104      	bne.n	8008b0e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	2202      	movs	r2, #2
 8008b08:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008b0c:	e058      	b.n	8008bc0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008b0e:	7bbb      	ldrb	r3, [r7, #14]
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d055      	beq.n	8008bc0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	2204      	movs	r2, #4
 8008b18:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008b1c:	e050      	b.n	8008bc0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	3340      	adds	r3, #64	; 0x40
 8008b22:	4619      	mov	r1, r3
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f860 	bl	8008bea <GetLineCoding>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008b2e:	7bbb      	ldrb	r3, [r7, #14]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d126      	bne.n	8008b82 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	2200      	movs	r2, #0
 8008b38:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b46:	791b      	ldrb	r3, [r3, #4]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d13b      	bne.n	8008bc4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b56:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d133      	bne.n	8008bc4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b66:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d12b      	bne.n	8008bc4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b74:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d124      	bne.n	8008bc4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 f958 	bl	8008e30 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008b80:	e020      	b.n	8008bc4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008b82:	7bbb      	ldrb	r3, [r7, #14]
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d01d      	beq.n	8008bc4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	2204      	movs	r2, #4
 8008b8c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008b90:	e018      	b.n	8008bc4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f000 f867 	bl	8008c66 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f000 f8da 	bl	8008d52 <CDC_ProcessReception>
      break;
 8008b9e:	e014      	b.n	8008bca <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008ba0:	2100      	movs	r1, #0
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 ffef 	bl	8009b86 <USBH_ClrFeature>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008bac:	7bbb      	ldrb	r3, [r7, #14]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10a      	bne.n	8008bc8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8008bba:	e005      	b.n	8008bc8 <USBH_CDC_Process+0x120>

    default:
      break;
 8008bbc:	bf00      	nop
 8008bbe:	e004      	b.n	8008bca <USBH_CDC_Process+0x122>
      break;
 8008bc0:	bf00      	nop
 8008bc2:	e002      	b.n	8008bca <USBH_CDC_Process+0x122>
      break;
 8008bc4:	bf00      	nop
 8008bc6:	e000      	b.n	8008bca <USBH_CDC_Process+0x122>
      break;
 8008bc8:	bf00      	nop

  }

  return status;
 8008bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3710      	adds	r7, #16
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b083      	sub	sp, #12
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	370c      	adds	r7, #12
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr

08008bea <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b082      	sub	sp, #8
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
 8008bf2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	22a1      	movs	r2, #161	; 0xa1
 8008bf8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2221      	movs	r2, #33	; 0x21
 8008bfe:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2207      	movs	r2, #7
 8008c10:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	2207      	movs	r2, #7
 8008c16:	4619      	mov	r1, r3
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f001 fa81 	bl	800a120 <USBH_CtlReq>
 8008c1e:	4603      	mov	r3, r0
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3708      	adds	r7, #8
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2221      	movs	r2, #33	; 0x21
 8008c36:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2220      	movs	r2, #32
 8008c3c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2207      	movs	r2, #7
 8008c4e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	2207      	movs	r2, #7
 8008c54:	4619      	mov	r1, r3
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f001 fa62 	bl	800a120 <USBH_CtlReq>
 8008c5c:	4603      	mov	r3, r0
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3708      	adds	r7, #8
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}

08008c66 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b086      	sub	sp, #24
 8008c6a:	af02      	add	r7, sp, #8
 8008c6c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008c74:	69db      	ldr	r3, [r3, #28]
 8008c76:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d002      	beq.n	8008c8c <CDC_ProcessTransmission+0x26>
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d023      	beq.n	8008cd2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008c8a:	e05e      	b.n	8008d4a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	8b12      	ldrh	r2, [r2, #24]
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d90b      	bls.n	8008cb0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	69d9      	ldr	r1, [r3, #28]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	8b1a      	ldrh	r2, [r3, #24]
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	7b5b      	ldrb	r3, [r3, #13]
 8008ca4:	2001      	movs	r0, #1
 8008ca6:	9000      	str	r0, [sp, #0]
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f001 fc48 	bl	800a53e <USBH_BulkSendData>
 8008cae:	e00b      	b.n	8008cc8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8008cb8:	b29a      	uxth	r2, r3
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	7b5b      	ldrb	r3, [r3, #13]
 8008cbe:	2001      	movs	r0, #1
 8008cc0:	9000      	str	r0, [sp, #0]
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f001 fc3b 	bl	800a53e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2202      	movs	r2, #2
 8008ccc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008cd0:	e03b      	b.n	8008d4a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	7b5b      	ldrb	r3, [r3, #13]
 8008cd6:	4619      	mov	r1, r3
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f001 ff65 	bl	800aba8 <USBH_LL_GetURBState>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008ce2:	7afb      	ldrb	r3, [r7, #11]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d128      	bne.n	8008d3a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cec:	68fa      	ldr	r2, [r7, #12]
 8008cee:	8b12      	ldrh	r2, [r2, #24]
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d90e      	bls.n	8008d12 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	8b12      	ldrh	r2, [r2, #24]
 8008cfc:	1a9a      	subs	r2, r3, r2
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	69db      	ldr	r3, [r3, #28]
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	8b12      	ldrh	r2, [r2, #24]
 8008d0a:	441a      	add	r2, r3
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	61da      	str	r2, [r3, #28]
 8008d10:	e002      	b.n	8008d18 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2200      	movs	r2, #0
 8008d16:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d004      	beq.n	8008d2a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008d28:	e00e      	b.n	8008d48 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 f868 	bl	8008e08 <USBH_CDC_TransmitCallback>
      break;
 8008d38:	e006      	b.n	8008d48 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008d3a:	7afb      	ldrb	r3, [r7, #11]
 8008d3c:	2b02      	cmp	r3, #2
 8008d3e:	d103      	bne.n	8008d48 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008d48:	bf00      	nop
  }
}
 8008d4a:	bf00      	nop
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b086      	sub	sp, #24
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d60:	69db      	ldr	r3, [r3, #28]
 8008d62:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008d64:	2300      	movs	r3, #0
 8008d66:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8008d6e:	2b03      	cmp	r3, #3
 8008d70:	d002      	beq.n	8008d78 <CDC_ProcessReception+0x26>
 8008d72:	2b04      	cmp	r3, #4
 8008d74:	d00e      	beq.n	8008d94 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008d76:	e043      	b.n	8008e00 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	6a19      	ldr	r1, [r3, #32]
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	8b5a      	ldrh	r2, [r3, #26]
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	7b1b      	ldrb	r3, [r3, #12]
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f001 fbff 	bl	800a588 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	2204      	movs	r2, #4
 8008d8e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008d92:	e035      	b.n	8008e00 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	7b1b      	ldrb	r3, [r3, #12]
 8008d98:	4619      	mov	r1, r3
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f001 ff04 	bl	800aba8 <USBH_LL_GetURBState>
 8008da0:	4603      	mov	r3, r0
 8008da2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008da4:	7cfb      	ldrb	r3, [r7, #19]
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d129      	bne.n	8008dfe <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	7b1b      	ldrb	r3, [r3, #12]
 8008dae:	4619      	mov	r1, r3
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f001 fe67 	bl	800aa84 <USBH_LL_GetLastXferSize>
 8008db6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d016      	beq.n	8008df0 <CDC_ProcessReception+0x9e>
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	8b5b      	ldrh	r3, [r3, #26]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d910      	bls.n	8008df0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	1ad2      	subs	r2, r2, r3
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	6a1a      	ldr	r2, [r3, #32]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	441a      	add	r2, r3
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	2203      	movs	r2, #3
 8008dea:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008dee:	e006      	b.n	8008dfe <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f80f 	bl	8008e1c <USBH_CDC_ReceiveCallback>
      break;
 8008dfe:	bf00      	nop
  }
}
 8008e00:	bf00      	nop
 8008e02:	3718      	adds	r7, #24
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008e10:	bf00      	nop
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b083      	sub	sp, #12
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008e24:	bf00      	nop
 8008e26:	370c      	adds	r7, #12
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr

08008e30 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008e38:	bf00      	nop
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr

08008e44 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b084      	sub	sp, #16
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	60f8      	str	r0, [r7, #12]
 8008e4c:	60b9      	str	r1, [r7, #8]
 8008e4e:	4613      	mov	r3, r2
 8008e50:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d101      	bne.n	8008e5c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008e58:	2302      	movs	r3, #2
 8008e5a:	e029      	b.n	8008eb0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	79fa      	ldrb	r2, [r7, #7]
 8008e60:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2200      	movs	r2, #0
 8008e68:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f000 f81f 	bl	8008eb8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2200      	movs	r2, #0
 8008e86:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2200      	movs	r2, #0
 8008e96:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d003      	beq.n	8008ea8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	68ba      	ldr	r2, [r7, #8]
 8008ea4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008ea8:	68f8      	ldr	r0, [r7, #12]
 8008eaa:	f001 fd2d 	bl	800a908 <USBH_LL_Init>

  return USBH_OK;
 8008eae:	2300      	movs	r3, #0
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3710      	adds	r7, #16
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}

08008eb8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b085      	sub	sp, #20
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	60fb      	str	r3, [r7, #12]
 8008ec8:	e009      	b.n	8008ede <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008eca:	687a      	ldr	r2, [r7, #4]
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	33e0      	adds	r3, #224	; 0xe0
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	4413      	add	r3, r2
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	3301      	adds	r3, #1
 8008edc:	60fb      	str	r3, [r7, #12]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2b0f      	cmp	r3, #15
 8008ee2:	d9f2      	bls.n	8008eca <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	e009      	b.n	8008efe <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008eea:	687a      	ldr	r2, [r7, #4]
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	4413      	add	r3, r2
 8008ef0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	3301      	adds	r3, #1
 8008efc:	60fb      	str	r3, [r7, #12]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f04:	d3f1      	bcc.n	8008eea <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2201      	movs	r2, #1
 8008f16:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2240      	movs	r2, #64	; 0x40
 8008f2a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3714      	adds	r7, #20
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b085      	sub	sp, #20
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d016      	beq.n	8008fa2 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d10e      	bne.n	8008f9c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008f84:	1c59      	adds	r1, r3, #1
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8008f8c:	687a      	ldr	r2, [r7, #4]
 8008f8e:	33de      	adds	r3, #222	; 0xde
 8008f90:	6839      	ldr	r1, [r7, #0]
 8008f92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008f96:	2300      	movs	r3, #0
 8008f98:	73fb      	strb	r3, [r7, #15]
 8008f9a:	e004      	b.n	8008fa6 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008f9c:	2302      	movs	r3, #2
 8008f9e:	73fb      	strb	r3, [r7, #15]
 8008fa0:	e001      	b.n	8008fa6 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008fa2:	2302      	movs	r3, #2
 8008fa4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3714      	adds	r7, #20
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr

08008fb4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b085      	sub	sp, #20
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
 8008fbc:	460b      	mov	r3, r1
 8008fbe:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8008fca:	78fa      	ldrb	r2, [r7, #3]
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d204      	bcs.n	8008fda <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	78fa      	ldrb	r2, [r7, #3]
 8008fd4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8008fd8:	e001      	b.n	8008fde <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008fda:	2302      	movs	r3, #2
 8008fdc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3714      	adds	r7, #20
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b087      	sub	sp, #28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	4608      	mov	r0, r1
 8008ff6:	4611      	mov	r1, r2
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	70fb      	strb	r3, [r7, #3]
 8008ffe:	460b      	mov	r3, r1
 8009000:	70bb      	strb	r3, [r7, #2]
 8009002:	4613      	mov	r3, r2
 8009004:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009006:	2300      	movs	r3, #0
 8009008:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800900a:	2300      	movs	r3, #0
 800900c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009014:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009016:	e025      	b.n	8009064 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009018:	7dfb      	ldrb	r3, [r7, #23]
 800901a:	221a      	movs	r2, #26
 800901c:	fb02 f303 	mul.w	r3, r2, r3
 8009020:	3308      	adds	r3, #8
 8009022:	68fa      	ldr	r2, [r7, #12]
 8009024:	4413      	add	r3, r2
 8009026:	3302      	adds	r3, #2
 8009028:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	795b      	ldrb	r3, [r3, #5]
 800902e:	78fa      	ldrb	r2, [r7, #3]
 8009030:	429a      	cmp	r2, r3
 8009032:	d002      	beq.n	800903a <USBH_FindInterface+0x4e>
 8009034:	78fb      	ldrb	r3, [r7, #3]
 8009036:	2bff      	cmp	r3, #255	; 0xff
 8009038:	d111      	bne.n	800905e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800903e:	78ba      	ldrb	r2, [r7, #2]
 8009040:	429a      	cmp	r2, r3
 8009042:	d002      	beq.n	800904a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009044:	78bb      	ldrb	r3, [r7, #2]
 8009046:	2bff      	cmp	r3, #255	; 0xff
 8009048:	d109      	bne.n	800905e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800904e:	787a      	ldrb	r2, [r7, #1]
 8009050:	429a      	cmp	r2, r3
 8009052:	d002      	beq.n	800905a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009054:	787b      	ldrb	r3, [r7, #1]
 8009056:	2bff      	cmp	r3, #255	; 0xff
 8009058:	d101      	bne.n	800905e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800905a:	7dfb      	ldrb	r3, [r7, #23]
 800905c:	e006      	b.n	800906c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800905e:	7dfb      	ldrb	r3, [r7, #23]
 8009060:	3301      	adds	r3, #1
 8009062:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009064:	7dfb      	ldrb	r3, [r7, #23]
 8009066:	2b01      	cmp	r3, #1
 8009068:	d9d6      	bls.n	8009018 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800906a:	23ff      	movs	r3, #255	; 0xff
}
 800906c:	4618      	mov	r0, r3
 800906e:	371c      	adds	r7, #28
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b082      	sub	sp, #8
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f001 fc87 	bl	800a994 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009086:	2101      	movs	r1, #1
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f001 fda0 	bl	800abce <USBH_LL_DriverVBUS>

  return USBH_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3708      	adds	r7, #8
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b088      	sub	sp, #32
 800909c:	af04      	add	r7, sp, #16
 800909e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80090a0:	2302      	movs	r3, #2
 80090a2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80090a4:	2300      	movs	r3, #0
 80090a6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d102      	bne.n	80090ba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2203      	movs	r2, #3
 80090b8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	b2db      	uxtb	r3, r3
 80090c0:	2b0b      	cmp	r3, #11
 80090c2:	f200 81be 	bhi.w	8009442 <USBH_Process+0x3aa>
 80090c6:	a201      	add	r2, pc, #4	; (adr r2, 80090cc <USBH_Process+0x34>)
 80090c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090cc:	080090fd 	.word	0x080090fd
 80090d0:	0800912f 	.word	0x0800912f
 80090d4:	08009197 	.word	0x08009197
 80090d8:	080093dd 	.word	0x080093dd
 80090dc:	08009443 	.word	0x08009443
 80090e0:	0800923b 	.word	0x0800923b
 80090e4:	08009383 	.word	0x08009383
 80090e8:	08009271 	.word	0x08009271
 80090ec:	08009291 	.word	0x08009291
 80090f0:	080092b1 	.word	0x080092b1
 80090f4:	080092f5 	.word	0x080092f5
 80090f8:	080093c5 	.word	0x080093c5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b00      	cmp	r3, #0
 8009106:	f000 819e 	beq.w	8009446 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2201      	movs	r2, #1
 800910e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009110:	20c8      	movs	r0, #200	; 0xc8
 8009112:	f001 fda3 	bl	800ac5c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f001 fc99 	bl	800aa4e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800912c:	e18b      	b.n	8009446 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009134:	2b01      	cmp	r3, #1
 8009136:	d107      	bne.n	8009148 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2202      	movs	r2, #2
 8009144:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009146:	e18d      	b.n	8009464 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800914e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009152:	d914      	bls.n	800917e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800915a:	3301      	adds	r3, #1
 800915c:	b2da      	uxtb	r2, r3
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800916a:	2b03      	cmp	r3, #3
 800916c:	d903      	bls.n	8009176 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	220d      	movs	r2, #13
 8009172:	701a      	strb	r2, [r3, #0]
      break;
 8009174:	e176      	b.n	8009464 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	701a      	strb	r2, [r3, #0]
      break;
 800917c:	e172      	b.n	8009464 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009184:	f103 020a 	add.w	r2, r3, #10
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800918e:	200a      	movs	r0, #10
 8009190:	f001 fd64 	bl	800ac5c <USBH_Delay>
      break;
 8009194:	e166      	b.n	8009464 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800919c:	2b00      	cmp	r3, #0
 800919e:	d005      	beq.n	80091ac <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80091a6:	2104      	movs	r1, #4
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80091ac:	2064      	movs	r0, #100	; 0x64
 80091ae:	f001 fd55 	bl	800ac5c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f001 fc24 	bl	800aa00 <USBH_LL_GetSpeed>
 80091b8:	4603      	mov	r3, r0
 80091ba:	461a      	mov	r2, r3
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2205      	movs	r2, #5
 80091c6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80091c8:	2100      	movs	r1, #0
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f001 fa29 	bl	800a622 <USBH_AllocPipe>
 80091d0:	4603      	mov	r3, r0
 80091d2:	461a      	mov	r2, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80091d8:	2180      	movs	r1, #128	; 0x80
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f001 fa21 	bl	800a622 <USBH_AllocPipe>
 80091e0:	4603      	mov	r3, r0
 80091e2:	461a      	mov	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	7919      	ldrb	r1, [r3, #4]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80091fc:	b292      	uxth	r2, r2
 80091fe:	9202      	str	r2, [sp, #8]
 8009200:	2200      	movs	r2, #0
 8009202:	9201      	str	r2, [sp, #4]
 8009204:	9300      	str	r3, [sp, #0]
 8009206:	4603      	mov	r3, r0
 8009208:	2280      	movs	r2, #128	; 0x80
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f001 f9da 	bl	800a5c4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	7959      	ldrb	r1, [r3, #5]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009224:	b292      	uxth	r2, r2
 8009226:	9202      	str	r2, [sp, #8]
 8009228:	2200      	movs	r2, #0
 800922a:	9201      	str	r2, [sp, #4]
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	4603      	mov	r3, r0
 8009230:	2200      	movs	r2, #0
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f001 f9c6 	bl	800a5c4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009238:	e114      	b.n	8009464 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f000 f918 	bl	8009470 <USBH_HandleEnum>
 8009240:	4603      	mov	r3, r0
 8009242:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009244:	7bbb      	ldrb	r3, [r7, #14]
 8009246:	b2db      	uxtb	r3, r3
 8009248:	2b00      	cmp	r3, #0
 800924a:	f040 80fe 	bne.w	800944a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2200      	movs	r2, #0
 8009252:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800925c:	2b01      	cmp	r3, #1
 800925e:	d103      	bne.n	8009268 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2208      	movs	r2, #8
 8009264:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009266:	e0f0      	b.n	800944a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2207      	movs	r2, #7
 800926c:	701a      	strb	r2, [r3, #0]
      break;
 800926e:	e0ec      	b.n	800944a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009276:	2b00      	cmp	r3, #0
 8009278:	f000 80e9 	beq.w	800944e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009282:	2101      	movs	r1, #1
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2208      	movs	r2, #8
 800928c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800928e:	e0de      	b.n	800944e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8009296:	b29b      	uxth	r3, r3
 8009298:	4619      	mov	r1, r3
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 fc2c 	bl	8009af8 <USBH_SetCfg>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f040 80d5 	bne.w	8009452 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2209      	movs	r2, #9
 80092ac:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80092ae:	e0d0      	b.n	8009452 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80092b6:	f003 0320 	and.w	r3, r3, #32
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d016      	beq.n	80092ec <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80092be:	2101      	movs	r1, #1
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 fc3c 	bl	8009b3e <USBH_SetFeature>
 80092c6:	4603      	mov	r3, r0
 80092c8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80092ca:	7bbb      	ldrb	r3, [r7, #14]
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d103      	bne.n	80092da <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	220a      	movs	r2, #10
 80092d6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80092d8:	e0bd      	b.n	8009456 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80092da:	7bbb      	ldrb	r3, [r7, #14]
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b03      	cmp	r3, #3
 80092e0:	f040 80b9 	bne.w	8009456 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	220a      	movs	r2, #10
 80092e8:	701a      	strb	r2, [r3, #0]
      break;
 80092ea:	e0b4      	b.n	8009456 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	220a      	movs	r2, #10
 80092f0:	701a      	strb	r2, [r3, #0]
      break;
 80092f2:	e0b0      	b.n	8009456 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	f000 80ad 	beq.w	800945a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009308:	2300      	movs	r3, #0
 800930a:	73fb      	strb	r3, [r7, #15]
 800930c:	e016      	b.n	800933c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800930e:	7bfa      	ldrb	r2, [r7, #15]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	32de      	adds	r2, #222	; 0xde
 8009314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009318:	791a      	ldrb	r2, [r3, #4]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8009320:	429a      	cmp	r2, r3
 8009322:	d108      	bne.n	8009336 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009324:	7bfa      	ldrb	r2, [r7, #15]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	32de      	adds	r2, #222	; 0xde
 800932a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009334:	e005      	b.n	8009342 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009336:	7bfb      	ldrb	r3, [r7, #15]
 8009338:	3301      	adds	r3, #1
 800933a:	73fb      	strb	r3, [r7, #15]
 800933c:	7bfb      	ldrb	r3, [r7, #15]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d0e5      	beq.n	800930e <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009348:	2b00      	cmp	r3, #0
 800934a:	d016      	beq.n	800937a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	4798      	blx	r3
 8009358:	4603      	mov	r3, r0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d109      	bne.n	8009372 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2206      	movs	r2, #6
 8009362:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800936a:	2103      	movs	r1, #3
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009370:	e073      	b.n	800945a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	220d      	movs	r2, #13
 8009376:	701a      	strb	r2, [r3, #0]
      break;
 8009378:	e06f      	b.n	800945a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	220d      	movs	r2, #13
 800937e:	701a      	strb	r2, [r3, #0]
      break;
 8009380:	e06b      	b.n	800945a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009388:	2b00      	cmp	r3, #0
 800938a:	d017      	beq.n	80093bc <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009392:	691b      	ldr	r3, [r3, #16]
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	4798      	blx	r3
 8009398:	4603      	mov	r3, r0
 800939a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800939c:	7bbb      	ldrb	r3, [r7, #14]
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d103      	bne.n	80093ac <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	220b      	movs	r2, #11
 80093a8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80093aa:	e058      	b.n	800945e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 80093ac:	7bbb      	ldrb	r3, [r7, #14]
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	d154      	bne.n	800945e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	220d      	movs	r2, #13
 80093b8:	701a      	strb	r2, [r3, #0]
      break;
 80093ba:	e050      	b.n	800945e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	220d      	movs	r2, #13
 80093c0:	701a      	strb	r2, [r3, #0]
      break;
 80093c2:	e04c      	b.n	800945e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d049      	beq.n	8009462 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093d4:	695b      	ldr	r3, [r3, #20]
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	4798      	blx	r3
      }
      break;
 80093da:	e042      	b.n	8009462 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2200      	movs	r2, #0
 80093e0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f7ff fd67 	bl	8008eb8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d009      	beq.n	8009408 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093fa:	68db      	ldr	r3, [r3, #12]
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800940e:	2b00      	cmp	r3, #0
 8009410:	d005      	beq.n	800941e <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009418:	2105      	movs	r1, #5
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8009424:	b2db      	uxtb	r3, r3
 8009426:	2b01      	cmp	r3, #1
 8009428:	d107      	bne.n	800943a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7ff fe20 	bl	8009078 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009438:	e014      	b.n	8009464 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f001 faaa 	bl	800a994 <USBH_LL_Start>
      break;
 8009440:	e010      	b.n	8009464 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8009442:	bf00      	nop
 8009444:	e00e      	b.n	8009464 <USBH_Process+0x3cc>
      break;
 8009446:	bf00      	nop
 8009448:	e00c      	b.n	8009464 <USBH_Process+0x3cc>
      break;
 800944a:	bf00      	nop
 800944c:	e00a      	b.n	8009464 <USBH_Process+0x3cc>
    break;
 800944e:	bf00      	nop
 8009450:	e008      	b.n	8009464 <USBH_Process+0x3cc>
      break;
 8009452:	bf00      	nop
 8009454:	e006      	b.n	8009464 <USBH_Process+0x3cc>
      break;
 8009456:	bf00      	nop
 8009458:	e004      	b.n	8009464 <USBH_Process+0x3cc>
      break;
 800945a:	bf00      	nop
 800945c:	e002      	b.n	8009464 <USBH_Process+0x3cc>
      break;
 800945e:	bf00      	nop
 8009460:	e000      	b.n	8009464 <USBH_Process+0x3cc>
      break;
 8009462:	bf00      	nop
  }
  return USBH_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop

08009470 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b088      	sub	sp, #32
 8009474:	af04      	add	r7, sp, #16
 8009476:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009478:	2301      	movs	r3, #1
 800947a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800947c:	2301      	movs	r3, #1
 800947e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	785b      	ldrb	r3, [r3, #1]
 8009484:	2b07      	cmp	r3, #7
 8009486:	f200 81c1 	bhi.w	800980c <USBH_HandleEnum+0x39c>
 800948a:	a201      	add	r2, pc, #4	; (adr r2, 8009490 <USBH_HandleEnum+0x20>)
 800948c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009490:	080094b1 	.word	0x080094b1
 8009494:	0800956f 	.word	0x0800956f
 8009498:	080095d9 	.word	0x080095d9
 800949c:	08009667 	.word	0x08009667
 80094a0:	080096d1 	.word	0x080096d1
 80094a4:	08009741 	.word	0x08009741
 80094a8:	08009787 	.word	0x08009787
 80094ac:	080097cd 	.word	0x080097cd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80094b0:	2108      	movs	r1, #8
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fa50 	bl	8009958 <USBH_Get_DevDesc>
 80094b8:	4603      	mov	r3, r0
 80094ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80094bc:	7bbb      	ldrb	r3, [r7, #14]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d130      	bne.n	8009524 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	7919      	ldrb	r1, [r3, #4]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80094e6:	b292      	uxth	r2, r2
 80094e8:	9202      	str	r2, [sp, #8]
 80094ea:	2200      	movs	r2, #0
 80094ec:	9201      	str	r2, [sp, #4]
 80094ee:	9300      	str	r3, [sp, #0]
 80094f0:	4603      	mov	r3, r0
 80094f2:	2280      	movs	r2, #128	; 0x80
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f001 f865 	bl	800a5c4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	7959      	ldrb	r1, [r3, #5]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800950a:	687a      	ldr	r2, [r7, #4]
 800950c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800950e:	b292      	uxth	r2, r2
 8009510:	9202      	str	r2, [sp, #8]
 8009512:	2200      	movs	r2, #0
 8009514:	9201      	str	r2, [sp, #4]
 8009516:	9300      	str	r3, [sp, #0]
 8009518:	4603      	mov	r3, r0
 800951a:	2200      	movs	r2, #0
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f001 f851 	bl	800a5c4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009522:	e175      	b.n	8009810 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009524:	7bbb      	ldrb	r3, [r7, #14]
 8009526:	2b03      	cmp	r3, #3
 8009528:	f040 8172 	bne.w	8009810 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009532:	3301      	adds	r3, #1
 8009534:	b2da      	uxtb	r2, r3
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009542:	2b03      	cmp	r3, #3
 8009544:	d903      	bls.n	800954e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	220d      	movs	r2, #13
 800954a:	701a      	strb	r2, [r3, #0]
      break;
 800954c:	e160      	b.n	8009810 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	795b      	ldrb	r3, [r3, #5]
 8009552:	4619      	mov	r1, r3
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f001 f885 	bl	800a664 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	791b      	ldrb	r3, [r3, #4]
 800955e:	4619      	mov	r1, r3
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f001 f87f 	bl	800a664 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2200      	movs	r2, #0
 800956a:	701a      	strb	r2, [r3, #0]
      break;
 800956c:	e150      	b.n	8009810 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800956e:	2112      	movs	r1, #18
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 f9f1 	bl	8009958 <USBH_Get_DevDesc>
 8009576:	4603      	mov	r3, r0
 8009578:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800957a:	7bbb      	ldrb	r3, [r7, #14]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d103      	bne.n	8009588 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2202      	movs	r2, #2
 8009584:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009586:	e145      	b.n	8009814 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009588:	7bbb      	ldrb	r3, [r7, #14]
 800958a:	2b03      	cmp	r3, #3
 800958c:	f040 8142 	bne.w	8009814 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009596:	3301      	adds	r3, #1
 8009598:	b2da      	uxtb	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d903      	bls.n	80095b2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	220d      	movs	r2, #13
 80095ae:	701a      	strb	r2, [r3, #0]
      break;
 80095b0:	e130      	b.n	8009814 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	795b      	ldrb	r3, [r3, #5]
 80095b6:	4619      	mov	r1, r3
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f001 f853 	bl	800a664 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	791b      	ldrb	r3, [r3, #4]
 80095c2:	4619      	mov	r1, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f001 f84d 	bl	800a664 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2200      	movs	r2, #0
 80095ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2200      	movs	r2, #0
 80095d4:	701a      	strb	r2, [r3, #0]
      break;
 80095d6:	e11d      	b.n	8009814 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80095d8:	2101      	movs	r1, #1
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 fa68 	bl	8009ab0 <USBH_SetAddress>
 80095e0:	4603      	mov	r3, r0
 80095e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80095e4:	7bbb      	ldrb	r3, [r7, #14]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d132      	bne.n	8009650 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80095ea:	2002      	movs	r0, #2
 80095ec:	f001 fb36 	bl	800ac5c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2203      	movs	r2, #3
 80095fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	7919      	ldrb	r1, [r3, #4]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009612:	b292      	uxth	r2, r2
 8009614:	9202      	str	r2, [sp, #8]
 8009616:	2200      	movs	r2, #0
 8009618:	9201      	str	r2, [sp, #4]
 800961a:	9300      	str	r3, [sp, #0]
 800961c:	4603      	mov	r3, r0
 800961e:	2280      	movs	r2, #128	; 0x80
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 ffcf 	bl	800a5c4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	7959      	ldrb	r1, [r3, #5]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800963a:	b292      	uxth	r2, r2
 800963c:	9202      	str	r2, [sp, #8]
 800963e:	2200      	movs	r2, #0
 8009640:	9201      	str	r2, [sp, #4]
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	4603      	mov	r3, r0
 8009646:	2200      	movs	r2, #0
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 ffbb 	bl	800a5c4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800964e:	e0e3      	b.n	8009818 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009650:	7bbb      	ldrb	r3, [r7, #14]
 8009652:	2b03      	cmp	r3, #3
 8009654:	f040 80e0 	bne.w	8009818 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	220d      	movs	r2, #13
 800965c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	705a      	strb	r2, [r3, #1]
      break;
 8009664:	e0d8      	b.n	8009818 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009666:	2109      	movs	r1, #9
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 f99d 	bl	80099a8 <USBH_Get_CfgDesc>
 800966e:	4603      	mov	r3, r0
 8009670:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009672:	7bbb      	ldrb	r3, [r7, #14]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d103      	bne.n	8009680 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2204      	movs	r2, #4
 800967c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800967e:	e0cd      	b.n	800981c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009680:	7bbb      	ldrb	r3, [r7, #14]
 8009682:	2b03      	cmp	r3, #3
 8009684:	f040 80ca 	bne.w	800981c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800968e:	3301      	adds	r3, #1
 8009690:	b2da      	uxtb	r2, r3
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800969e:	2b03      	cmp	r3, #3
 80096a0:	d903      	bls.n	80096aa <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	220d      	movs	r2, #13
 80096a6:	701a      	strb	r2, [r3, #0]
      break;
 80096a8:	e0b8      	b.n	800981c <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	795b      	ldrb	r3, [r3, #5]
 80096ae:	4619      	mov	r1, r3
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f000 ffd7 	bl	800a664 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	791b      	ldrb	r3, [r3, #4]
 80096ba:	4619      	mov	r1, r3
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 ffd1 	bl	800a664 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2200      	movs	r2, #0
 80096c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2200      	movs	r2, #0
 80096cc:	701a      	strb	r2, [r3, #0]
      break;
 80096ce:	e0a5      	b.n	800981c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80096d6:	4619      	mov	r1, r3
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 f965 	bl	80099a8 <USBH_Get_CfgDesc>
 80096de:	4603      	mov	r3, r0
 80096e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80096e2:	7bbb      	ldrb	r3, [r7, #14]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d103      	bne.n	80096f0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2205      	movs	r2, #5
 80096ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80096ee:	e097      	b.n	8009820 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80096f0:	7bbb      	ldrb	r3, [r7, #14]
 80096f2:	2b03      	cmp	r3, #3
 80096f4:	f040 8094 	bne.w	8009820 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80096fe:	3301      	adds	r3, #1
 8009700:	b2da      	uxtb	r2, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800970e:	2b03      	cmp	r3, #3
 8009710:	d903      	bls.n	800971a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	220d      	movs	r2, #13
 8009716:	701a      	strb	r2, [r3, #0]
      break;
 8009718:	e082      	b.n	8009820 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	795b      	ldrb	r3, [r3, #5]
 800971e:	4619      	mov	r1, r3
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f000 ff9f 	bl	800a664 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	791b      	ldrb	r3, [r3, #4]
 800972a:	4619      	mov	r1, r3
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 ff99 	bl	800a664 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2200      	movs	r2, #0
 8009736:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2200      	movs	r2, #0
 800973c:	701a      	strb	r2, [r3, #0]
      break;
 800973e:	e06f      	b.n	8009820 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8009746:	2b00      	cmp	r3, #0
 8009748:	d019      	beq.n	800977e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009756:	23ff      	movs	r3, #255	; 0xff
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 f949 	bl	80099f0 <USBH_Get_StringDesc>
 800975e:	4603      	mov	r3, r0
 8009760:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009762:	7bbb      	ldrb	r3, [r7, #14]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d103      	bne.n	8009770 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2206      	movs	r2, #6
 800976c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800976e:	e059      	b.n	8009824 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009770:	7bbb      	ldrb	r3, [r7, #14]
 8009772:	2b03      	cmp	r3, #3
 8009774:	d156      	bne.n	8009824 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2206      	movs	r2, #6
 800977a:	705a      	strb	r2, [r3, #1]
      break;
 800977c:	e052      	b.n	8009824 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2206      	movs	r2, #6
 8009782:	705a      	strb	r2, [r3, #1]
      break;
 8009784:	e04e      	b.n	8009824 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800978c:	2b00      	cmp	r3, #0
 800978e:	d019      	beq.n	80097c4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800979c:	23ff      	movs	r3, #255	; 0xff
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 f926 	bl	80099f0 <USBH_Get_StringDesc>
 80097a4:	4603      	mov	r3, r0
 80097a6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80097a8:	7bbb      	ldrb	r3, [r7, #14]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d103      	bne.n	80097b6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2207      	movs	r2, #7
 80097b2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80097b4:	e038      	b.n	8009828 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80097b6:	7bbb      	ldrb	r3, [r7, #14]
 80097b8:	2b03      	cmp	r3, #3
 80097ba:	d135      	bne.n	8009828 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2207      	movs	r2, #7
 80097c0:	705a      	strb	r2, [r3, #1]
      break;
 80097c2:	e031      	b.n	8009828 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2207      	movs	r2, #7
 80097c8:	705a      	strb	r2, [r3, #1]
      break;
 80097ca:	e02d      	b.n	8009828 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d017      	beq.n	8009806 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80097e2:	23ff      	movs	r3, #255	; 0xff
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f000 f903 	bl	80099f0 <USBH_Get_StringDesc>
 80097ea:	4603      	mov	r3, r0
 80097ec:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80097ee:	7bbb      	ldrb	r3, [r7, #14]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d102      	bne.n	80097fa <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80097f4:	2300      	movs	r3, #0
 80097f6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80097f8:	e018      	b.n	800982c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80097fa:	7bbb      	ldrb	r3, [r7, #14]
 80097fc:	2b03      	cmp	r3, #3
 80097fe:	d115      	bne.n	800982c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8009800:	2300      	movs	r3, #0
 8009802:	73fb      	strb	r3, [r7, #15]
      break;
 8009804:	e012      	b.n	800982c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8009806:	2300      	movs	r3, #0
 8009808:	73fb      	strb	r3, [r7, #15]
      break;
 800980a:	e00f      	b.n	800982c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800980c:	bf00      	nop
 800980e:	e00e      	b.n	800982e <USBH_HandleEnum+0x3be>
      break;
 8009810:	bf00      	nop
 8009812:	e00c      	b.n	800982e <USBH_HandleEnum+0x3be>
      break;
 8009814:	bf00      	nop
 8009816:	e00a      	b.n	800982e <USBH_HandleEnum+0x3be>
      break;
 8009818:	bf00      	nop
 800981a:	e008      	b.n	800982e <USBH_HandleEnum+0x3be>
      break;
 800981c:	bf00      	nop
 800981e:	e006      	b.n	800982e <USBH_HandleEnum+0x3be>
      break;
 8009820:	bf00      	nop
 8009822:	e004      	b.n	800982e <USBH_HandleEnum+0x3be>
      break;
 8009824:	bf00      	nop
 8009826:	e002      	b.n	800982e <USBH_HandleEnum+0x3be>
      break;
 8009828:	bf00      	nop
 800982a:	e000      	b.n	800982e <USBH_HandleEnum+0x3be>
      break;
 800982c:	bf00      	nop
  }
  return Status;
 800982e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	683a      	ldr	r2, [r7, #0]
 8009846:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800984a:	bf00      	nop
 800984c:	370c      	adds	r7, #12
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr

08009856 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b082      	sub	sp, #8
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009864:	1c5a      	adds	r2, r3, #1
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 f804 	bl	800987a <USBH_HandleSof>
}
 8009872:	bf00      	nop
 8009874:	3708      	adds	r7, #8
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}

0800987a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800987a:	b580      	push	{r7, lr}
 800987c:	b082      	sub	sp, #8
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	b2db      	uxtb	r3, r3
 8009888:	2b0b      	cmp	r3, #11
 800988a:	d10a      	bne.n	80098a2 <USBH_HandleSof+0x28>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009892:	2b00      	cmp	r3, #0
 8009894:	d005      	beq.n	80098a2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800989c:	699b      	ldr	r3, [r3, #24]
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	4798      	blx	r3
  }
}
 80098a2:	bf00      	nop
 80098a4:	3708      	adds	r7, #8
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}

080098aa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80098aa:	b480      	push	{r7}
 80098ac:	b083      	sub	sp, #12
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2201      	movs	r2, #1
 80098b6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80098ba:	bf00      	nop
}
 80098bc:	370c      	adds	r7, #12
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr

080098c6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80098c6:	b480      	push	{r7}
 80098c8:	b083      	sub	sp, #12
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2200      	movs	r2, #0
 80098d2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80098d6:	bf00      	nop
}
 80098d8:	370c      	adds	r7, #12
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr

080098e2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80098e2:	b480      	push	{r7}
 80098e4:	b083      	sub	sp, #12
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2201      	movs	r2, #1
 80098ee:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009902:	2300      	movs	r3, #0
}
 8009904:	4618      	mov	r0, r3
 8009906:	370c      	adds	r7, #12
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr

08009910 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b082      	sub	sp, #8
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2201      	movs	r2, #1
 800991c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2200      	movs	r2, #0
 8009924:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f001 f84a 	bl	800a9ca <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	791b      	ldrb	r3, [r3, #4]
 800993a:	4619      	mov	r1, r3
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 fe91 	bl	800a664 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	795b      	ldrb	r3, [r3, #5]
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 fe8b 	bl	800a664 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800994e:	2300      	movs	r3, #0
}
 8009950:	4618      	mov	r0, r3
 8009952:	3708      	adds	r7, #8
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b086      	sub	sp, #24
 800995c:	af02      	add	r7, sp, #8
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	460b      	mov	r3, r1
 8009962:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800996a:	78fb      	ldrb	r3, [r7, #3]
 800996c:	b29b      	uxth	r3, r3
 800996e:	9300      	str	r3, [sp, #0]
 8009970:	4613      	mov	r3, r2
 8009972:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009976:	2100      	movs	r1, #0
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 f864 	bl	8009a46 <USBH_GetDescriptor>
 800997e:	4603      	mov	r3, r0
 8009980:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8009982:	7bfb      	ldrb	r3, [r7, #15]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d10a      	bne.n	800999e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009994:	78fa      	ldrb	r2, [r7, #3]
 8009996:	b292      	uxth	r2, r2
 8009998:	4619      	mov	r1, r3
 800999a:	f000 f918 	bl	8009bce <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800999e:	7bfb      	ldrb	r3, [r7, #15]
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3710      	adds	r7, #16
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}

080099a8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b086      	sub	sp, #24
 80099ac:	af02      	add	r7, sp, #8
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	460b      	mov	r3, r1
 80099b2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	331c      	adds	r3, #28
 80099b8:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80099ba:	887b      	ldrh	r3, [r7, #2]
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099c4:	2100      	movs	r1, #0
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f000 f83d 	bl	8009a46 <USBH_GetDescriptor>
 80099cc:	4603      	mov	r3, r0
 80099ce:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80099d0:	7bfb      	ldrb	r3, [r7, #15]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d107      	bne.n	80099e6 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80099d6:	887b      	ldrh	r3, [r7, #2]
 80099d8:	461a      	mov	r2, r3
 80099da:	68b9      	ldr	r1, [r7, #8]
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f000 f987 	bl	8009cf0 <USBH_ParseCfgDesc>
 80099e2:	4603      	mov	r3, r0
 80099e4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80099e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3710      	adds	r7, #16
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b088      	sub	sp, #32
 80099f4:	af02      	add	r7, sp, #8
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	607a      	str	r2, [r7, #4]
 80099fa:	461a      	mov	r2, r3
 80099fc:	460b      	mov	r3, r1
 80099fe:	72fb      	strb	r3, [r7, #11]
 8009a00:	4613      	mov	r3, r2
 8009a02:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8009a04:	7afb      	ldrb	r3, [r7, #11]
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009a0c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8009a14:	893b      	ldrh	r3, [r7, #8]
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	460b      	mov	r3, r1
 8009a1a:	2100      	movs	r1, #0
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f000 f812 	bl	8009a46 <USBH_GetDescriptor>
 8009a22:	4603      	mov	r3, r0
 8009a24:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009a26:	7dfb      	ldrb	r3, [r7, #23]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d107      	bne.n	8009a3c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009a32:	893a      	ldrh	r2, [r7, #8]
 8009a34:	6879      	ldr	r1, [r7, #4]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f000 fb24 	bl	800a084 <USBH_ParseStringDesc>
  }

  return status;
 8009a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3718      	adds	r7, #24
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}

08009a46 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009a46:	b580      	push	{r7, lr}
 8009a48:	b084      	sub	sp, #16
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	60f8      	str	r0, [r7, #12]
 8009a4e:	607b      	str	r3, [r7, #4]
 8009a50:	460b      	mov	r3, r1
 8009a52:	72fb      	strb	r3, [r7, #11]
 8009a54:	4613      	mov	r3, r2
 8009a56:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	789b      	ldrb	r3, [r3, #2]
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d11c      	bne.n	8009a9a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009a60:	7afb      	ldrb	r3, [r7, #11]
 8009a62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009a66:	b2da      	uxtb	r2, r3
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2206      	movs	r2, #6
 8009a70:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	893a      	ldrh	r2, [r7, #8]
 8009a76:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009a78:	893b      	ldrh	r3, [r7, #8]
 8009a7a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009a7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a82:	d104      	bne.n	8009a8e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f240 4209 	movw	r2, #1033	; 0x409
 8009a8a:	829a      	strh	r2, [r3, #20]
 8009a8c:	e002      	b.n	8009a94 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	8b3a      	ldrh	r2, [r7, #24]
 8009a98:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009a9a:	8b3b      	ldrh	r3, [r7, #24]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	6879      	ldr	r1, [r7, #4]
 8009aa0:	68f8      	ldr	r0, [r7, #12]
 8009aa2:	f000 fb3d 	bl	800a120 <USBH_CtlReq>
 8009aa6:	4603      	mov	r3, r0
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3710      	adds	r7, #16
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b082      	sub	sp, #8
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	460b      	mov	r3, r1
 8009aba:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	789b      	ldrb	r3, [r3, #2]
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d10f      	bne.n	8009ae4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2205      	movs	r2, #5
 8009ace:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009ad0:	78fb      	ldrb	r3, [r7, #3]
 8009ad2:	b29a      	uxth	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2200      	movs	r2, #0
 8009adc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	2100      	movs	r1, #0
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f000 fb19 	bl	800a120 <USBH_CtlReq>
 8009aee:	4603      	mov	r3, r0
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3708      	adds	r7, #8
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}

08009af8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b082      	sub	sp, #8
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	460b      	mov	r3, r1
 8009b02:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	789b      	ldrb	r3, [r3, #2]
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d10e      	bne.n	8009b2a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2209      	movs	r2, #9
 8009b16:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	887a      	ldrh	r2, [r7, #2]
 8009b1c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2200      	movs	r2, #0
 8009b28:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	2100      	movs	r1, #0
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f000 faf6 	bl	800a120 <USBH_CtlReq>
 8009b34:	4603      	mov	r3, r0
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3708      	adds	r7, #8
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}

08009b3e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009b3e:	b580      	push	{r7, lr}
 8009b40:	b082      	sub	sp, #8
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
 8009b46:	460b      	mov	r3, r1
 8009b48:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	789b      	ldrb	r3, [r3, #2]
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d10f      	bne.n	8009b72 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2200      	movs	r2, #0
 8009b56:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2203      	movs	r2, #3
 8009b5c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009b5e:	78fb      	ldrb	r3, [r7, #3]
 8009b60:	b29a      	uxth	r2, r3
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009b72:	2200      	movs	r2, #0
 8009b74:	2100      	movs	r1, #0
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 fad2 	bl	800a120 <USBH_CtlReq>
 8009b7c:	4603      	mov	r3, r0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3708      	adds	r7, #8
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}

08009b86 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009b86:	b580      	push	{r7, lr}
 8009b88:	b082      	sub	sp, #8
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	6078      	str	r0, [r7, #4]
 8009b8e:	460b      	mov	r3, r1
 8009b90:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	789b      	ldrb	r3, [r3, #2]
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d10f      	bne.n	8009bba <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2202      	movs	r2, #2
 8009b9e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009bac:	78fb      	ldrb	r3, [r7, #3]
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8009bba:	2200      	movs	r2, #0
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f000 faae 	bl	800a120 <USBH_CtlReq>
 8009bc4:	4603      	mov	r3, r0
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3708      	adds	r7, #8
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8009bce:	b480      	push	{r7}
 8009bd0:	b085      	sub	sp, #20
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	60f8      	str	r0, [r7, #12]
 8009bd6:	60b9      	str	r1, [r7, #8]
 8009bd8:	4613      	mov	r3, r2
 8009bda:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	781a      	ldrb	r2, [r3, #0]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	785a      	ldrb	r2, [r3, #1]
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	3302      	adds	r3, #2
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	b29a      	uxth	r2, r3
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	3303      	adds	r3, #3
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	021b      	lsls	r3, r3, #8
 8009bfe:	b29b      	uxth	r3, r3
 8009c00:	4313      	orrs	r3, r2
 8009c02:	b29a      	uxth	r2, r3
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	791a      	ldrb	r2, [r3, #4]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	795a      	ldrb	r2, [r3, #5]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	799a      	ldrb	r2, [r3, #6]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	79da      	ldrb	r2, [r3, #7]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	79db      	ldrb	r3, [r3, #7]
 8009c2c:	2b20      	cmp	r3, #32
 8009c2e:	dc11      	bgt.n	8009c54 <USBH_ParseDevDesc+0x86>
 8009c30:	2b08      	cmp	r3, #8
 8009c32:	db16      	blt.n	8009c62 <USBH_ParseDevDesc+0x94>
 8009c34:	3b08      	subs	r3, #8
 8009c36:	2201      	movs	r2, #1
 8009c38:	fa02 f303 	lsl.w	r3, r2, r3
 8009c3c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009c40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	bf14      	ite	ne
 8009c48:	2301      	movne	r3, #1
 8009c4a:	2300      	moveq	r3, #0
 8009c4c:	b2db      	uxtb	r3, r3
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d102      	bne.n	8009c58 <USBH_ParseDevDesc+0x8a>
 8009c52:	e006      	b.n	8009c62 <USBH_ParseDevDesc+0x94>
 8009c54:	2b40      	cmp	r3, #64	; 0x40
 8009c56:	d104      	bne.n	8009c62 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	79da      	ldrb	r2, [r3, #7]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	71da      	strb	r2, [r3, #7]
      break;
 8009c60:	e003      	b.n	8009c6a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2240      	movs	r2, #64	; 0x40
 8009c66:	71da      	strb	r2, [r3, #7]
      break;
 8009c68:	bf00      	nop
  }

  if (length > 8U)
 8009c6a:	88fb      	ldrh	r3, [r7, #6]
 8009c6c:	2b08      	cmp	r3, #8
 8009c6e:	d939      	bls.n	8009ce4 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	3308      	adds	r3, #8
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	b29a      	uxth	r2, r3
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	3309      	adds	r3, #9
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	021b      	lsls	r3, r3, #8
 8009c82:	b29b      	uxth	r3, r3
 8009c84:	4313      	orrs	r3, r2
 8009c86:	b29a      	uxth	r2, r3
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	330a      	adds	r3, #10
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	b29a      	uxth	r2, r3
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	330b      	adds	r3, #11
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	b29b      	uxth	r3, r3
 8009c9c:	021b      	lsls	r3, r3, #8
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	4313      	orrs	r3, r2
 8009ca2:	b29a      	uxth	r2, r3
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	330c      	adds	r3, #12
 8009cac:	781b      	ldrb	r3, [r3, #0]
 8009cae:	b29a      	uxth	r2, r3
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	330d      	adds	r3, #13
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	021b      	lsls	r3, r3, #8
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	b29a      	uxth	r2, r3
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	7b9a      	ldrb	r2, [r3, #14]
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	7bda      	ldrb	r2, [r3, #15]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	7c1a      	ldrb	r2, [r3, #16]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	7c5a      	ldrb	r2, [r3, #17]
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	745a      	strb	r2, [r3, #17]
  }
}
 8009ce4:	bf00      	nop
 8009ce6:	3714      	adds	r7, #20
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr

08009cf0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b08c      	sub	sp, #48	; 0x30
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	60f8      	str	r0, [r7, #12]
 8009cf8:	60b9      	str	r1, [r7, #8]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009d04:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009d06:	2300      	movs	r3, #0
 8009d08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009d10:	2300      	movs	r3, #0
 8009d12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8009d16:	2300      	movs	r3, #0
 8009d18:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	781a      	ldrb	r2, [r3, #0]
 8009d24:	6a3b      	ldr	r3, [r7, #32]
 8009d26:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	785a      	ldrb	r2, [r3, #1]
 8009d2c:	6a3b      	ldr	r3, [r7, #32]
 8009d2e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	3302      	adds	r3, #2
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	b29a      	uxth	r2, r3
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	3303      	adds	r3, #3
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	021b      	lsls	r3, r3, #8
 8009d42:	b29b      	uxth	r3, r3
 8009d44:	4313      	orrs	r3, r2
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d4c:	bf28      	it	cs
 8009d4e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8009d52:	b29a      	uxth	r2, r3
 8009d54:	6a3b      	ldr	r3, [r7, #32]
 8009d56:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	791a      	ldrb	r2, [r3, #4]
 8009d5c:	6a3b      	ldr	r3, [r7, #32]
 8009d5e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	795a      	ldrb	r2, [r3, #5]
 8009d64:	6a3b      	ldr	r3, [r7, #32]
 8009d66:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	799a      	ldrb	r2, [r3, #6]
 8009d6c:	6a3b      	ldr	r3, [r7, #32]
 8009d6e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	79da      	ldrb	r2, [r3, #7]
 8009d74:	6a3b      	ldr	r3, [r7, #32]
 8009d76:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	7a1a      	ldrb	r2, [r3, #8]
 8009d7c:	6a3b      	ldr	r3, [r7, #32]
 8009d7e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8009d80:	6a3b      	ldr	r3, [r7, #32]
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	2b09      	cmp	r3, #9
 8009d86:	d002      	beq.n	8009d8e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009d88:	6a3b      	ldr	r3, [r7, #32]
 8009d8a:	2209      	movs	r2, #9
 8009d8c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009d8e:	88fb      	ldrh	r3, [r7, #6]
 8009d90:	2b09      	cmp	r3, #9
 8009d92:	f240 809d 	bls.w	8009ed0 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8009d96:	2309      	movs	r3, #9
 8009d98:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009d9e:	e081      	b.n	8009ea4 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009da0:	f107 0316 	add.w	r3, r7, #22
 8009da4:	4619      	mov	r1, r3
 8009da6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009da8:	f000 f99f 	bl	800a0ea <USBH_GetNextDesc>
 8009dac:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009db0:	785b      	ldrb	r3, [r3, #1]
 8009db2:	2b04      	cmp	r3, #4
 8009db4:	d176      	bne.n	8009ea4 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	2b09      	cmp	r3, #9
 8009dbc:	d002      	beq.n	8009dc4 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dc0:	2209      	movs	r2, #9
 8009dc2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009dc8:	221a      	movs	r2, #26
 8009dca:	fb02 f303 	mul.w	r3, r2, r3
 8009dce:	3308      	adds	r3, #8
 8009dd0:	6a3a      	ldr	r2, [r7, #32]
 8009dd2:	4413      	add	r3, r2
 8009dd4:	3302      	adds	r3, #2
 8009dd6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009dd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009dda:	69f8      	ldr	r0, [r7, #28]
 8009ddc:	f000 f87e 	bl	8009edc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009de0:	2300      	movs	r3, #0
 8009de2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009de6:	2300      	movs	r3, #0
 8009de8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009dea:	e043      	b.n	8009e74 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009dec:	f107 0316 	add.w	r3, r7, #22
 8009df0:	4619      	mov	r1, r3
 8009df2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009df4:	f000 f979 	bl	800a0ea <USBH_GetNextDesc>
 8009df8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dfc:	785b      	ldrb	r3, [r3, #1]
 8009dfe:	2b05      	cmp	r3, #5
 8009e00:	d138      	bne.n	8009e74 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8009e02:	69fb      	ldr	r3, [r7, #28]
 8009e04:	795b      	ldrb	r3, [r3, #5]
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	d10f      	bne.n	8009e2a <USBH_ParseCfgDesc+0x13a>
 8009e0a:	69fb      	ldr	r3, [r7, #28]
 8009e0c:	799b      	ldrb	r3, [r3, #6]
 8009e0e:	2b02      	cmp	r3, #2
 8009e10:	d10b      	bne.n	8009e2a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009e12:	69fb      	ldr	r3, [r7, #28]
 8009e14:	79db      	ldrb	r3, [r3, #7]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d10f      	bne.n	8009e3a <USBH_ParseCfgDesc+0x14a>
 8009e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	2b09      	cmp	r3, #9
 8009e20:	d00b      	beq.n	8009e3a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8009e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e24:	2209      	movs	r2, #9
 8009e26:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009e28:	e007      	b.n	8009e3a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8009e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e2c:	781b      	ldrb	r3, [r3, #0]
 8009e2e:	2b07      	cmp	r3, #7
 8009e30:	d004      	beq.n	8009e3c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e34:	2207      	movs	r2, #7
 8009e36:	701a      	strb	r2, [r3, #0]
 8009e38:	e000      	b.n	8009e3c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009e3a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009e3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e40:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009e44:	3201      	adds	r2, #1
 8009e46:	00d2      	lsls	r2, r2, #3
 8009e48:	211a      	movs	r1, #26
 8009e4a:	fb01 f303 	mul.w	r3, r1, r3
 8009e4e:	4413      	add	r3, r2
 8009e50:	3308      	adds	r3, #8
 8009e52:	6a3a      	ldr	r2, [r7, #32]
 8009e54:	4413      	add	r3, r2
 8009e56:	3304      	adds	r3, #4
 8009e58:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009e5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e5c:	69b9      	ldr	r1, [r7, #24]
 8009e5e:	68f8      	ldr	r0, [r7, #12]
 8009e60:	f000 f86b 	bl	8009f3a <USBH_ParseEPDesc>
 8009e64:	4603      	mov	r3, r0
 8009e66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8009e6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009e6e:	3301      	adds	r3, #1
 8009e70:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	791b      	ldrb	r3, [r3, #4]
 8009e78:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d204      	bcs.n	8009e8a <USBH_ParseCfgDesc+0x19a>
 8009e80:	6a3b      	ldr	r3, [r7, #32]
 8009e82:	885a      	ldrh	r2, [r3, #2]
 8009e84:	8afb      	ldrh	r3, [r7, #22]
 8009e86:	429a      	cmp	r2, r3
 8009e88:	d8b0      	bhi.n	8009dec <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	791b      	ldrb	r3, [r3, #4]
 8009e8e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d201      	bcs.n	8009e9a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8009e96:	2303      	movs	r3, #3
 8009e98:	e01c      	b.n	8009ed4 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8009e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009ea4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	d805      	bhi.n	8009eb8 <USBH_ParseCfgDesc+0x1c8>
 8009eac:	6a3b      	ldr	r3, [r7, #32]
 8009eae:	885a      	ldrh	r2, [r3, #2]
 8009eb0:	8afb      	ldrh	r3, [r7, #22]
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	f63f af74 	bhi.w	8009da0 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009eb8:	6a3b      	ldr	r3, [r7, #32]
 8009eba:	791b      	ldrb	r3, [r3, #4]
 8009ebc:	2b02      	cmp	r3, #2
 8009ebe:	bf28      	it	cs
 8009ec0:	2302      	movcs	r3, #2
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d201      	bcs.n	8009ed0 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8009ecc:	2303      	movs	r3, #3
 8009ece:	e001      	b.n	8009ed4 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8009ed0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3730      	adds	r7, #48	; 0x30
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}

08009edc <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b083      	sub	sp, #12
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	781a      	ldrb	r2, [r3, #0]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	785a      	ldrb	r2, [r3, #1]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	789a      	ldrb	r2, [r3, #2]
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	78da      	ldrb	r2, [r3, #3]
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	791a      	ldrb	r2, [r3, #4]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	795a      	ldrb	r2, [r3, #5]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	799a      	ldrb	r2, [r3, #6]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	79da      	ldrb	r2, [r3, #7]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	7a1a      	ldrb	r2, [r3, #8]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	721a      	strb	r2, [r3, #8]
}
 8009f2e:	bf00      	nop
 8009f30:	370c      	adds	r7, #12
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr

08009f3a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8009f3a:	b480      	push	{r7}
 8009f3c:	b087      	sub	sp, #28
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	60f8      	str	r0, [r7, #12]
 8009f42:	60b9      	str	r1, [r7, #8]
 8009f44:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009f46:	2300      	movs	r3, #0
 8009f48:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	781a      	ldrb	r2, [r3, #0]
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	785a      	ldrb	r2, [r3, #1]
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	789a      	ldrb	r2, [r3, #2]
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	78da      	ldrb	r2, [r3, #3]
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	3304      	adds	r3, #4
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	b29a      	uxth	r2, r3
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	3305      	adds	r3, #5
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	021b      	lsls	r3, r3, #8
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	4313      	orrs	r3, r2
 8009f80:	b29a      	uxth	r2, r3
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	799a      	ldrb	r2, [r3, #6]
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	889b      	ldrh	r3, [r3, #4]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d102      	bne.n	8009f9c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8009f96:	2303      	movs	r3, #3
 8009f98:	75fb      	strb	r3, [r7, #23]
 8009f9a:	e033      	b.n	800a004 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	889b      	ldrh	r3, [r3, #4]
 8009fa0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009fa4:	f023 0307 	bic.w	r3, r3, #7
 8009fa8:	b29a      	uxth	r2, r3
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	889b      	ldrh	r3, [r3, #4]
 8009fb2:	b21a      	sxth	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	3304      	adds	r3, #4
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	b299      	uxth	r1, r3
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	3305      	adds	r3, #5
 8009fc0:	781b      	ldrb	r3, [r3, #0]
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	021b      	lsls	r3, r3, #8
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	430b      	orrs	r3, r1
 8009fca:	b29b      	uxth	r3, r3
 8009fcc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d110      	bne.n	8009ff6 <USBH_ParseEPDesc+0xbc>
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	3304      	adds	r3, #4
 8009fd8:	781b      	ldrb	r3, [r3, #0]
 8009fda:	b299      	uxth	r1, r3
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	3305      	adds	r3, #5
 8009fe0:	781b      	ldrb	r3, [r3, #0]
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	021b      	lsls	r3, r3, #8
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	430b      	orrs	r3, r1
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	b21b      	sxth	r3, r3
 8009fee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009ff2:	b21b      	sxth	r3, r3
 8009ff4:	e001      	b.n	8009ffa <USBH_ParseEPDesc+0xc0>
 8009ff6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	b21b      	sxth	r3, r3
 8009ffe:	b29a      	uxth	r2, r3
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d116      	bne.n	800a03c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	78db      	ldrb	r3, [r3, #3]
 800a012:	f003 0303 	and.w	r3, r3, #3
 800a016:	2b01      	cmp	r3, #1
 800a018:	d005      	beq.n	800a026 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	78db      	ldrb	r3, [r3, #3]
 800a01e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a022:	2b03      	cmp	r3, #3
 800a024:	d127      	bne.n	800a076 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	799b      	ldrb	r3, [r3, #6]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d003      	beq.n	800a036 <USBH_ParseEPDesc+0xfc>
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	799b      	ldrb	r3, [r3, #6]
 800a032:	2b10      	cmp	r3, #16
 800a034:	d91f      	bls.n	800a076 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a036:	2303      	movs	r3, #3
 800a038:	75fb      	strb	r3, [r7, #23]
 800a03a:	e01c      	b.n	800a076 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	78db      	ldrb	r3, [r3, #3]
 800a040:	f003 0303 	and.w	r3, r3, #3
 800a044:	2b01      	cmp	r3, #1
 800a046:	d10a      	bne.n	800a05e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	799b      	ldrb	r3, [r3, #6]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d003      	beq.n	800a058 <USBH_ParseEPDesc+0x11e>
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	799b      	ldrb	r3, [r3, #6]
 800a054:	2b10      	cmp	r3, #16
 800a056:	d90e      	bls.n	800a076 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a058:	2303      	movs	r3, #3
 800a05a:	75fb      	strb	r3, [r7, #23]
 800a05c:	e00b      	b.n	800a076 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	78db      	ldrb	r3, [r3, #3]
 800a062:	f003 0303 	and.w	r3, r3, #3
 800a066:	2b03      	cmp	r3, #3
 800a068:	d105      	bne.n	800a076 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	799b      	ldrb	r3, [r3, #6]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d101      	bne.n	800a076 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a072:	2303      	movs	r3, #3
 800a074:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800a076:	7dfb      	ldrb	r3, [r7, #23]
}
 800a078:	4618      	mov	r0, r3
 800a07a:	371c      	adds	r7, #28
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a084:	b480      	push	{r7}
 800a086:	b087      	sub	sp, #28
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	4613      	mov	r3, r2
 800a090:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	3301      	adds	r3, #1
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	2b03      	cmp	r3, #3
 800a09a:	d120      	bne.n	800a0de <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	781b      	ldrb	r3, [r3, #0]
 800a0a0:	1e9a      	subs	r2, r3, #2
 800a0a2:	88fb      	ldrh	r3, [r7, #6]
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	bf28      	it	cs
 800a0a8:	4613      	movcs	r3, r2
 800a0aa:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	3302      	adds	r3, #2
 800a0b0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	82fb      	strh	r3, [r7, #22]
 800a0b6:	e00b      	b.n	800a0d0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a0b8:	8afb      	ldrh	r3, [r7, #22]
 800a0ba:	68fa      	ldr	r2, [r7, #12]
 800a0bc:	4413      	add	r3, r2
 800a0be:	781a      	ldrb	r2, [r3, #0]
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	3301      	adds	r3, #1
 800a0c8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a0ca:	8afb      	ldrh	r3, [r7, #22]
 800a0cc:	3302      	adds	r3, #2
 800a0ce:	82fb      	strh	r3, [r7, #22]
 800a0d0:	8afa      	ldrh	r2, [r7, #22]
 800a0d2:	8abb      	ldrh	r3, [r7, #20]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d3ef      	bcc.n	800a0b8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	701a      	strb	r2, [r3, #0]
  }
}
 800a0de:	bf00      	nop
 800a0e0:	371c      	adds	r7, #28
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr

0800a0ea <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800a0ea:	b480      	push	{r7}
 800a0ec:	b085      	sub	sp, #20
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
 800a0f2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	881a      	ldrh	r2, [r3, #0]
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	4413      	add	r3, r2
 800a100:	b29a      	uxth	r2, r3
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	781b      	ldrb	r3, [r3, #0]
 800a10a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4413      	add	r3, r2
 800a110:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a112:	68fb      	ldr	r3, [r7, #12]
}
 800a114:	4618      	mov	r0, r3
 800a116:	3714      	adds	r7, #20
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b086      	sub	sp, #24
 800a124:	af00      	add	r7, sp, #0
 800a126:	60f8      	str	r0, [r7, #12]
 800a128:	60b9      	str	r1, [r7, #8]
 800a12a:	4613      	mov	r3, r2
 800a12c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a12e:	2301      	movs	r3, #1
 800a130:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	789b      	ldrb	r3, [r3, #2]
 800a136:	2b01      	cmp	r3, #1
 800a138:	d002      	beq.n	800a140 <USBH_CtlReq+0x20>
 800a13a:	2b02      	cmp	r3, #2
 800a13c:	d00f      	beq.n	800a15e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800a13e:	e027      	b.n	800a190 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	68ba      	ldr	r2, [r7, #8]
 800a144:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	88fa      	ldrh	r2, [r7, #6]
 800a14a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2201      	movs	r2, #1
 800a150:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2202      	movs	r2, #2
 800a156:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a158:	2301      	movs	r3, #1
 800a15a:	75fb      	strb	r3, [r7, #23]
      break;
 800a15c:	e018      	b.n	800a190 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a15e:	68f8      	ldr	r0, [r7, #12]
 800a160:	f000 f81c 	bl	800a19c <USBH_HandleControl>
 800a164:	4603      	mov	r3, r0
 800a166:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a168:	7dfb      	ldrb	r3, [r7, #23]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d002      	beq.n	800a174 <USBH_CtlReq+0x54>
 800a16e:	7dfb      	ldrb	r3, [r7, #23]
 800a170:	2b03      	cmp	r3, #3
 800a172:	d106      	bne.n	800a182 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2201      	movs	r2, #1
 800a178:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	2200      	movs	r2, #0
 800a17e:	761a      	strb	r2, [r3, #24]
      break;
 800a180:	e005      	b.n	800a18e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a182:	7dfb      	ldrb	r3, [r7, #23]
 800a184:	2b02      	cmp	r3, #2
 800a186:	d102      	bne.n	800a18e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2201      	movs	r2, #1
 800a18c:	709a      	strb	r2, [r3, #2]
      break;
 800a18e:	bf00      	nop
  }
  return status;
 800a190:	7dfb      	ldrb	r3, [r7, #23]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3718      	adds	r7, #24
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
	...

0800a19c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b086      	sub	sp, #24
 800a1a0:	af02      	add	r7, sp, #8
 800a1a2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	7e1b      	ldrb	r3, [r3, #24]
 800a1b0:	3b01      	subs	r3, #1
 800a1b2:	2b0a      	cmp	r3, #10
 800a1b4:	f200 8156 	bhi.w	800a464 <USBH_HandleControl+0x2c8>
 800a1b8:	a201      	add	r2, pc, #4	; (adr r2, 800a1c0 <USBH_HandleControl+0x24>)
 800a1ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1be:	bf00      	nop
 800a1c0:	0800a1ed 	.word	0x0800a1ed
 800a1c4:	0800a207 	.word	0x0800a207
 800a1c8:	0800a271 	.word	0x0800a271
 800a1cc:	0800a297 	.word	0x0800a297
 800a1d0:	0800a2cf 	.word	0x0800a2cf
 800a1d4:	0800a2f9 	.word	0x0800a2f9
 800a1d8:	0800a34b 	.word	0x0800a34b
 800a1dc:	0800a36d 	.word	0x0800a36d
 800a1e0:	0800a3a9 	.word	0x0800a3a9
 800a1e4:	0800a3cf 	.word	0x0800a3cf
 800a1e8:	0800a40d 	.word	0x0800a40d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f103 0110 	add.w	r1, r3, #16
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	795b      	ldrb	r3, [r3, #5]
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f000 f943 	bl	800a484 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2202      	movs	r2, #2
 800a202:	761a      	strb	r2, [r3, #24]
      break;
 800a204:	e139      	b.n	800a47a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	795b      	ldrb	r3, [r3, #5]
 800a20a:	4619      	mov	r1, r3
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f000 fccb 	bl	800aba8 <USBH_LL_GetURBState>
 800a212:	4603      	mov	r3, r0
 800a214:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a216:	7bbb      	ldrb	r3, [r7, #14]
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d11e      	bne.n	800a25a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	7c1b      	ldrb	r3, [r3, #16]
 800a220:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a224:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	8adb      	ldrh	r3, [r3, #22]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d00a      	beq.n	800a244 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a22e:	7b7b      	ldrb	r3, [r7, #13]
 800a230:	2b80      	cmp	r3, #128	; 0x80
 800a232:	d103      	bne.n	800a23c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2203      	movs	r2, #3
 800a238:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a23a:	e115      	b.n	800a468 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2205      	movs	r2, #5
 800a240:	761a      	strb	r2, [r3, #24]
      break;
 800a242:	e111      	b.n	800a468 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800a244:	7b7b      	ldrb	r3, [r7, #13]
 800a246:	2b80      	cmp	r3, #128	; 0x80
 800a248:	d103      	bne.n	800a252 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2209      	movs	r2, #9
 800a24e:	761a      	strb	r2, [r3, #24]
      break;
 800a250:	e10a      	b.n	800a468 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2207      	movs	r2, #7
 800a256:	761a      	strb	r2, [r3, #24]
      break;
 800a258:	e106      	b.n	800a468 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a25a:	7bbb      	ldrb	r3, [r7, #14]
 800a25c:	2b04      	cmp	r3, #4
 800a25e:	d003      	beq.n	800a268 <USBH_HandleControl+0xcc>
 800a260:	7bbb      	ldrb	r3, [r7, #14]
 800a262:	2b02      	cmp	r3, #2
 800a264:	f040 8100 	bne.w	800a468 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	220b      	movs	r2, #11
 800a26c:	761a      	strb	r2, [r3, #24]
      break;
 800a26e:	e0fb      	b.n	800a468 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a276:	b29a      	uxth	r2, r3
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6899      	ldr	r1, [r3, #8]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	899a      	ldrh	r2, [r3, #12]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	791b      	ldrb	r3, [r3, #4]
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 f93a 	bl	800a502 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2204      	movs	r2, #4
 800a292:	761a      	strb	r2, [r3, #24]
      break;
 800a294:	e0f1      	b.n	800a47a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	791b      	ldrb	r3, [r3, #4]
 800a29a:	4619      	mov	r1, r3
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f000 fc83 	bl	800aba8 <USBH_LL_GetURBState>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a2a6:	7bbb      	ldrb	r3, [r7, #14]
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d102      	bne.n	800a2b2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2209      	movs	r2, #9
 800a2b0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a2b2:	7bbb      	ldrb	r3, [r7, #14]
 800a2b4:	2b05      	cmp	r3, #5
 800a2b6:	d102      	bne.n	800a2be <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a2b8:	2303      	movs	r3, #3
 800a2ba:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a2bc:	e0d6      	b.n	800a46c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800a2be:	7bbb      	ldrb	r3, [r7, #14]
 800a2c0:	2b04      	cmp	r3, #4
 800a2c2:	f040 80d3 	bne.w	800a46c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	220b      	movs	r2, #11
 800a2ca:	761a      	strb	r2, [r3, #24]
      break;
 800a2cc:	e0ce      	b.n	800a46c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6899      	ldr	r1, [r3, #8]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	899a      	ldrh	r2, [r3, #12]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	795b      	ldrb	r3, [r3, #5]
 800a2da:	2001      	movs	r0, #1
 800a2dc:	9000      	str	r0, [sp, #0]
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f000 f8ea 	bl	800a4b8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a2ea:	b29a      	uxth	r2, r3
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2206      	movs	r2, #6
 800a2f4:	761a      	strb	r2, [r3, #24]
      break;
 800a2f6:	e0c0      	b.n	800a47a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	795b      	ldrb	r3, [r3, #5]
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 fc52 	bl	800aba8 <USBH_LL_GetURBState>
 800a304:	4603      	mov	r3, r0
 800a306:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a308:	7bbb      	ldrb	r3, [r7, #14]
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d103      	bne.n	800a316 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2207      	movs	r2, #7
 800a312:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a314:	e0ac      	b.n	800a470 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a316:	7bbb      	ldrb	r3, [r7, #14]
 800a318:	2b05      	cmp	r3, #5
 800a31a:	d105      	bne.n	800a328 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	220c      	movs	r2, #12
 800a320:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a322:	2303      	movs	r3, #3
 800a324:	73fb      	strb	r3, [r7, #15]
      break;
 800a326:	e0a3      	b.n	800a470 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a328:	7bbb      	ldrb	r3, [r7, #14]
 800a32a:	2b02      	cmp	r3, #2
 800a32c:	d103      	bne.n	800a336 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2205      	movs	r2, #5
 800a332:	761a      	strb	r2, [r3, #24]
      break;
 800a334:	e09c      	b.n	800a470 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a336:	7bbb      	ldrb	r3, [r7, #14]
 800a338:	2b04      	cmp	r3, #4
 800a33a:	f040 8099 	bne.w	800a470 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	220b      	movs	r2, #11
 800a342:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a344:	2302      	movs	r3, #2
 800a346:	73fb      	strb	r3, [r7, #15]
      break;
 800a348:	e092      	b.n	800a470 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	791b      	ldrb	r3, [r3, #4]
 800a34e:	2200      	movs	r2, #0
 800a350:	2100      	movs	r1, #0
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 f8d5 	bl	800a502 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a35e:	b29a      	uxth	r2, r3
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2208      	movs	r2, #8
 800a368:	761a      	strb	r2, [r3, #24]

      break;
 800a36a:	e086      	b.n	800a47a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	791b      	ldrb	r3, [r3, #4]
 800a370:	4619      	mov	r1, r3
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f000 fc18 	bl	800aba8 <USBH_LL_GetURBState>
 800a378:	4603      	mov	r3, r0
 800a37a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a37c:	7bbb      	ldrb	r3, [r7, #14]
 800a37e:	2b01      	cmp	r3, #1
 800a380:	d105      	bne.n	800a38e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	220d      	movs	r2, #13
 800a386:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a388:	2300      	movs	r3, #0
 800a38a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a38c:	e072      	b.n	800a474 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a38e:	7bbb      	ldrb	r3, [r7, #14]
 800a390:	2b04      	cmp	r3, #4
 800a392:	d103      	bne.n	800a39c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	220b      	movs	r2, #11
 800a398:	761a      	strb	r2, [r3, #24]
      break;
 800a39a:	e06b      	b.n	800a474 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a39c:	7bbb      	ldrb	r3, [r7, #14]
 800a39e:	2b05      	cmp	r3, #5
 800a3a0:	d168      	bne.n	800a474 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a3a2:	2303      	movs	r3, #3
 800a3a4:	73fb      	strb	r3, [r7, #15]
      break;
 800a3a6:	e065      	b.n	800a474 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	795b      	ldrb	r3, [r3, #5]
 800a3ac:	2201      	movs	r2, #1
 800a3ae:	9200      	str	r2, [sp, #0]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	2100      	movs	r1, #0
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 f87f 	bl	800a4b8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a3c0:	b29a      	uxth	r2, r3
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	220a      	movs	r2, #10
 800a3ca:	761a      	strb	r2, [r3, #24]
      break;
 800a3cc:	e055      	b.n	800a47a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	795b      	ldrb	r3, [r3, #5]
 800a3d2:	4619      	mov	r1, r3
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 fbe7 	bl	800aba8 <USBH_LL_GetURBState>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a3de:	7bbb      	ldrb	r3, [r7, #14]
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d105      	bne.n	800a3f0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	220d      	movs	r2, #13
 800a3ec:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a3ee:	e043      	b.n	800a478 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a3f0:	7bbb      	ldrb	r3, [r7, #14]
 800a3f2:	2b02      	cmp	r3, #2
 800a3f4:	d103      	bne.n	800a3fe <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2209      	movs	r2, #9
 800a3fa:	761a      	strb	r2, [r3, #24]
      break;
 800a3fc:	e03c      	b.n	800a478 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a3fe:	7bbb      	ldrb	r3, [r7, #14]
 800a400:	2b04      	cmp	r3, #4
 800a402:	d139      	bne.n	800a478 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	220b      	movs	r2, #11
 800a408:	761a      	strb	r2, [r3, #24]
      break;
 800a40a:	e035      	b.n	800a478 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	7e5b      	ldrb	r3, [r3, #25]
 800a410:	3301      	adds	r3, #1
 800a412:	b2da      	uxtb	r2, r3
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	765a      	strb	r2, [r3, #25]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	7e5b      	ldrb	r3, [r3, #25]
 800a41c:	2b02      	cmp	r3, #2
 800a41e:	d806      	bhi.n	800a42e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2201      	movs	r2, #1
 800a424:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2201      	movs	r2, #1
 800a42a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a42c:	e025      	b.n	800a47a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a434:	2106      	movs	r1, #6
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2200      	movs	r2, #0
 800a43e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	795b      	ldrb	r3, [r3, #5]
 800a444:	4619      	mov	r1, r3
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f000 f90c 	bl	800a664 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	791b      	ldrb	r3, [r3, #4]
 800a450:	4619      	mov	r1, r3
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 f906 	bl	800a664 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2200      	movs	r2, #0
 800a45c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a45e:	2302      	movs	r3, #2
 800a460:	73fb      	strb	r3, [r7, #15]
      break;
 800a462:	e00a      	b.n	800a47a <USBH_HandleControl+0x2de>

    default:
      break;
 800a464:	bf00      	nop
 800a466:	e008      	b.n	800a47a <USBH_HandleControl+0x2de>
      break;
 800a468:	bf00      	nop
 800a46a:	e006      	b.n	800a47a <USBH_HandleControl+0x2de>
      break;
 800a46c:	bf00      	nop
 800a46e:	e004      	b.n	800a47a <USBH_HandleControl+0x2de>
      break;
 800a470:	bf00      	nop
 800a472:	e002      	b.n	800a47a <USBH_HandleControl+0x2de>
      break;
 800a474:	bf00      	nop
 800a476:	e000      	b.n	800a47a <USBH_HandleControl+0x2de>
      break;
 800a478:	bf00      	nop
  }

  return status;
 800a47a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	3710      	adds	r7, #16
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}

0800a484 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b088      	sub	sp, #32
 800a488:	af04      	add	r7, sp, #16
 800a48a:	60f8      	str	r0, [r7, #12]
 800a48c:	60b9      	str	r1, [r7, #8]
 800a48e:	4613      	mov	r3, r2
 800a490:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a492:	79f9      	ldrb	r1, [r7, #7]
 800a494:	2300      	movs	r3, #0
 800a496:	9303      	str	r3, [sp, #12]
 800a498:	2308      	movs	r3, #8
 800a49a:	9302      	str	r3, [sp, #8]
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	9301      	str	r3, [sp, #4]
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	9300      	str	r3, [sp, #0]
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	68f8      	ldr	r0, [r7, #12]
 800a4aa:	f000 fb4c 	bl	800ab46 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b088      	sub	sp, #32
 800a4bc:	af04      	add	r7, sp, #16
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	4611      	mov	r1, r2
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	460b      	mov	r3, r1
 800a4c8:	80fb      	strh	r3, [r7, #6]
 800a4ca:	4613      	mov	r3, r2
 800a4cc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d001      	beq.n	800a4dc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a4dc:	7979      	ldrb	r1, [r7, #5]
 800a4de:	7e3b      	ldrb	r3, [r7, #24]
 800a4e0:	9303      	str	r3, [sp, #12]
 800a4e2:	88fb      	ldrh	r3, [r7, #6]
 800a4e4:	9302      	str	r3, [sp, #8]
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	9301      	str	r3, [sp, #4]
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	9300      	str	r3, [sp, #0]
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	68f8      	ldr	r0, [r7, #12]
 800a4f4:	f000 fb27 	bl	800ab46 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3710      	adds	r7, #16
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a502:	b580      	push	{r7, lr}
 800a504:	b088      	sub	sp, #32
 800a506:	af04      	add	r7, sp, #16
 800a508:	60f8      	str	r0, [r7, #12]
 800a50a:	60b9      	str	r1, [r7, #8]
 800a50c:	4611      	mov	r1, r2
 800a50e:	461a      	mov	r2, r3
 800a510:	460b      	mov	r3, r1
 800a512:	80fb      	strh	r3, [r7, #6]
 800a514:	4613      	mov	r3, r2
 800a516:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a518:	7979      	ldrb	r1, [r7, #5]
 800a51a:	2300      	movs	r3, #0
 800a51c:	9303      	str	r3, [sp, #12]
 800a51e:	88fb      	ldrh	r3, [r7, #6]
 800a520:	9302      	str	r3, [sp, #8]
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	9301      	str	r3, [sp, #4]
 800a526:	2301      	movs	r3, #1
 800a528:	9300      	str	r3, [sp, #0]
 800a52a:	2300      	movs	r3, #0
 800a52c:	2201      	movs	r2, #1
 800a52e:	68f8      	ldr	r0, [r7, #12]
 800a530:	f000 fb09 	bl	800ab46 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a534:	2300      	movs	r3, #0

}
 800a536:	4618      	mov	r0, r3
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}

0800a53e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a53e:	b580      	push	{r7, lr}
 800a540:	b088      	sub	sp, #32
 800a542:	af04      	add	r7, sp, #16
 800a544:	60f8      	str	r0, [r7, #12]
 800a546:	60b9      	str	r1, [r7, #8]
 800a548:	4611      	mov	r1, r2
 800a54a:	461a      	mov	r2, r3
 800a54c:	460b      	mov	r3, r1
 800a54e:	80fb      	strh	r3, [r7, #6]
 800a550:	4613      	mov	r3, r2
 800a552:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d001      	beq.n	800a562 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a55e:	2300      	movs	r3, #0
 800a560:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a562:	7979      	ldrb	r1, [r7, #5]
 800a564:	7e3b      	ldrb	r3, [r7, #24]
 800a566:	9303      	str	r3, [sp, #12]
 800a568:	88fb      	ldrh	r3, [r7, #6]
 800a56a:	9302      	str	r3, [sp, #8]
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	9301      	str	r3, [sp, #4]
 800a570:	2301      	movs	r3, #1
 800a572:	9300      	str	r3, [sp, #0]
 800a574:	2302      	movs	r3, #2
 800a576:	2200      	movs	r2, #0
 800a578:	68f8      	ldr	r0, [r7, #12]
 800a57a:	f000 fae4 	bl	800ab46 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a57e:	2300      	movs	r3, #0
}
 800a580:	4618      	mov	r0, r3
 800a582:	3710      	adds	r7, #16
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}

0800a588 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b088      	sub	sp, #32
 800a58c:	af04      	add	r7, sp, #16
 800a58e:	60f8      	str	r0, [r7, #12]
 800a590:	60b9      	str	r1, [r7, #8]
 800a592:	4611      	mov	r1, r2
 800a594:	461a      	mov	r2, r3
 800a596:	460b      	mov	r3, r1
 800a598:	80fb      	strh	r3, [r7, #6]
 800a59a:	4613      	mov	r3, r2
 800a59c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a59e:	7979      	ldrb	r1, [r7, #5]
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	9303      	str	r3, [sp, #12]
 800a5a4:	88fb      	ldrh	r3, [r7, #6]
 800a5a6:	9302      	str	r3, [sp, #8]
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	9301      	str	r3, [sp, #4]
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	9300      	str	r3, [sp, #0]
 800a5b0:	2302      	movs	r3, #2
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	68f8      	ldr	r0, [r7, #12]
 800a5b6:	f000 fac6 	bl	800ab46 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a5ba:	2300      	movs	r3, #0
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3710      	adds	r7, #16
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b086      	sub	sp, #24
 800a5c8:	af04      	add	r7, sp, #16
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	4608      	mov	r0, r1
 800a5ce:	4611      	mov	r1, r2
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	70fb      	strb	r3, [r7, #3]
 800a5d6:	460b      	mov	r3, r1
 800a5d8:	70bb      	strb	r3, [r7, #2]
 800a5da:	4613      	mov	r3, r2
 800a5dc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a5de:	7878      	ldrb	r0, [r7, #1]
 800a5e0:	78ba      	ldrb	r2, [r7, #2]
 800a5e2:	78f9      	ldrb	r1, [r7, #3]
 800a5e4:	8b3b      	ldrh	r3, [r7, #24]
 800a5e6:	9302      	str	r3, [sp, #8]
 800a5e8:	7d3b      	ldrb	r3, [r7, #20]
 800a5ea:	9301      	str	r3, [sp, #4]
 800a5ec:	7c3b      	ldrb	r3, [r7, #16]
 800a5ee:	9300      	str	r3, [sp, #0]
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 fa59 	bl	800aaaa <USBH_LL_OpenPipe>

  return USBH_OK;
 800a5f8:	2300      	movs	r3, #0
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3708      	adds	r7, #8
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b082      	sub	sp, #8
 800a606:	af00      	add	r7, sp, #0
 800a608:	6078      	str	r0, [r7, #4]
 800a60a:	460b      	mov	r3, r1
 800a60c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a60e:	78fb      	ldrb	r3, [r7, #3]
 800a610:	4619      	mov	r1, r3
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f000 fa78 	bl	800ab08 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a618:	2300      	movs	r3, #0
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3708      	adds	r7, #8
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}

0800a622 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b084      	sub	sp, #16
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
 800a62a:	460b      	mov	r3, r1
 800a62c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 f836 	bl	800a6a0 <USBH_GetFreePipe>
 800a634:	4603      	mov	r3, r0
 800a636:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a638:	89fb      	ldrh	r3, [r7, #14]
 800a63a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a63e:	4293      	cmp	r3, r2
 800a640:	d00a      	beq.n	800a658 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a642:	78fa      	ldrb	r2, [r7, #3]
 800a644:	89fb      	ldrh	r3, [r7, #14]
 800a646:	f003 030f 	and.w	r3, r3, #15
 800a64a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a64e:	6879      	ldr	r1, [r7, #4]
 800a650:	33e0      	adds	r3, #224	; 0xe0
 800a652:	009b      	lsls	r3, r3, #2
 800a654:	440b      	add	r3, r1
 800a656:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a658:	89fb      	ldrh	r3, [r7, #14]
 800a65a:	b2db      	uxtb	r3, r3
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3710      	adds	r7, #16
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}

0800a664 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a664:	b480      	push	{r7}
 800a666:	b083      	sub	sp, #12
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
 800a66c:	460b      	mov	r3, r1
 800a66e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a670:	78fb      	ldrb	r3, [r7, #3]
 800a672:	2b0f      	cmp	r3, #15
 800a674:	d80d      	bhi.n	800a692 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a676:	78fb      	ldrb	r3, [r7, #3]
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	33e0      	adds	r3, #224	; 0xe0
 800a67c:	009b      	lsls	r3, r3, #2
 800a67e:	4413      	add	r3, r2
 800a680:	685a      	ldr	r2, [r3, #4]
 800a682:	78fb      	ldrb	r3, [r7, #3]
 800a684:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a688:	6879      	ldr	r1, [r7, #4]
 800a68a:	33e0      	adds	r3, #224	; 0xe0
 800a68c:	009b      	lsls	r3, r3, #2
 800a68e:	440b      	add	r3, r1
 800a690:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a692:	2300      	movs	r3, #0
}
 800a694:	4618      	mov	r0, r3
 800a696:	370c      	adds	r7, #12
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b085      	sub	sp, #20
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	73fb      	strb	r3, [r7, #15]
 800a6b0:	e00f      	b.n	800a6d2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a6b2:	7bfb      	ldrb	r3, [r7, #15]
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	33e0      	adds	r3, #224	; 0xe0
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	4413      	add	r3, r2
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d102      	bne.n	800a6cc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a6c6:	7bfb      	ldrb	r3, [r7, #15]
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	e007      	b.n	800a6dc <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800a6cc:	7bfb      	ldrb	r3, [r7, #15]
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	73fb      	strb	r3, [r7, #15]
 800a6d2:	7bfb      	ldrb	r3, [r7, #15]
 800a6d4:	2b0f      	cmp	r3, #15
 800a6d6:	d9ec      	bls.n	800a6b2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a6d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3714      	adds	r7, #20
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	490e      	ldr	r1, [pc, #56]	; (800a728 <MX_USB_HOST_Init+0x40>)
 800a6f0:	480e      	ldr	r0, [pc, #56]	; (800a72c <MX_USB_HOST_Init+0x44>)
 800a6f2:	f7fe fba7 	bl	8008e44 <USBH_Init>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d001      	beq.n	800a700 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a6fc:	f7f6 fbd4 	bl	8000ea8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 800a700:	490b      	ldr	r1, [pc, #44]	; (800a730 <MX_USB_HOST_Init+0x48>)
 800a702:	480a      	ldr	r0, [pc, #40]	; (800a72c <MX_USB_HOST_Init+0x44>)
 800a704:	f7fe fc2c 	bl	8008f60 <USBH_RegisterClass>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d001      	beq.n	800a712 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a70e:	f7f6 fbcb 	bl	8000ea8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800a712:	4806      	ldr	r0, [pc, #24]	; (800a72c <MX_USB_HOST_Init+0x44>)
 800a714:	f7fe fcb0 	bl	8009078 <USBH_Start>
 800a718:	4603      	mov	r3, r0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d001      	beq.n	800a722 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a71e:	f7f6 fbc3 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a722:	bf00      	nop
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	0800a749 	.word	0x0800a749
 800a72c:	200007e0 	.word	0x200007e0
 800a730:	20000010 	.word	0x20000010

0800a734 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 800a738:	4802      	ldr	r0, [pc, #8]	; (800a744 <MX_USB_HOST_Process+0x10>)
 800a73a:	f7fe fcad 	bl	8009098 <USBH_Process>
}
 800a73e:	bf00      	nop
 800a740:	bd80      	pop	{r7, pc}
 800a742:	bf00      	nop
 800a744:	200007e0 	.word	0x200007e0

0800a748 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a748:	b480      	push	{r7}
 800a74a:	b083      	sub	sp, #12
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	460b      	mov	r3, r1
 800a752:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a754:	78fb      	ldrb	r3, [r7, #3]
 800a756:	3b01      	subs	r3, #1
 800a758:	2b04      	cmp	r3, #4
 800a75a:	d819      	bhi.n	800a790 <USBH_UserProcess+0x48>
 800a75c:	a201      	add	r2, pc, #4	; (adr r2, 800a764 <USBH_UserProcess+0x1c>)
 800a75e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a762:	bf00      	nop
 800a764:	0800a791 	.word	0x0800a791
 800a768:	0800a781 	.word	0x0800a781
 800a76c:	0800a791 	.word	0x0800a791
 800a770:	0800a789 	.word	0x0800a789
 800a774:	0800a779 	.word	0x0800a779
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a778:	4b09      	ldr	r3, [pc, #36]	; (800a7a0 <USBH_UserProcess+0x58>)
 800a77a:	2203      	movs	r2, #3
 800a77c:	701a      	strb	r2, [r3, #0]
  break;
 800a77e:	e008      	b.n	800a792 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a780:	4b07      	ldr	r3, [pc, #28]	; (800a7a0 <USBH_UserProcess+0x58>)
 800a782:	2202      	movs	r2, #2
 800a784:	701a      	strb	r2, [r3, #0]
  break;
 800a786:	e004      	b.n	800a792 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a788:	4b05      	ldr	r3, [pc, #20]	; (800a7a0 <USBH_UserProcess+0x58>)
 800a78a:	2201      	movs	r2, #1
 800a78c:	701a      	strb	r2, [r3, #0]
  break;
 800a78e:	e000      	b.n	800a792 <USBH_UserProcess+0x4a>

  default:
  break;
 800a790:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a792:	bf00      	nop
 800a794:	370c      	adds	r7, #12
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr
 800a79e:	bf00      	nop
 800a7a0:	20000bb8 	.word	0x20000bb8

0800a7a4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b08a      	sub	sp, #40	; 0x28
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7ac:	f107 0314 	add.w	r3, r7, #20
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	601a      	str	r2, [r3, #0]
 800a7b4:	605a      	str	r2, [r3, #4]
 800a7b6:	609a      	str	r2, [r3, #8]
 800a7b8:	60da      	str	r2, [r3, #12]
 800a7ba:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a24      	ldr	r2, [pc, #144]	; (800a854 <HAL_HCD_MspInit+0xb0>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d141      	bne.n	800a84a <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	613b      	str	r3, [r7, #16]
 800a7ca:	4b23      	ldr	r3, [pc, #140]	; (800a858 <HAL_HCD_MspInit+0xb4>)
 800a7cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ce:	4a22      	ldr	r2, [pc, #136]	; (800a858 <HAL_HCD_MspInit+0xb4>)
 800a7d0:	f043 0302 	orr.w	r3, r3, #2
 800a7d4:	6313      	str	r3, [r2, #48]	; 0x30
 800a7d6:	4b20      	ldr	r3, [pc, #128]	; (800a858 <HAL_HCD_MspInit+0xb4>)
 800a7d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7da:	f003 0302 	and.w	r3, r3, #2
 800a7de:	613b      	str	r3, [r7, #16]
 800a7e0:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800a7e2:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800a7e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7e8:	2302      	movs	r3, #2
 800a7ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800a7f4:	230c      	movs	r3, #12
 800a7f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a7f8:	f107 0314 	add.w	r3, r7, #20
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	4817      	ldr	r0, [pc, #92]	; (800a85c <HAL_HCD_MspInit+0xb8>)
 800a800:	f7f8 fbb4 	bl	8002f6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800a804:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a80a:	2300      	movs	r3, #0
 800a80c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a80e:	2300      	movs	r3, #0
 800a810:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800a812:	f107 0314 	add.w	r3, r7, #20
 800a816:	4619      	mov	r1, r3
 800a818:	4810      	ldr	r0, [pc, #64]	; (800a85c <HAL_HCD_MspInit+0xb8>)
 800a81a:	f7f8 fba7 	bl	8002f6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800a81e:	2300      	movs	r3, #0
 800a820:	60fb      	str	r3, [r7, #12]
 800a822:	4b0d      	ldr	r3, [pc, #52]	; (800a858 <HAL_HCD_MspInit+0xb4>)
 800a824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a826:	4a0c      	ldr	r2, [pc, #48]	; (800a858 <HAL_HCD_MspInit+0xb4>)
 800a828:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a82c:	6313      	str	r3, [r2, #48]	; 0x30
 800a82e:	4b0a      	ldr	r3, [pc, #40]	; (800a858 <HAL_HCD_MspInit+0xb4>)
 800a830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a832:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a836:	60fb      	str	r3, [r7, #12]
 800a838:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800a83a:	2200      	movs	r2, #0
 800a83c:	2100      	movs	r1, #0
 800a83e:	204d      	movs	r0, #77	; 0x4d
 800a840:	f7f7 fe59 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800a844:	204d      	movs	r0, #77	; 0x4d
 800a846:	f7f7 fe72 	bl	800252e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800a84a:	bf00      	nop
 800a84c:	3728      	adds	r7, #40	; 0x28
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	40040000 	.word	0x40040000
 800a858:	40023800 	.word	0x40023800
 800a85c:	40020400 	.word	0x40020400

0800a860 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b082      	sub	sp, #8
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a86e:	4618      	mov	r0, r3
 800a870:	f7fe fff1 	bl	8009856 <USBH_LL_IncTimer>
}
 800a874:	bf00      	nop
 800a876:	3708      	adds	r7, #8
 800a878:	46bd      	mov	sp, r7
 800a87a:	bd80      	pop	{r7, pc}

0800a87c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7ff f829 	bl	80098e2 <USBH_LL_Connect>
}
 800a890:	bf00      	nop
 800a892:	3708      	adds	r7, #8
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b082      	sub	sp, #8
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	f7ff f832 	bl	8009910 <USBH_LL_Disconnect>
}
 800a8ac:	bf00      	nop
 800a8ae:	3708      	adds	r7, #8
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}

0800a8b4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	460b      	mov	r3, r1
 800a8be:	70fb      	strb	r3, [r7, #3]
 800a8c0:	4613      	mov	r3, r2
 800a8c2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a8c4:	bf00      	nop
 800a8c6:	370c      	adds	r7, #12
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr

0800a8d0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b082      	sub	sp, #8
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f7fe ffe3 	bl	80098aa <USBH_LL_PortEnabled>
}
 800a8e4:	bf00      	nop
 800a8e6:	3708      	adds	r7, #8
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7fe ffe3 	bl	80098c6 <USBH_LL_PortDisabled>
}
 800a900:	bf00      	nop
 800a902:	3708      	adds	r7, #8
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a916:	2b00      	cmp	r3, #0
 800a918:	d132      	bne.n	800a980 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800a91a:	4a1c      	ldr	r2, [pc, #112]	; (800a98c <USBH_LL_Init+0x84>)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_HS;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	4a19      	ldr	r2, [pc, #100]	; (800a98c <USBH_LL_Init+0x84>)
 800a926:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800a92a:	4b18      	ldr	r3, [pc, #96]	; (800a98c <USBH_LL_Init+0x84>)
 800a92c:	4a18      	ldr	r2, [pc, #96]	; (800a990 <USBH_LL_Init+0x88>)
 800a92e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800a930:	4b16      	ldr	r3, [pc, #88]	; (800a98c <USBH_LL_Init+0x84>)
 800a932:	220c      	movs	r2, #12
 800a934:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800a936:	4b15      	ldr	r3, [pc, #84]	; (800a98c <USBH_LL_Init+0x84>)
 800a938:	2201      	movs	r2, #1
 800a93a:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800a93c:	4b13      	ldr	r3, [pc, #76]	; (800a98c <USBH_LL_Init+0x84>)
 800a93e:	2200      	movs	r2, #0
 800a940:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800a942:	4b12      	ldr	r3, [pc, #72]	; (800a98c <USBH_LL_Init+0x84>)
 800a944:	2202      	movs	r2, #2
 800a946:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800a948:	4b10      	ldr	r3, [pc, #64]	; (800a98c <USBH_LL_Init+0x84>)
 800a94a:	2200      	movs	r2, #0
 800a94c:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800a94e:	4b0f      	ldr	r3, [pc, #60]	; (800a98c <USBH_LL_Init+0x84>)
 800a950:	2200      	movs	r2, #0
 800a952:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800a954:	4b0d      	ldr	r3, [pc, #52]	; (800a98c <USBH_LL_Init+0x84>)
 800a956:	2200      	movs	r2, #0
 800a958:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800a95a:	4b0c      	ldr	r3, [pc, #48]	; (800a98c <USBH_LL_Init+0x84>)
 800a95c:	2200      	movs	r2, #0
 800a95e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800a960:	480a      	ldr	r0, [pc, #40]	; (800a98c <USBH_LL_Init+0x84>)
 800a962:	f7f8 fcc8 	bl	80032f6 <HAL_HCD_Init>
 800a966:	4603      	mov	r3, r0
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d001      	beq.n	800a970 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800a96c:	f7f6 fa9c 	bl	8000ea8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800a970:	4806      	ldr	r0, [pc, #24]	; (800a98c <USBH_LL_Init+0x84>)
 800a972:	f7f9 f8ac 	bl	8003ace <HAL_HCD_GetCurrentFrame>
 800a976:	4603      	mov	r3, r0
 800a978:	4619      	mov	r1, r3
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f7fe ff5c 	bl	8009838 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a980:	2300      	movs	r3, #0
}
 800a982:	4618      	mov	r0, r3
 800a984:	3708      	adds	r7, #8
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
 800a98a:	bf00      	nop
 800a98c:	20000bbc 	.word	0x20000bbc
 800a990:	40040000 	.word	0x40040000

0800a994 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b084      	sub	sp, #16
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a99c:	2300      	movs	r3, #0
 800a99e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f7f9 f819 	bl	80039e2 <HAL_HCD_Start>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a9b4:	7bfb      	ldrb	r3, [r7, #15]
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f000 f95c 	bl	800ac74 <USBH_Get_USB_Status>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	3710      	adds	r7, #16
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bd80      	pop	{r7, pc}

0800a9ca <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a9ca:	b580      	push	{r7, lr}
 800a9cc:	b084      	sub	sp, #16
 800a9ce:	af00      	add	r7, sp, #0
 800a9d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7f9 f821 	bl	8003a28 <HAL_HCD_Stop>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a9ea:	7bfb      	ldrb	r3, [r7, #15]
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f000 f941 	bl	800ac74 <USBH_Get_USB_Status>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3710      	adds	r7, #16
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b084      	sub	sp, #16
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800aa08:	2301      	movs	r3, #1
 800aa0a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7f9 f869 	bl	8003aea <HAL_HCD_GetCurrentSpeed>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	2b02      	cmp	r3, #2
 800aa1c:	d00c      	beq.n	800aa38 <USBH_LL_GetSpeed+0x38>
 800aa1e:	2b02      	cmp	r3, #2
 800aa20:	d80d      	bhi.n	800aa3e <USBH_LL_GetSpeed+0x3e>
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d002      	beq.n	800aa2c <USBH_LL_GetSpeed+0x2c>
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d003      	beq.n	800aa32 <USBH_LL_GetSpeed+0x32>
 800aa2a:	e008      	b.n	800aa3e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	73fb      	strb	r3, [r7, #15]
    break;
 800aa30:	e008      	b.n	800aa44 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800aa32:	2301      	movs	r3, #1
 800aa34:	73fb      	strb	r3, [r7, #15]
    break;
 800aa36:	e005      	b.n	800aa44 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800aa38:	2302      	movs	r3, #2
 800aa3a:	73fb      	strb	r3, [r7, #15]
    break;
 800aa3c:	e002      	b.n	800aa44 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800aa3e:	2301      	movs	r3, #1
 800aa40:	73fb      	strb	r3, [r7, #15]
    break;
 800aa42:	bf00      	nop
  }
  return  speed;
 800aa44:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3710      	adds	r7, #16
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}

0800aa4e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b084      	sub	sp, #16
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa56:	2300      	movs	r3, #0
 800aa58:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7f8 fffc 	bl	8003a62 <HAL_HCD_ResetPort>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800aa6e:	7bfb      	ldrb	r3, [r7, #15]
 800aa70:	4618      	mov	r0, r3
 800aa72:	f000 f8ff 	bl	800ac74 <USBH_Get_USB_Status>
 800aa76:	4603      	mov	r3, r0
 800aa78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa7a:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3710      	adds	r7, #16
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b082      	sub	sp, #8
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
 800aa8c:	460b      	mov	r3, r1
 800aa8e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aa96:	78fa      	ldrb	r2, [r7, #3]
 800aa98:	4611      	mov	r1, r2
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f7f9 f803 	bl	8003aa6 <HAL_HCD_HC_GetXferCount>
 800aaa0:	4603      	mov	r3, r0
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3708      	adds	r7, #8
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800aaaa:	b590      	push	{r4, r7, lr}
 800aaac:	b089      	sub	sp, #36	; 0x24
 800aaae:	af04      	add	r7, sp, #16
 800aab0:	6078      	str	r0, [r7, #4]
 800aab2:	4608      	mov	r0, r1
 800aab4:	4611      	mov	r1, r2
 800aab6:	461a      	mov	r2, r3
 800aab8:	4603      	mov	r3, r0
 800aaba:	70fb      	strb	r3, [r7, #3]
 800aabc:	460b      	mov	r3, r1
 800aabe:	70bb      	strb	r3, [r7, #2]
 800aac0:	4613      	mov	r3, r2
 800aac2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aac4:	2300      	movs	r3, #0
 800aac6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aac8:	2300      	movs	r3, #0
 800aaca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800aad2:	787c      	ldrb	r4, [r7, #1]
 800aad4:	78ba      	ldrb	r2, [r7, #2]
 800aad6:	78f9      	ldrb	r1, [r7, #3]
 800aad8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800aada:	9302      	str	r3, [sp, #8]
 800aadc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800aae0:	9301      	str	r3, [sp, #4]
 800aae2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aae6:	9300      	str	r3, [sp, #0]
 800aae8:	4623      	mov	r3, r4
 800aaea:	f7f8 fc66 	bl	80033ba <HAL_HCD_HC_Init>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800aaf2:	7bfb      	ldrb	r3, [r7, #15]
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	f000 f8bd 	bl	800ac74 <USBH_Get_USB_Status>
 800aafa:	4603      	mov	r3, r0
 800aafc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aafe:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	3714      	adds	r7, #20
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd90      	pop	{r4, r7, pc}

0800ab08 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	460b      	mov	r3, r1
 800ab12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab14:	2300      	movs	r3, #0
 800ab16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ab22:	78fa      	ldrb	r2, [r7, #3]
 800ab24:	4611      	mov	r1, r2
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7f8 fcd6 	bl	80034d8 <HAL_HCD_HC_Halt>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ab30:	7bfb      	ldrb	r3, [r7, #15]
 800ab32:	4618      	mov	r0, r3
 800ab34:	f000 f89e 	bl	800ac74 <USBH_Get_USB_Status>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3710      	adds	r7, #16
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800ab46:	b590      	push	{r4, r7, lr}
 800ab48:	b089      	sub	sp, #36	; 0x24
 800ab4a:	af04      	add	r7, sp, #16
 800ab4c:	6078      	str	r0, [r7, #4]
 800ab4e:	4608      	mov	r0, r1
 800ab50:	4611      	mov	r1, r2
 800ab52:	461a      	mov	r2, r3
 800ab54:	4603      	mov	r3, r0
 800ab56:	70fb      	strb	r3, [r7, #3]
 800ab58:	460b      	mov	r3, r1
 800ab5a:	70bb      	strb	r3, [r7, #2]
 800ab5c:	4613      	mov	r3, r2
 800ab5e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab60:	2300      	movs	r3, #0
 800ab62:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ab64:	2300      	movs	r3, #0
 800ab66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ab6e:	787c      	ldrb	r4, [r7, #1]
 800ab70:	78ba      	ldrb	r2, [r7, #2]
 800ab72:	78f9      	ldrb	r1, [r7, #3]
 800ab74:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ab78:	9303      	str	r3, [sp, #12]
 800ab7a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ab7c:	9302      	str	r3, [sp, #8]
 800ab7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab80:	9301      	str	r3, [sp, #4]
 800ab82:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	4623      	mov	r3, r4
 800ab8a:	f7f8 fcc9 	bl	8003520 <HAL_HCD_HC_SubmitRequest>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ab92:	7bfb      	ldrb	r3, [r7, #15]
 800ab94:	4618      	mov	r0, r3
 800ab96:	f000 f86d 	bl	800ac74 <USBH_Get_USB_Status>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab9e:	7bbb      	ldrb	r3, [r7, #14]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3714      	adds	r7, #20
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd90      	pop	{r4, r7, pc}

0800aba8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	460b      	mov	r3, r1
 800abb2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800abba:	78fa      	ldrb	r2, [r7, #3]
 800abbc:	4611      	mov	r1, r2
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7f8 ff5d 	bl	8003a7e <HAL_HCD_HC_GetURBState>
 800abc4:	4603      	mov	r3, r0
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3708      	adds	r7, #8
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}

0800abce <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800abce:	b580      	push	{r7, lr}
 800abd0:	b082      	sub	sp, #8
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
 800abd6:	460b      	mov	r3, r1
 800abd8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d103      	bne.n	800abec <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800abe4:	78fb      	ldrb	r3, [r7, #3]
 800abe6:	4618      	mov	r0, r3
 800abe8:	f000 f870 	bl	800accc <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800abec:	20c8      	movs	r0, #200	; 0xc8
 800abee:	f7f7 fb8f 	bl	8002310 <HAL_Delay>
  return USBH_OK;
 800abf2:	2300      	movs	r3, #0
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3708      	adds	r7, #8
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}

0800abfc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800abfc:	b480      	push	{r7}
 800abfe:	b085      	sub	sp, #20
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
 800ac04:	460b      	mov	r3, r1
 800ac06:	70fb      	strb	r3, [r7, #3]
 800ac08:	4613      	mov	r3, r2
 800ac0a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ac12:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800ac14:	78fb      	ldrb	r3, [r7, #3]
 800ac16:	68fa      	ldr	r2, [r7, #12]
 800ac18:	212c      	movs	r1, #44	; 0x2c
 800ac1a:	fb01 f303 	mul.w	r3, r1, r3
 800ac1e:	4413      	add	r3, r2
 800ac20:	333b      	adds	r3, #59	; 0x3b
 800ac22:	781b      	ldrb	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d009      	beq.n	800ac3c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800ac28:	78fb      	ldrb	r3, [r7, #3]
 800ac2a:	68fa      	ldr	r2, [r7, #12]
 800ac2c:	212c      	movs	r1, #44	; 0x2c
 800ac2e:	fb01 f303 	mul.w	r3, r1, r3
 800ac32:	4413      	add	r3, r2
 800ac34:	3354      	adds	r3, #84	; 0x54
 800ac36:	78ba      	ldrb	r2, [r7, #2]
 800ac38:	701a      	strb	r2, [r3, #0]
 800ac3a:	e008      	b.n	800ac4e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ac3c:	78fb      	ldrb	r3, [r7, #3]
 800ac3e:	68fa      	ldr	r2, [r7, #12]
 800ac40:	212c      	movs	r1, #44	; 0x2c
 800ac42:	fb01 f303 	mul.w	r3, r1, r3
 800ac46:	4413      	add	r3, r2
 800ac48:	3355      	adds	r3, #85	; 0x55
 800ac4a:	78ba      	ldrb	r2, [r7, #2]
 800ac4c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800ac4e:	2300      	movs	r3, #0
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3714      	adds	r7, #20
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b082      	sub	sp, #8
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f7f7 fb53 	bl	8002310 <HAL_Delay>
}
 800ac6a:	bf00      	nop
 800ac6c:	3708      	adds	r7, #8
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
	...

0800ac74 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac74:	b480      	push	{r7}
 800ac76:	b085      	sub	sp, #20
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac82:	79fb      	ldrb	r3, [r7, #7]
 800ac84:	2b03      	cmp	r3, #3
 800ac86:	d817      	bhi.n	800acb8 <USBH_Get_USB_Status+0x44>
 800ac88:	a201      	add	r2, pc, #4	; (adr r2, 800ac90 <USBH_Get_USB_Status+0x1c>)
 800ac8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac8e:	bf00      	nop
 800ac90:	0800aca1 	.word	0x0800aca1
 800ac94:	0800aca7 	.word	0x0800aca7
 800ac98:	0800acad 	.word	0x0800acad
 800ac9c:	0800acb3 	.word	0x0800acb3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800aca0:	2300      	movs	r3, #0
 800aca2:	73fb      	strb	r3, [r7, #15]
    break;
 800aca4:	e00b      	b.n	800acbe <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800aca6:	2302      	movs	r3, #2
 800aca8:	73fb      	strb	r3, [r7, #15]
    break;
 800acaa:	e008      	b.n	800acbe <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800acac:	2301      	movs	r3, #1
 800acae:	73fb      	strb	r3, [r7, #15]
    break;
 800acb0:	e005      	b.n	800acbe <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800acb2:	2302      	movs	r3, #2
 800acb4:	73fb      	strb	r3, [r7, #15]
    break;
 800acb6:	e002      	b.n	800acbe <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800acb8:	2302      	movs	r3, #2
 800acba:	73fb      	strb	r3, [r7, #15]
    break;
 800acbc:	bf00      	nop
  }
  return usb_status;
 800acbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800acc0:	4618      	mov	r0, r3
 800acc2:	3714      	adds	r7, #20
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr

0800accc <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b084      	sub	sp, #16
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	4603      	mov	r3, r0
 800acd4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800acd6:	79fb      	ldrb	r3, [r7, #7]
 800acd8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800acda:	79fb      	ldrb	r3, [r7, #7]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d102      	bne.n	800ace6 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800ace0:	2301      	movs	r3, #1
 800ace2:	73fb      	strb	r3, [r7, #15]
 800ace4:	e001      	b.n	800acea <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800ace6:	2300      	movs	r3, #0
 800ace8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800acea:	7bfb      	ldrb	r3, [r7, #15]
 800acec:	461a      	mov	r2, r3
 800acee:	2110      	movs	r1, #16
 800acf0:	4803      	ldr	r0, [pc, #12]	; (800ad00 <MX_DriverVbusHS+0x34>)
 800acf2:	f7f8 fae7 	bl	80032c4 <HAL_GPIO_WritePin>
}
 800acf6:	bf00      	nop
 800acf8:	3710      	adds	r7, #16
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	40020800 	.word	0x40020800

0800ad04 <__errno>:
 800ad04:	4b01      	ldr	r3, [pc, #4]	; (800ad0c <__errno+0x8>)
 800ad06:	6818      	ldr	r0, [r3, #0]
 800ad08:	4770      	bx	lr
 800ad0a:	bf00      	nop
 800ad0c:	20000030 	.word	0x20000030

0800ad10 <__libc_init_array>:
 800ad10:	b570      	push	{r4, r5, r6, lr}
 800ad12:	4d0d      	ldr	r5, [pc, #52]	; (800ad48 <__libc_init_array+0x38>)
 800ad14:	4c0d      	ldr	r4, [pc, #52]	; (800ad4c <__libc_init_array+0x3c>)
 800ad16:	1b64      	subs	r4, r4, r5
 800ad18:	10a4      	asrs	r4, r4, #2
 800ad1a:	2600      	movs	r6, #0
 800ad1c:	42a6      	cmp	r6, r4
 800ad1e:	d109      	bne.n	800ad34 <__libc_init_array+0x24>
 800ad20:	4d0b      	ldr	r5, [pc, #44]	; (800ad50 <__libc_init_array+0x40>)
 800ad22:	4c0c      	ldr	r4, [pc, #48]	; (800ad54 <__libc_init_array+0x44>)
 800ad24:	f001 f834 	bl	800bd90 <_init>
 800ad28:	1b64      	subs	r4, r4, r5
 800ad2a:	10a4      	asrs	r4, r4, #2
 800ad2c:	2600      	movs	r6, #0
 800ad2e:	42a6      	cmp	r6, r4
 800ad30:	d105      	bne.n	800ad3e <__libc_init_array+0x2e>
 800ad32:	bd70      	pop	{r4, r5, r6, pc}
 800ad34:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad38:	4798      	blx	r3
 800ad3a:	3601      	adds	r6, #1
 800ad3c:	e7ee      	b.n	800ad1c <__libc_init_array+0xc>
 800ad3e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad42:	4798      	blx	r3
 800ad44:	3601      	adds	r6, #1
 800ad46:	e7f2      	b.n	800ad2e <__libc_init_array+0x1e>
 800ad48:	0800c67c 	.word	0x0800c67c
 800ad4c:	0800c67c 	.word	0x0800c67c
 800ad50:	0800c67c 	.word	0x0800c67c
 800ad54:	0800c680 	.word	0x0800c680

0800ad58 <malloc>:
 800ad58:	4b02      	ldr	r3, [pc, #8]	; (800ad64 <malloc+0xc>)
 800ad5a:	4601      	mov	r1, r0
 800ad5c:	6818      	ldr	r0, [r3, #0]
 800ad5e:	f000 b87f 	b.w	800ae60 <_malloc_r>
 800ad62:	bf00      	nop
 800ad64:	20000030 	.word	0x20000030

0800ad68 <free>:
 800ad68:	4b02      	ldr	r3, [pc, #8]	; (800ad74 <free+0xc>)
 800ad6a:	4601      	mov	r1, r0
 800ad6c:	6818      	ldr	r0, [r3, #0]
 800ad6e:	f000 b80b 	b.w	800ad88 <_free_r>
 800ad72:	bf00      	nop
 800ad74:	20000030 	.word	0x20000030

0800ad78 <memset>:
 800ad78:	4402      	add	r2, r0
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d100      	bne.n	800ad82 <memset+0xa>
 800ad80:	4770      	bx	lr
 800ad82:	f803 1b01 	strb.w	r1, [r3], #1
 800ad86:	e7f9      	b.n	800ad7c <memset+0x4>

0800ad88 <_free_r>:
 800ad88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad8a:	2900      	cmp	r1, #0
 800ad8c:	d044      	beq.n	800ae18 <_free_r+0x90>
 800ad8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad92:	9001      	str	r0, [sp, #4]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	f1a1 0404 	sub.w	r4, r1, #4
 800ad9a:	bfb8      	it	lt
 800ad9c:	18e4      	addlt	r4, r4, r3
 800ad9e:	f000 fc51 	bl	800b644 <__malloc_lock>
 800ada2:	4a1e      	ldr	r2, [pc, #120]	; (800ae1c <_free_r+0x94>)
 800ada4:	9801      	ldr	r0, [sp, #4]
 800ada6:	6813      	ldr	r3, [r2, #0]
 800ada8:	b933      	cbnz	r3, 800adb8 <_free_r+0x30>
 800adaa:	6063      	str	r3, [r4, #4]
 800adac:	6014      	str	r4, [r2, #0]
 800adae:	b003      	add	sp, #12
 800adb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800adb4:	f000 bc4c 	b.w	800b650 <__malloc_unlock>
 800adb8:	42a3      	cmp	r3, r4
 800adba:	d908      	bls.n	800adce <_free_r+0x46>
 800adbc:	6825      	ldr	r5, [r4, #0]
 800adbe:	1961      	adds	r1, r4, r5
 800adc0:	428b      	cmp	r3, r1
 800adc2:	bf01      	itttt	eq
 800adc4:	6819      	ldreq	r1, [r3, #0]
 800adc6:	685b      	ldreq	r3, [r3, #4]
 800adc8:	1949      	addeq	r1, r1, r5
 800adca:	6021      	streq	r1, [r4, #0]
 800adcc:	e7ed      	b.n	800adaa <_free_r+0x22>
 800adce:	461a      	mov	r2, r3
 800add0:	685b      	ldr	r3, [r3, #4]
 800add2:	b10b      	cbz	r3, 800add8 <_free_r+0x50>
 800add4:	42a3      	cmp	r3, r4
 800add6:	d9fa      	bls.n	800adce <_free_r+0x46>
 800add8:	6811      	ldr	r1, [r2, #0]
 800adda:	1855      	adds	r5, r2, r1
 800addc:	42a5      	cmp	r5, r4
 800adde:	d10b      	bne.n	800adf8 <_free_r+0x70>
 800ade0:	6824      	ldr	r4, [r4, #0]
 800ade2:	4421      	add	r1, r4
 800ade4:	1854      	adds	r4, r2, r1
 800ade6:	42a3      	cmp	r3, r4
 800ade8:	6011      	str	r1, [r2, #0]
 800adea:	d1e0      	bne.n	800adae <_free_r+0x26>
 800adec:	681c      	ldr	r4, [r3, #0]
 800adee:	685b      	ldr	r3, [r3, #4]
 800adf0:	6053      	str	r3, [r2, #4]
 800adf2:	4421      	add	r1, r4
 800adf4:	6011      	str	r1, [r2, #0]
 800adf6:	e7da      	b.n	800adae <_free_r+0x26>
 800adf8:	d902      	bls.n	800ae00 <_free_r+0x78>
 800adfa:	230c      	movs	r3, #12
 800adfc:	6003      	str	r3, [r0, #0]
 800adfe:	e7d6      	b.n	800adae <_free_r+0x26>
 800ae00:	6825      	ldr	r5, [r4, #0]
 800ae02:	1961      	adds	r1, r4, r5
 800ae04:	428b      	cmp	r3, r1
 800ae06:	bf04      	itt	eq
 800ae08:	6819      	ldreq	r1, [r3, #0]
 800ae0a:	685b      	ldreq	r3, [r3, #4]
 800ae0c:	6063      	str	r3, [r4, #4]
 800ae0e:	bf04      	itt	eq
 800ae10:	1949      	addeq	r1, r1, r5
 800ae12:	6021      	streq	r1, [r4, #0]
 800ae14:	6054      	str	r4, [r2, #4]
 800ae16:	e7ca      	b.n	800adae <_free_r+0x26>
 800ae18:	b003      	add	sp, #12
 800ae1a:	bd30      	pop	{r4, r5, pc}
 800ae1c:	20000ec0 	.word	0x20000ec0

0800ae20 <sbrk_aligned>:
 800ae20:	b570      	push	{r4, r5, r6, lr}
 800ae22:	4e0e      	ldr	r6, [pc, #56]	; (800ae5c <sbrk_aligned+0x3c>)
 800ae24:	460c      	mov	r4, r1
 800ae26:	6831      	ldr	r1, [r6, #0]
 800ae28:	4605      	mov	r5, r0
 800ae2a:	b911      	cbnz	r1, 800ae32 <sbrk_aligned+0x12>
 800ae2c:	f000 f91a 	bl	800b064 <_sbrk_r>
 800ae30:	6030      	str	r0, [r6, #0]
 800ae32:	4621      	mov	r1, r4
 800ae34:	4628      	mov	r0, r5
 800ae36:	f000 f915 	bl	800b064 <_sbrk_r>
 800ae3a:	1c43      	adds	r3, r0, #1
 800ae3c:	d00a      	beq.n	800ae54 <sbrk_aligned+0x34>
 800ae3e:	1cc4      	adds	r4, r0, #3
 800ae40:	f024 0403 	bic.w	r4, r4, #3
 800ae44:	42a0      	cmp	r0, r4
 800ae46:	d007      	beq.n	800ae58 <sbrk_aligned+0x38>
 800ae48:	1a21      	subs	r1, r4, r0
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	f000 f90a 	bl	800b064 <_sbrk_r>
 800ae50:	3001      	adds	r0, #1
 800ae52:	d101      	bne.n	800ae58 <sbrk_aligned+0x38>
 800ae54:	f04f 34ff 	mov.w	r4, #4294967295
 800ae58:	4620      	mov	r0, r4
 800ae5a:	bd70      	pop	{r4, r5, r6, pc}
 800ae5c:	20000ec4 	.word	0x20000ec4

0800ae60 <_malloc_r>:
 800ae60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae64:	1ccd      	adds	r5, r1, #3
 800ae66:	f025 0503 	bic.w	r5, r5, #3
 800ae6a:	3508      	adds	r5, #8
 800ae6c:	2d0c      	cmp	r5, #12
 800ae6e:	bf38      	it	cc
 800ae70:	250c      	movcc	r5, #12
 800ae72:	2d00      	cmp	r5, #0
 800ae74:	4607      	mov	r7, r0
 800ae76:	db01      	blt.n	800ae7c <_malloc_r+0x1c>
 800ae78:	42a9      	cmp	r1, r5
 800ae7a:	d905      	bls.n	800ae88 <_malloc_r+0x28>
 800ae7c:	230c      	movs	r3, #12
 800ae7e:	603b      	str	r3, [r7, #0]
 800ae80:	2600      	movs	r6, #0
 800ae82:	4630      	mov	r0, r6
 800ae84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae88:	4e2e      	ldr	r6, [pc, #184]	; (800af44 <_malloc_r+0xe4>)
 800ae8a:	f000 fbdb 	bl	800b644 <__malloc_lock>
 800ae8e:	6833      	ldr	r3, [r6, #0]
 800ae90:	461c      	mov	r4, r3
 800ae92:	bb34      	cbnz	r4, 800aee2 <_malloc_r+0x82>
 800ae94:	4629      	mov	r1, r5
 800ae96:	4638      	mov	r0, r7
 800ae98:	f7ff ffc2 	bl	800ae20 <sbrk_aligned>
 800ae9c:	1c43      	adds	r3, r0, #1
 800ae9e:	4604      	mov	r4, r0
 800aea0:	d14d      	bne.n	800af3e <_malloc_r+0xde>
 800aea2:	6834      	ldr	r4, [r6, #0]
 800aea4:	4626      	mov	r6, r4
 800aea6:	2e00      	cmp	r6, #0
 800aea8:	d140      	bne.n	800af2c <_malloc_r+0xcc>
 800aeaa:	6823      	ldr	r3, [r4, #0]
 800aeac:	4631      	mov	r1, r6
 800aeae:	4638      	mov	r0, r7
 800aeb0:	eb04 0803 	add.w	r8, r4, r3
 800aeb4:	f000 f8d6 	bl	800b064 <_sbrk_r>
 800aeb8:	4580      	cmp	r8, r0
 800aeba:	d13a      	bne.n	800af32 <_malloc_r+0xd2>
 800aebc:	6821      	ldr	r1, [r4, #0]
 800aebe:	3503      	adds	r5, #3
 800aec0:	1a6d      	subs	r5, r5, r1
 800aec2:	f025 0503 	bic.w	r5, r5, #3
 800aec6:	3508      	adds	r5, #8
 800aec8:	2d0c      	cmp	r5, #12
 800aeca:	bf38      	it	cc
 800aecc:	250c      	movcc	r5, #12
 800aece:	4629      	mov	r1, r5
 800aed0:	4638      	mov	r0, r7
 800aed2:	f7ff ffa5 	bl	800ae20 <sbrk_aligned>
 800aed6:	3001      	adds	r0, #1
 800aed8:	d02b      	beq.n	800af32 <_malloc_r+0xd2>
 800aeda:	6823      	ldr	r3, [r4, #0]
 800aedc:	442b      	add	r3, r5
 800aede:	6023      	str	r3, [r4, #0]
 800aee0:	e00e      	b.n	800af00 <_malloc_r+0xa0>
 800aee2:	6822      	ldr	r2, [r4, #0]
 800aee4:	1b52      	subs	r2, r2, r5
 800aee6:	d41e      	bmi.n	800af26 <_malloc_r+0xc6>
 800aee8:	2a0b      	cmp	r2, #11
 800aeea:	d916      	bls.n	800af1a <_malloc_r+0xba>
 800aeec:	1961      	adds	r1, r4, r5
 800aeee:	42a3      	cmp	r3, r4
 800aef0:	6025      	str	r5, [r4, #0]
 800aef2:	bf18      	it	ne
 800aef4:	6059      	strne	r1, [r3, #4]
 800aef6:	6863      	ldr	r3, [r4, #4]
 800aef8:	bf08      	it	eq
 800aefa:	6031      	streq	r1, [r6, #0]
 800aefc:	5162      	str	r2, [r4, r5]
 800aefe:	604b      	str	r3, [r1, #4]
 800af00:	4638      	mov	r0, r7
 800af02:	f104 060b 	add.w	r6, r4, #11
 800af06:	f000 fba3 	bl	800b650 <__malloc_unlock>
 800af0a:	f026 0607 	bic.w	r6, r6, #7
 800af0e:	1d23      	adds	r3, r4, #4
 800af10:	1af2      	subs	r2, r6, r3
 800af12:	d0b6      	beq.n	800ae82 <_malloc_r+0x22>
 800af14:	1b9b      	subs	r3, r3, r6
 800af16:	50a3      	str	r3, [r4, r2]
 800af18:	e7b3      	b.n	800ae82 <_malloc_r+0x22>
 800af1a:	6862      	ldr	r2, [r4, #4]
 800af1c:	42a3      	cmp	r3, r4
 800af1e:	bf0c      	ite	eq
 800af20:	6032      	streq	r2, [r6, #0]
 800af22:	605a      	strne	r2, [r3, #4]
 800af24:	e7ec      	b.n	800af00 <_malloc_r+0xa0>
 800af26:	4623      	mov	r3, r4
 800af28:	6864      	ldr	r4, [r4, #4]
 800af2a:	e7b2      	b.n	800ae92 <_malloc_r+0x32>
 800af2c:	4634      	mov	r4, r6
 800af2e:	6876      	ldr	r6, [r6, #4]
 800af30:	e7b9      	b.n	800aea6 <_malloc_r+0x46>
 800af32:	230c      	movs	r3, #12
 800af34:	603b      	str	r3, [r7, #0]
 800af36:	4638      	mov	r0, r7
 800af38:	f000 fb8a 	bl	800b650 <__malloc_unlock>
 800af3c:	e7a1      	b.n	800ae82 <_malloc_r+0x22>
 800af3e:	6025      	str	r5, [r4, #0]
 800af40:	e7de      	b.n	800af00 <_malloc_r+0xa0>
 800af42:	bf00      	nop
 800af44:	20000ec0 	.word	0x20000ec0

0800af48 <iprintf>:
 800af48:	b40f      	push	{r0, r1, r2, r3}
 800af4a:	4b0a      	ldr	r3, [pc, #40]	; (800af74 <iprintf+0x2c>)
 800af4c:	b513      	push	{r0, r1, r4, lr}
 800af4e:	681c      	ldr	r4, [r3, #0]
 800af50:	b124      	cbz	r4, 800af5c <iprintf+0x14>
 800af52:	69a3      	ldr	r3, [r4, #24]
 800af54:	b913      	cbnz	r3, 800af5c <iprintf+0x14>
 800af56:	4620      	mov	r0, r4
 800af58:	f000 fa6e 	bl	800b438 <__sinit>
 800af5c:	ab05      	add	r3, sp, #20
 800af5e:	9a04      	ldr	r2, [sp, #16]
 800af60:	68a1      	ldr	r1, [r4, #8]
 800af62:	9301      	str	r3, [sp, #4]
 800af64:	4620      	mov	r0, r4
 800af66:	f000 fba3 	bl	800b6b0 <_vfiprintf_r>
 800af6a:	b002      	add	sp, #8
 800af6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af70:	b004      	add	sp, #16
 800af72:	4770      	bx	lr
 800af74:	20000030 	.word	0x20000030

0800af78 <_puts_r>:
 800af78:	b570      	push	{r4, r5, r6, lr}
 800af7a:	460e      	mov	r6, r1
 800af7c:	4605      	mov	r5, r0
 800af7e:	b118      	cbz	r0, 800af88 <_puts_r+0x10>
 800af80:	6983      	ldr	r3, [r0, #24]
 800af82:	b90b      	cbnz	r3, 800af88 <_puts_r+0x10>
 800af84:	f000 fa58 	bl	800b438 <__sinit>
 800af88:	69ab      	ldr	r3, [r5, #24]
 800af8a:	68ac      	ldr	r4, [r5, #8]
 800af8c:	b913      	cbnz	r3, 800af94 <_puts_r+0x1c>
 800af8e:	4628      	mov	r0, r5
 800af90:	f000 fa52 	bl	800b438 <__sinit>
 800af94:	4b2c      	ldr	r3, [pc, #176]	; (800b048 <_puts_r+0xd0>)
 800af96:	429c      	cmp	r4, r3
 800af98:	d120      	bne.n	800afdc <_puts_r+0x64>
 800af9a:	686c      	ldr	r4, [r5, #4]
 800af9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af9e:	07db      	lsls	r3, r3, #31
 800afa0:	d405      	bmi.n	800afae <_puts_r+0x36>
 800afa2:	89a3      	ldrh	r3, [r4, #12]
 800afa4:	0598      	lsls	r0, r3, #22
 800afa6:	d402      	bmi.n	800afae <_puts_r+0x36>
 800afa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afaa:	f000 fae3 	bl	800b574 <__retarget_lock_acquire_recursive>
 800afae:	89a3      	ldrh	r3, [r4, #12]
 800afb0:	0719      	lsls	r1, r3, #28
 800afb2:	d51d      	bpl.n	800aff0 <_puts_r+0x78>
 800afb4:	6923      	ldr	r3, [r4, #16]
 800afb6:	b1db      	cbz	r3, 800aff0 <_puts_r+0x78>
 800afb8:	3e01      	subs	r6, #1
 800afba:	68a3      	ldr	r3, [r4, #8]
 800afbc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800afc0:	3b01      	subs	r3, #1
 800afc2:	60a3      	str	r3, [r4, #8]
 800afc4:	bb39      	cbnz	r1, 800b016 <_puts_r+0x9e>
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	da38      	bge.n	800b03c <_puts_r+0xc4>
 800afca:	4622      	mov	r2, r4
 800afcc:	210a      	movs	r1, #10
 800afce:	4628      	mov	r0, r5
 800afd0:	f000 f858 	bl	800b084 <__swbuf_r>
 800afd4:	3001      	adds	r0, #1
 800afd6:	d011      	beq.n	800affc <_puts_r+0x84>
 800afd8:	250a      	movs	r5, #10
 800afda:	e011      	b.n	800b000 <_puts_r+0x88>
 800afdc:	4b1b      	ldr	r3, [pc, #108]	; (800b04c <_puts_r+0xd4>)
 800afde:	429c      	cmp	r4, r3
 800afe0:	d101      	bne.n	800afe6 <_puts_r+0x6e>
 800afe2:	68ac      	ldr	r4, [r5, #8]
 800afe4:	e7da      	b.n	800af9c <_puts_r+0x24>
 800afe6:	4b1a      	ldr	r3, [pc, #104]	; (800b050 <_puts_r+0xd8>)
 800afe8:	429c      	cmp	r4, r3
 800afea:	bf08      	it	eq
 800afec:	68ec      	ldreq	r4, [r5, #12]
 800afee:	e7d5      	b.n	800af9c <_puts_r+0x24>
 800aff0:	4621      	mov	r1, r4
 800aff2:	4628      	mov	r0, r5
 800aff4:	f000 f898 	bl	800b128 <__swsetup_r>
 800aff8:	2800      	cmp	r0, #0
 800affa:	d0dd      	beq.n	800afb8 <_puts_r+0x40>
 800affc:	f04f 35ff 	mov.w	r5, #4294967295
 800b000:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b002:	07da      	lsls	r2, r3, #31
 800b004:	d405      	bmi.n	800b012 <_puts_r+0x9a>
 800b006:	89a3      	ldrh	r3, [r4, #12]
 800b008:	059b      	lsls	r3, r3, #22
 800b00a:	d402      	bmi.n	800b012 <_puts_r+0x9a>
 800b00c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b00e:	f000 fab2 	bl	800b576 <__retarget_lock_release_recursive>
 800b012:	4628      	mov	r0, r5
 800b014:	bd70      	pop	{r4, r5, r6, pc}
 800b016:	2b00      	cmp	r3, #0
 800b018:	da04      	bge.n	800b024 <_puts_r+0xac>
 800b01a:	69a2      	ldr	r2, [r4, #24]
 800b01c:	429a      	cmp	r2, r3
 800b01e:	dc06      	bgt.n	800b02e <_puts_r+0xb6>
 800b020:	290a      	cmp	r1, #10
 800b022:	d004      	beq.n	800b02e <_puts_r+0xb6>
 800b024:	6823      	ldr	r3, [r4, #0]
 800b026:	1c5a      	adds	r2, r3, #1
 800b028:	6022      	str	r2, [r4, #0]
 800b02a:	7019      	strb	r1, [r3, #0]
 800b02c:	e7c5      	b.n	800afba <_puts_r+0x42>
 800b02e:	4622      	mov	r2, r4
 800b030:	4628      	mov	r0, r5
 800b032:	f000 f827 	bl	800b084 <__swbuf_r>
 800b036:	3001      	adds	r0, #1
 800b038:	d1bf      	bne.n	800afba <_puts_r+0x42>
 800b03a:	e7df      	b.n	800affc <_puts_r+0x84>
 800b03c:	6823      	ldr	r3, [r4, #0]
 800b03e:	250a      	movs	r5, #10
 800b040:	1c5a      	adds	r2, r3, #1
 800b042:	6022      	str	r2, [r4, #0]
 800b044:	701d      	strb	r5, [r3, #0]
 800b046:	e7db      	b.n	800b000 <_puts_r+0x88>
 800b048:	0800c600 	.word	0x0800c600
 800b04c:	0800c620 	.word	0x0800c620
 800b050:	0800c5e0 	.word	0x0800c5e0

0800b054 <puts>:
 800b054:	4b02      	ldr	r3, [pc, #8]	; (800b060 <puts+0xc>)
 800b056:	4601      	mov	r1, r0
 800b058:	6818      	ldr	r0, [r3, #0]
 800b05a:	f7ff bf8d 	b.w	800af78 <_puts_r>
 800b05e:	bf00      	nop
 800b060:	20000030 	.word	0x20000030

0800b064 <_sbrk_r>:
 800b064:	b538      	push	{r3, r4, r5, lr}
 800b066:	4d06      	ldr	r5, [pc, #24]	; (800b080 <_sbrk_r+0x1c>)
 800b068:	2300      	movs	r3, #0
 800b06a:	4604      	mov	r4, r0
 800b06c:	4608      	mov	r0, r1
 800b06e:	602b      	str	r3, [r5, #0]
 800b070:	f7f7 f89a 	bl	80021a8 <_sbrk>
 800b074:	1c43      	adds	r3, r0, #1
 800b076:	d102      	bne.n	800b07e <_sbrk_r+0x1a>
 800b078:	682b      	ldr	r3, [r5, #0]
 800b07a:	b103      	cbz	r3, 800b07e <_sbrk_r+0x1a>
 800b07c:	6023      	str	r3, [r4, #0]
 800b07e:	bd38      	pop	{r3, r4, r5, pc}
 800b080:	20000ecc 	.word	0x20000ecc

0800b084 <__swbuf_r>:
 800b084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b086:	460e      	mov	r6, r1
 800b088:	4614      	mov	r4, r2
 800b08a:	4605      	mov	r5, r0
 800b08c:	b118      	cbz	r0, 800b096 <__swbuf_r+0x12>
 800b08e:	6983      	ldr	r3, [r0, #24]
 800b090:	b90b      	cbnz	r3, 800b096 <__swbuf_r+0x12>
 800b092:	f000 f9d1 	bl	800b438 <__sinit>
 800b096:	4b21      	ldr	r3, [pc, #132]	; (800b11c <__swbuf_r+0x98>)
 800b098:	429c      	cmp	r4, r3
 800b09a:	d12b      	bne.n	800b0f4 <__swbuf_r+0x70>
 800b09c:	686c      	ldr	r4, [r5, #4]
 800b09e:	69a3      	ldr	r3, [r4, #24]
 800b0a0:	60a3      	str	r3, [r4, #8]
 800b0a2:	89a3      	ldrh	r3, [r4, #12]
 800b0a4:	071a      	lsls	r2, r3, #28
 800b0a6:	d52f      	bpl.n	800b108 <__swbuf_r+0x84>
 800b0a8:	6923      	ldr	r3, [r4, #16]
 800b0aa:	b36b      	cbz	r3, 800b108 <__swbuf_r+0x84>
 800b0ac:	6923      	ldr	r3, [r4, #16]
 800b0ae:	6820      	ldr	r0, [r4, #0]
 800b0b0:	1ac0      	subs	r0, r0, r3
 800b0b2:	6963      	ldr	r3, [r4, #20]
 800b0b4:	b2f6      	uxtb	r6, r6
 800b0b6:	4283      	cmp	r3, r0
 800b0b8:	4637      	mov	r7, r6
 800b0ba:	dc04      	bgt.n	800b0c6 <__swbuf_r+0x42>
 800b0bc:	4621      	mov	r1, r4
 800b0be:	4628      	mov	r0, r5
 800b0c0:	f000 f926 	bl	800b310 <_fflush_r>
 800b0c4:	bb30      	cbnz	r0, 800b114 <__swbuf_r+0x90>
 800b0c6:	68a3      	ldr	r3, [r4, #8]
 800b0c8:	3b01      	subs	r3, #1
 800b0ca:	60a3      	str	r3, [r4, #8]
 800b0cc:	6823      	ldr	r3, [r4, #0]
 800b0ce:	1c5a      	adds	r2, r3, #1
 800b0d0:	6022      	str	r2, [r4, #0]
 800b0d2:	701e      	strb	r6, [r3, #0]
 800b0d4:	6963      	ldr	r3, [r4, #20]
 800b0d6:	3001      	adds	r0, #1
 800b0d8:	4283      	cmp	r3, r0
 800b0da:	d004      	beq.n	800b0e6 <__swbuf_r+0x62>
 800b0dc:	89a3      	ldrh	r3, [r4, #12]
 800b0de:	07db      	lsls	r3, r3, #31
 800b0e0:	d506      	bpl.n	800b0f0 <__swbuf_r+0x6c>
 800b0e2:	2e0a      	cmp	r6, #10
 800b0e4:	d104      	bne.n	800b0f0 <__swbuf_r+0x6c>
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	4628      	mov	r0, r5
 800b0ea:	f000 f911 	bl	800b310 <_fflush_r>
 800b0ee:	b988      	cbnz	r0, 800b114 <__swbuf_r+0x90>
 800b0f0:	4638      	mov	r0, r7
 800b0f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0f4:	4b0a      	ldr	r3, [pc, #40]	; (800b120 <__swbuf_r+0x9c>)
 800b0f6:	429c      	cmp	r4, r3
 800b0f8:	d101      	bne.n	800b0fe <__swbuf_r+0x7a>
 800b0fa:	68ac      	ldr	r4, [r5, #8]
 800b0fc:	e7cf      	b.n	800b09e <__swbuf_r+0x1a>
 800b0fe:	4b09      	ldr	r3, [pc, #36]	; (800b124 <__swbuf_r+0xa0>)
 800b100:	429c      	cmp	r4, r3
 800b102:	bf08      	it	eq
 800b104:	68ec      	ldreq	r4, [r5, #12]
 800b106:	e7ca      	b.n	800b09e <__swbuf_r+0x1a>
 800b108:	4621      	mov	r1, r4
 800b10a:	4628      	mov	r0, r5
 800b10c:	f000 f80c 	bl	800b128 <__swsetup_r>
 800b110:	2800      	cmp	r0, #0
 800b112:	d0cb      	beq.n	800b0ac <__swbuf_r+0x28>
 800b114:	f04f 37ff 	mov.w	r7, #4294967295
 800b118:	e7ea      	b.n	800b0f0 <__swbuf_r+0x6c>
 800b11a:	bf00      	nop
 800b11c:	0800c600 	.word	0x0800c600
 800b120:	0800c620 	.word	0x0800c620
 800b124:	0800c5e0 	.word	0x0800c5e0

0800b128 <__swsetup_r>:
 800b128:	4b32      	ldr	r3, [pc, #200]	; (800b1f4 <__swsetup_r+0xcc>)
 800b12a:	b570      	push	{r4, r5, r6, lr}
 800b12c:	681d      	ldr	r5, [r3, #0]
 800b12e:	4606      	mov	r6, r0
 800b130:	460c      	mov	r4, r1
 800b132:	b125      	cbz	r5, 800b13e <__swsetup_r+0x16>
 800b134:	69ab      	ldr	r3, [r5, #24]
 800b136:	b913      	cbnz	r3, 800b13e <__swsetup_r+0x16>
 800b138:	4628      	mov	r0, r5
 800b13a:	f000 f97d 	bl	800b438 <__sinit>
 800b13e:	4b2e      	ldr	r3, [pc, #184]	; (800b1f8 <__swsetup_r+0xd0>)
 800b140:	429c      	cmp	r4, r3
 800b142:	d10f      	bne.n	800b164 <__swsetup_r+0x3c>
 800b144:	686c      	ldr	r4, [r5, #4]
 800b146:	89a3      	ldrh	r3, [r4, #12]
 800b148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b14c:	0719      	lsls	r1, r3, #28
 800b14e:	d42c      	bmi.n	800b1aa <__swsetup_r+0x82>
 800b150:	06dd      	lsls	r5, r3, #27
 800b152:	d411      	bmi.n	800b178 <__swsetup_r+0x50>
 800b154:	2309      	movs	r3, #9
 800b156:	6033      	str	r3, [r6, #0]
 800b158:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b15c:	81a3      	strh	r3, [r4, #12]
 800b15e:	f04f 30ff 	mov.w	r0, #4294967295
 800b162:	e03e      	b.n	800b1e2 <__swsetup_r+0xba>
 800b164:	4b25      	ldr	r3, [pc, #148]	; (800b1fc <__swsetup_r+0xd4>)
 800b166:	429c      	cmp	r4, r3
 800b168:	d101      	bne.n	800b16e <__swsetup_r+0x46>
 800b16a:	68ac      	ldr	r4, [r5, #8]
 800b16c:	e7eb      	b.n	800b146 <__swsetup_r+0x1e>
 800b16e:	4b24      	ldr	r3, [pc, #144]	; (800b200 <__swsetup_r+0xd8>)
 800b170:	429c      	cmp	r4, r3
 800b172:	bf08      	it	eq
 800b174:	68ec      	ldreq	r4, [r5, #12]
 800b176:	e7e6      	b.n	800b146 <__swsetup_r+0x1e>
 800b178:	0758      	lsls	r0, r3, #29
 800b17a:	d512      	bpl.n	800b1a2 <__swsetup_r+0x7a>
 800b17c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b17e:	b141      	cbz	r1, 800b192 <__swsetup_r+0x6a>
 800b180:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b184:	4299      	cmp	r1, r3
 800b186:	d002      	beq.n	800b18e <__swsetup_r+0x66>
 800b188:	4630      	mov	r0, r6
 800b18a:	f7ff fdfd 	bl	800ad88 <_free_r>
 800b18e:	2300      	movs	r3, #0
 800b190:	6363      	str	r3, [r4, #52]	; 0x34
 800b192:	89a3      	ldrh	r3, [r4, #12]
 800b194:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b198:	81a3      	strh	r3, [r4, #12]
 800b19a:	2300      	movs	r3, #0
 800b19c:	6063      	str	r3, [r4, #4]
 800b19e:	6923      	ldr	r3, [r4, #16]
 800b1a0:	6023      	str	r3, [r4, #0]
 800b1a2:	89a3      	ldrh	r3, [r4, #12]
 800b1a4:	f043 0308 	orr.w	r3, r3, #8
 800b1a8:	81a3      	strh	r3, [r4, #12]
 800b1aa:	6923      	ldr	r3, [r4, #16]
 800b1ac:	b94b      	cbnz	r3, 800b1c2 <__swsetup_r+0x9a>
 800b1ae:	89a3      	ldrh	r3, [r4, #12]
 800b1b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b1b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b1b8:	d003      	beq.n	800b1c2 <__swsetup_r+0x9a>
 800b1ba:	4621      	mov	r1, r4
 800b1bc:	4630      	mov	r0, r6
 800b1be:	f000 fa01 	bl	800b5c4 <__smakebuf_r>
 800b1c2:	89a0      	ldrh	r0, [r4, #12]
 800b1c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b1c8:	f010 0301 	ands.w	r3, r0, #1
 800b1cc:	d00a      	beq.n	800b1e4 <__swsetup_r+0xbc>
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	60a3      	str	r3, [r4, #8]
 800b1d2:	6963      	ldr	r3, [r4, #20]
 800b1d4:	425b      	negs	r3, r3
 800b1d6:	61a3      	str	r3, [r4, #24]
 800b1d8:	6923      	ldr	r3, [r4, #16]
 800b1da:	b943      	cbnz	r3, 800b1ee <__swsetup_r+0xc6>
 800b1dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b1e0:	d1ba      	bne.n	800b158 <__swsetup_r+0x30>
 800b1e2:	bd70      	pop	{r4, r5, r6, pc}
 800b1e4:	0781      	lsls	r1, r0, #30
 800b1e6:	bf58      	it	pl
 800b1e8:	6963      	ldrpl	r3, [r4, #20]
 800b1ea:	60a3      	str	r3, [r4, #8]
 800b1ec:	e7f4      	b.n	800b1d8 <__swsetup_r+0xb0>
 800b1ee:	2000      	movs	r0, #0
 800b1f0:	e7f7      	b.n	800b1e2 <__swsetup_r+0xba>
 800b1f2:	bf00      	nop
 800b1f4:	20000030 	.word	0x20000030
 800b1f8:	0800c600 	.word	0x0800c600
 800b1fc:	0800c620 	.word	0x0800c620
 800b200:	0800c5e0 	.word	0x0800c5e0

0800b204 <__sflush_r>:
 800b204:	898a      	ldrh	r2, [r1, #12]
 800b206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b20a:	4605      	mov	r5, r0
 800b20c:	0710      	lsls	r0, r2, #28
 800b20e:	460c      	mov	r4, r1
 800b210:	d458      	bmi.n	800b2c4 <__sflush_r+0xc0>
 800b212:	684b      	ldr	r3, [r1, #4]
 800b214:	2b00      	cmp	r3, #0
 800b216:	dc05      	bgt.n	800b224 <__sflush_r+0x20>
 800b218:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	dc02      	bgt.n	800b224 <__sflush_r+0x20>
 800b21e:	2000      	movs	r0, #0
 800b220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b224:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b226:	2e00      	cmp	r6, #0
 800b228:	d0f9      	beq.n	800b21e <__sflush_r+0x1a>
 800b22a:	2300      	movs	r3, #0
 800b22c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b230:	682f      	ldr	r7, [r5, #0]
 800b232:	602b      	str	r3, [r5, #0]
 800b234:	d032      	beq.n	800b29c <__sflush_r+0x98>
 800b236:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b238:	89a3      	ldrh	r3, [r4, #12]
 800b23a:	075a      	lsls	r2, r3, #29
 800b23c:	d505      	bpl.n	800b24a <__sflush_r+0x46>
 800b23e:	6863      	ldr	r3, [r4, #4]
 800b240:	1ac0      	subs	r0, r0, r3
 800b242:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b244:	b10b      	cbz	r3, 800b24a <__sflush_r+0x46>
 800b246:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b248:	1ac0      	subs	r0, r0, r3
 800b24a:	2300      	movs	r3, #0
 800b24c:	4602      	mov	r2, r0
 800b24e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b250:	6a21      	ldr	r1, [r4, #32]
 800b252:	4628      	mov	r0, r5
 800b254:	47b0      	blx	r6
 800b256:	1c43      	adds	r3, r0, #1
 800b258:	89a3      	ldrh	r3, [r4, #12]
 800b25a:	d106      	bne.n	800b26a <__sflush_r+0x66>
 800b25c:	6829      	ldr	r1, [r5, #0]
 800b25e:	291d      	cmp	r1, #29
 800b260:	d82c      	bhi.n	800b2bc <__sflush_r+0xb8>
 800b262:	4a2a      	ldr	r2, [pc, #168]	; (800b30c <__sflush_r+0x108>)
 800b264:	40ca      	lsrs	r2, r1
 800b266:	07d6      	lsls	r6, r2, #31
 800b268:	d528      	bpl.n	800b2bc <__sflush_r+0xb8>
 800b26a:	2200      	movs	r2, #0
 800b26c:	6062      	str	r2, [r4, #4]
 800b26e:	04d9      	lsls	r1, r3, #19
 800b270:	6922      	ldr	r2, [r4, #16]
 800b272:	6022      	str	r2, [r4, #0]
 800b274:	d504      	bpl.n	800b280 <__sflush_r+0x7c>
 800b276:	1c42      	adds	r2, r0, #1
 800b278:	d101      	bne.n	800b27e <__sflush_r+0x7a>
 800b27a:	682b      	ldr	r3, [r5, #0]
 800b27c:	b903      	cbnz	r3, 800b280 <__sflush_r+0x7c>
 800b27e:	6560      	str	r0, [r4, #84]	; 0x54
 800b280:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b282:	602f      	str	r7, [r5, #0]
 800b284:	2900      	cmp	r1, #0
 800b286:	d0ca      	beq.n	800b21e <__sflush_r+0x1a>
 800b288:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b28c:	4299      	cmp	r1, r3
 800b28e:	d002      	beq.n	800b296 <__sflush_r+0x92>
 800b290:	4628      	mov	r0, r5
 800b292:	f7ff fd79 	bl	800ad88 <_free_r>
 800b296:	2000      	movs	r0, #0
 800b298:	6360      	str	r0, [r4, #52]	; 0x34
 800b29a:	e7c1      	b.n	800b220 <__sflush_r+0x1c>
 800b29c:	6a21      	ldr	r1, [r4, #32]
 800b29e:	2301      	movs	r3, #1
 800b2a0:	4628      	mov	r0, r5
 800b2a2:	47b0      	blx	r6
 800b2a4:	1c41      	adds	r1, r0, #1
 800b2a6:	d1c7      	bne.n	800b238 <__sflush_r+0x34>
 800b2a8:	682b      	ldr	r3, [r5, #0]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d0c4      	beq.n	800b238 <__sflush_r+0x34>
 800b2ae:	2b1d      	cmp	r3, #29
 800b2b0:	d001      	beq.n	800b2b6 <__sflush_r+0xb2>
 800b2b2:	2b16      	cmp	r3, #22
 800b2b4:	d101      	bne.n	800b2ba <__sflush_r+0xb6>
 800b2b6:	602f      	str	r7, [r5, #0]
 800b2b8:	e7b1      	b.n	800b21e <__sflush_r+0x1a>
 800b2ba:	89a3      	ldrh	r3, [r4, #12]
 800b2bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2c0:	81a3      	strh	r3, [r4, #12]
 800b2c2:	e7ad      	b.n	800b220 <__sflush_r+0x1c>
 800b2c4:	690f      	ldr	r7, [r1, #16]
 800b2c6:	2f00      	cmp	r7, #0
 800b2c8:	d0a9      	beq.n	800b21e <__sflush_r+0x1a>
 800b2ca:	0793      	lsls	r3, r2, #30
 800b2cc:	680e      	ldr	r6, [r1, #0]
 800b2ce:	bf08      	it	eq
 800b2d0:	694b      	ldreq	r3, [r1, #20]
 800b2d2:	600f      	str	r7, [r1, #0]
 800b2d4:	bf18      	it	ne
 800b2d6:	2300      	movne	r3, #0
 800b2d8:	eba6 0807 	sub.w	r8, r6, r7
 800b2dc:	608b      	str	r3, [r1, #8]
 800b2de:	f1b8 0f00 	cmp.w	r8, #0
 800b2e2:	dd9c      	ble.n	800b21e <__sflush_r+0x1a>
 800b2e4:	6a21      	ldr	r1, [r4, #32]
 800b2e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b2e8:	4643      	mov	r3, r8
 800b2ea:	463a      	mov	r2, r7
 800b2ec:	4628      	mov	r0, r5
 800b2ee:	47b0      	blx	r6
 800b2f0:	2800      	cmp	r0, #0
 800b2f2:	dc06      	bgt.n	800b302 <__sflush_r+0xfe>
 800b2f4:	89a3      	ldrh	r3, [r4, #12]
 800b2f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2fa:	81a3      	strh	r3, [r4, #12]
 800b2fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b300:	e78e      	b.n	800b220 <__sflush_r+0x1c>
 800b302:	4407      	add	r7, r0
 800b304:	eba8 0800 	sub.w	r8, r8, r0
 800b308:	e7e9      	b.n	800b2de <__sflush_r+0xda>
 800b30a:	bf00      	nop
 800b30c:	20400001 	.word	0x20400001

0800b310 <_fflush_r>:
 800b310:	b538      	push	{r3, r4, r5, lr}
 800b312:	690b      	ldr	r3, [r1, #16]
 800b314:	4605      	mov	r5, r0
 800b316:	460c      	mov	r4, r1
 800b318:	b913      	cbnz	r3, 800b320 <_fflush_r+0x10>
 800b31a:	2500      	movs	r5, #0
 800b31c:	4628      	mov	r0, r5
 800b31e:	bd38      	pop	{r3, r4, r5, pc}
 800b320:	b118      	cbz	r0, 800b32a <_fflush_r+0x1a>
 800b322:	6983      	ldr	r3, [r0, #24]
 800b324:	b90b      	cbnz	r3, 800b32a <_fflush_r+0x1a>
 800b326:	f000 f887 	bl	800b438 <__sinit>
 800b32a:	4b14      	ldr	r3, [pc, #80]	; (800b37c <_fflush_r+0x6c>)
 800b32c:	429c      	cmp	r4, r3
 800b32e:	d11b      	bne.n	800b368 <_fflush_r+0x58>
 800b330:	686c      	ldr	r4, [r5, #4]
 800b332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d0ef      	beq.n	800b31a <_fflush_r+0xa>
 800b33a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b33c:	07d0      	lsls	r0, r2, #31
 800b33e:	d404      	bmi.n	800b34a <_fflush_r+0x3a>
 800b340:	0599      	lsls	r1, r3, #22
 800b342:	d402      	bmi.n	800b34a <_fflush_r+0x3a>
 800b344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b346:	f000 f915 	bl	800b574 <__retarget_lock_acquire_recursive>
 800b34a:	4628      	mov	r0, r5
 800b34c:	4621      	mov	r1, r4
 800b34e:	f7ff ff59 	bl	800b204 <__sflush_r>
 800b352:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b354:	07da      	lsls	r2, r3, #31
 800b356:	4605      	mov	r5, r0
 800b358:	d4e0      	bmi.n	800b31c <_fflush_r+0xc>
 800b35a:	89a3      	ldrh	r3, [r4, #12]
 800b35c:	059b      	lsls	r3, r3, #22
 800b35e:	d4dd      	bmi.n	800b31c <_fflush_r+0xc>
 800b360:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b362:	f000 f908 	bl	800b576 <__retarget_lock_release_recursive>
 800b366:	e7d9      	b.n	800b31c <_fflush_r+0xc>
 800b368:	4b05      	ldr	r3, [pc, #20]	; (800b380 <_fflush_r+0x70>)
 800b36a:	429c      	cmp	r4, r3
 800b36c:	d101      	bne.n	800b372 <_fflush_r+0x62>
 800b36e:	68ac      	ldr	r4, [r5, #8]
 800b370:	e7df      	b.n	800b332 <_fflush_r+0x22>
 800b372:	4b04      	ldr	r3, [pc, #16]	; (800b384 <_fflush_r+0x74>)
 800b374:	429c      	cmp	r4, r3
 800b376:	bf08      	it	eq
 800b378:	68ec      	ldreq	r4, [r5, #12]
 800b37a:	e7da      	b.n	800b332 <_fflush_r+0x22>
 800b37c:	0800c600 	.word	0x0800c600
 800b380:	0800c620 	.word	0x0800c620
 800b384:	0800c5e0 	.word	0x0800c5e0

0800b388 <std>:
 800b388:	2300      	movs	r3, #0
 800b38a:	b510      	push	{r4, lr}
 800b38c:	4604      	mov	r4, r0
 800b38e:	e9c0 3300 	strd	r3, r3, [r0]
 800b392:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b396:	6083      	str	r3, [r0, #8]
 800b398:	8181      	strh	r1, [r0, #12]
 800b39a:	6643      	str	r3, [r0, #100]	; 0x64
 800b39c:	81c2      	strh	r2, [r0, #14]
 800b39e:	6183      	str	r3, [r0, #24]
 800b3a0:	4619      	mov	r1, r3
 800b3a2:	2208      	movs	r2, #8
 800b3a4:	305c      	adds	r0, #92	; 0x5c
 800b3a6:	f7ff fce7 	bl	800ad78 <memset>
 800b3aa:	4b05      	ldr	r3, [pc, #20]	; (800b3c0 <std+0x38>)
 800b3ac:	6263      	str	r3, [r4, #36]	; 0x24
 800b3ae:	4b05      	ldr	r3, [pc, #20]	; (800b3c4 <std+0x3c>)
 800b3b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b3b2:	4b05      	ldr	r3, [pc, #20]	; (800b3c8 <std+0x40>)
 800b3b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b3b6:	4b05      	ldr	r3, [pc, #20]	; (800b3cc <std+0x44>)
 800b3b8:	6224      	str	r4, [r4, #32]
 800b3ba:	6323      	str	r3, [r4, #48]	; 0x30
 800b3bc:	bd10      	pop	{r4, pc}
 800b3be:	bf00      	nop
 800b3c0:	0800bc39 	.word	0x0800bc39
 800b3c4:	0800bc5b 	.word	0x0800bc5b
 800b3c8:	0800bc93 	.word	0x0800bc93
 800b3cc:	0800bcb7 	.word	0x0800bcb7

0800b3d0 <_cleanup_r>:
 800b3d0:	4901      	ldr	r1, [pc, #4]	; (800b3d8 <_cleanup_r+0x8>)
 800b3d2:	f000 b8af 	b.w	800b534 <_fwalk_reent>
 800b3d6:	bf00      	nop
 800b3d8:	0800b311 	.word	0x0800b311

0800b3dc <__sfmoreglue>:
 800b3dc:	b570      	push	{r4, r5, r6, lr}
 800b3de:	2268      	movs	r2, #104	; 0x68
 800b3e0:	1e4d      	subs	r5, r1, #1
 800b3e2:	4355      	muls	r5, r2
 800b3e4:	460e      	mov	r6, r1
 800b3e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b3ea:	f7ff fd39 	bl	800ae60 <_malloc_r>
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	b140      	cbz	r0, 800b404 <__sfmoreglue+0x28>
 800b3f2:	2100      	movs	r1, #0
 800b3f4:	e9c0 1600 	strd	r1, r6, [r0]
 800b3f8:	300c      	adds	r0, #12
 800b3fa:	60a0      	str	r0, [r4, #8]
 800b3fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b400:	f7ff fcba 	bl	800ad78 <memset>
 800b404:	4620      	mov	r0, r4
 800b406:	bd70      	pop	{r4, r5, r6, pc}

0800b408 <__sfp_lock_acquire>:
 800b408:	4801      	ldr	r0, [pc, #4]	; (800b410 <__sfp_lock_acquire+0x8>)
 800b40a:	f000 b8b3 	b.w	800b574 <__retarget_lock_acquire_recursive>
 800b40e:	bf00      	nop
 800b410:	20000ec9 	.word	0x20000ec9

0800b414 <__sfp_lock_release>:
 800b414:	4801      	ldr	r0, [pc, #4]	; (800b41c <__sfp_lock_release+0x8>)
 800b416:	f000 b8ae 	b.w	800b576 <__retarget_lock_release_recursive>
 800b41a:	bf00      	nop
 800b41c:	20000ec9 	.word	0x20000ec9

0800b420 <__sinit_lock_acquire>:
 800b420:	4801      	ldr	r0, [pc, #4]	; (800b428 <__sinit_lock_acquire+0x8>)
 800b422:	f000 b8a7 	b.w	800b574 <__retarget_lock_acquire_recursive>
 800b426:	bf00      	nop
 800b428:	20000eca 	.word	0x20000eca

0800b42c <__sinit_lock_release>:
 800b42c:	4801      	ldr	r0, [pc, #4]	; (800b434 <__sinit_lock_release+0x8>)
 800b42e:	f000 b8a2 	b.w	800b576 <__retarget_lock_release_recursive>
 800b432:	bf00      	nop
 800b434:	20000eca 	.word	0x20000eca

0800b438 <__sinit>:
 800b438:	b510      	push	{r4, lr}
 800b43a:	4604      	mov	r4, r0
 800b43c:	f7ff fff0 	bl	800b420 <__sinit_lock_acquire>
 800b440:	69a3      	ldr	r3, [r4, #24]
 800b442:	b11b      	cbz	r3, 800b44c <__sinit+0x14>
 800b444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b448:	f7ff bff0 	b.w	800b42c <__sinit_lock_release>
 800b44c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b450:	6523      	str	r3, [r4, #80]	; 0x50
 800b452:	4b13      	ldr	r3, [pc, #76]	; (800b4a0 <__sinit+0x68>)
 800b454:	4a13      	ldr	r2, [pc, #76]	; (800b4a4 <__sinit+0x6c>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	62a2      	str	r2, [r4, #40]	; 0x28
 800b45a:	42a3      	cmp	r3, r4
 800b45c:	bf04      	itt	eq
 800b45e:	2301      	moveq	r3, #1
 800b460:	61a3      	streq	r3, [r4, #24]
 800b462:	4620      	mov	r0, r4
 800b464:	f000 f820 	bl	800b4a8 <__sfp>
 800b468:	6060      	str	r0, [r4, #4]
 800b46a:	4620      	mov	r0, r4
 800b46c:	f000 f81c 	bl	800b4a8 <__sfp>
 800b470:	60a0      	str	r0, [r4, #8]
 800b472:	4620      	mov	r0, r4
 800b474:	f000 f818 	bl	800b4a8 <__sfp>
 800b478:	2200      	movs	r2, #0
 800b47a:	60e0      	str	r0, [r4, #12]
 800b47c:	2104      	movs	r1, #4
 800b47e:	6860      	ldr	r0, [r4, #4]
 800b480:	f7ff ff82 	bl	800b388 <std>
 800b484:	68a0      	ldr	r0, [r4, #8]
 800b486:	2201      	movs	r2, #1
 800b488:	2109      	movs	r1, #9
 800b48a:	f7ff ff7d 	bl	800b388 <std>
 800b48e:	68e0      	ldr	r0, [r4, #12]
 800b490:	2202      	movs	r2, #2
 800b492:	2112      	movs	r1, #18
 800b494:	f7ff ff78 	bl	800b388 <std>
 800b498:	2301      	movs	r3, #1
 800b49a:	61a3      	str	r3, [r4, #24]
 800b49c:	e7d2      	b.n	800b444 <__sinit+0xc>
 800b49e:	bf00      	nop
 800b4a0:	0800c5dc 	.word	0x0800c5dc
 800b4a4:	0800b3d1 	.word	0x0800b3d1

0800b4a8 <__sfp>:
 800b4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4aa:	4607      	mov	r7, r0
 800b4ac:	f7ff ffac 	bl	800b408 <__sfp_lock_acquire>
 800b4b0:	4b1e      	ldr	r3, [pc, #120]	; (800b52c <__sfp+0x84>)
 800b4b2:	681e      	ldr	r6, [r3, #0]
 800b4b4:	69b3      	ldr	r3, [r6, #24]
 800b4b6:	b913      	cbnz	r3, 800b4be <__sfp+0x16>
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	f7ff ffbd 	bl	800b438 <__sinit>
 800b4be:	3648      	adds	r6, #72	; 0x48
 800b4c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b4c4:	3b01      	subs	r3, #1
 800b4c6:	d503      	bpl.n	800b4d0 <__sfp+0x28>
 800b4c8:	6833      	ldr	r3, [r6, #0]
 800b4ca:	b30b      	cbz	r3, 800b510 <__sfp+0x68>
 800b4cc:	6836      	ldr	r6, [r6, #0]
 800b4ce:	e7f7      	b.n	800b4c0 <__sfp+0x18>
 800b4d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b4d4:	b9d5      	cbnz	r5, 800b50c <__sfp+0x64>
 800b4d6:	4b16      	ldr	r3, [pc, #88]	; (800b530 <__sfp+0x88>)
 800b4d8:	60e3      	str	r3, [r4, #12]
 800b4da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b4de:	6665      	str	r5, [r4, #100]	; 0x64
 800b4e0:	f000 f847 	bl	800b572 <__retarget_lock_init_recursive>
 800b4e4:	f7ff ff96 	bl	800b414 <__sfp_lock_release>
 800b4e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b4ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b4f0:	6025      	str	r5, [r4, #0]
 800b4f2:	61a5      	str	r5, [r4, #24]
 800b4f4:	2208      	movs	r2, #8
 800b4f6:	4629      	mov	r1, r5
 800b4f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b4fc:	f7ff fc3c 	bl	800ad78 <memset>
 800b500:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b504:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b508:	4620      	mov	r0, r4
 800b50a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b50c:	3468      	adds	r4, #104	; 0x68
 800b50e:	e7d9      	b.n	800b4c4 <__sfp+0x1c>
 800b510:	2104      	movs	r1, #4
 800b512:	4638      	mov	r0, r7
 800b514:	f7ff ff62 	bl	800b3dc <__sfmoreglue>
 800b518:	4604      	mov	r4, r0
 800b51a:	6030      	str	r0, [r6, #0]
 800b51c:	2800      	cmp	r0, #0
 800b51e:	d1d5      	bne.n	800b4cc <__sfp+0x24>
 800b520:	f7ff ff78 	bl	800b414 <__sfp_lock_release>
 800b524:	230c      	movs	r3, #12
 800b526:	603b      	str	r3, [r7, #0]
 800b528:	e7ee      	b.n	800b508 <__sfp+0x60>
 800b52a:	bf00      	nop
 800b52c:	0800c5dc 	.word	0x0800c5dc
 800b530:	ffff0001 	.word	0xffff0001

0800b534 <_fwalk_reent>:
 800b534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b538:	4606      	mov	r6, r0
 800b53a:	4688      	mov	r8, r1
 800b53c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b540:	2700      	movs	r7, #0
 800b542:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b546:	f1b9 0901 	subs.w	r9, r9, #1
 800b54a:	d505      	bpl.n	800b558 <_fwalk_reent+0x24>
 800b54c:	6824      	ldr	r4, [r4, #0]
 800b54e:	2c00      	cmp	r4, #0
 800b550:	d1f7      	bne.n	800b542 <_fwalk_reent+0xe>
 800b552:	4638      	mov	r0, r7
 800b554:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b558:	89ab      	ldrh	r3, [r5, #12]
 800b55a:	2b01      	cmp	r3, #1
 800b55c:	d907      	bls.n	800b56e <_fwalk_reent+0x3a>
 800b55e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b562:	3301      	adds	r3, #1
 800b564:	d003      	beq.n	800b56e <_fwalk_reent+0x3a>
 800b566:	4629      	mov	r1, r5
 800b568:	4630      	mov	r0, r6
 800b56a:	47c0      	blx	r8
 800b56c:	4307      	orrs	r7, r0
 800b56e:	3568      	adds	r5, #104	; 0x68
 800b570:	e7e9      	b.n	800b546 <_fwalk_reent+0x12>

0800b572 <__retarget_lock_init_recursive>:
 800b572:	4770      	bx	lr

0800b574 <__retarget_lock_acquire_recursive>:
 800b574:	4770      	bx	lr

0800b576 <__retarget_lock_release_recursive>:
 800b576:	4770      	bx	lr

0800b578 <__swhatbuf_r>:
 800b578:	b570      	push	{r4, r5, r6, lr}
 800b57a:	460e      	mov	r6, r1
 800b57c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b580:	2900      	cmp	r1, #0
 800b582:	b096      	sub	sp, #88	; 0x58
 800b584:	4614      	mov	r4, r2
 800b586:	461d      	mov	r5, r3
 800b588:	da08      	bge.n	800b59c <__swhatbuf_r+0x24>
 800b58a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b58e:	2200      	movs	r2, #0
 800b590:	602a      	str	r2, [r5, #0]
 800b592:	061a      	lsls	r2, r3, #24
 800b594:	d410      	bmi.n	800b5b8 <__swhatbuf_r+0x40>
 800b596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b59a:	e00e      	b.n	800b5ba <__swhatbuf_r+0x42>
 800b59c:	466a      	mov	r2, sp
 800b59e:	f000 fbb1 	bl	800bd04 <_fstat_r>
 800b5a2:	2800      	cmp	r0, #0
 800b5a4:	dbf1      	blt.n	800b58a <__swhatbuf_r+0x12>
 800b5a6:	9a01      	ldr	r2, [sp, #4]
 800b5a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b5ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b5b0:	425a      	negs	r2, r3
 800b5b2:	415a      	adcs	r2, r3
 800b5b4:	602a      	str	r2, [r5, #0]
 800b5b6:	e7ee      	b.n	800b596 <__swhatbuf_r+0x1e>
 800b5b8:	2340      	movs	r3, #64	; 0x40
 800b5ba:	2000      	movs	r0, #0
 800b5bc:	6023      	str	r3, [r4, #0]
 800b5be:	b016      	add	sp, #88	; 0x58
 800b5c0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b5c4 <__smakebuf_r>:
 800b5c4:	898b      	ldrh	r3, [r1, #12]
 800b5c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b5c8:	079d      	lsls	r5, r3, #30
 800b5ca:	4606      	mov	r6, r0
 800b5cc:	460c      	mov	r4, r1
 800b5ce:	d507      	bpl.n	800b5e0 <__smakebuf_r+0x1c>
 800b5d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b5d4:	6023      	str	r3, [r4, #0]
 800b5d6:	6123      	str	r3, [r4, #16]
 800b5d8:	2301      	movs	r3, #1
 800b5da:	6163      	str	r3, [r4, #20]
 800b5dc:	b002      	add	sp, #8
 800b5de:	bd70      	pop	{r4, r5, r6, pc}
 800b5e0:	ab01      	add	r3, sp, #4
 800b5e2:	466a      	mov	r2, sp
 800b5e4:	f7ff ffc8 	bl	800b578 <__swhatbuf_r>
 800b5e8:	9900      	ldr	r1, [sp, #0]
 800b5ea:	4605      	mov	r5, r0
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	f7ff fc37 	bl	800ae60 <_malloc_r>
 800b5f2:	b948      	cbnz	r0, 800b608 <__smakebuf_r+0x44>
 800b5f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5f8:	059a      	lsls	r2, r3, #22
 800b5fa:	d4ef      	bmi.n	800b5dc <__smakebuf_r+0x18>
 800b5fc:	f023 0303 	bic.w	r3, r3, #3
 800b600:	f043 0302 	orr.w	r3, r3, #2
 800b604:	81a3      	strh	r3, [r4, #12]
 800b606:	e7e3      	b.n	800b5d0 <__smakebuf_r+0xc>
 800b608:	4b0d      	ldr	r3, [pc, #52]	; (800b640 <__smakebuf_r+0x7c>)
 800b60a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b60c:	89a3      	ldrh	r3, [r4, #12]
 800b60e:	6020      	str	r0, [r4, #0]
 800b610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b614:	81a3      	strh	r3, [r4, #12]
 800b616:	9b00      	ldr	r3, [sp, #0]
 800b618:	6163      	str	r3, [r4, #20]
 800b61a:	9b01      	ldr	r3, [sp, #4]
 800b61c:	6120      	str	r0, [r4, #16]
 800b61e:	b15b      	cbz	r3, 800b638 <__smakebuf_r+0x74>
 800b620:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b624:	4630      	mov	r0, r6
 800b626:	f000 fb7f 	bl	800bd28 <_isatty_r>
 800b62a:	b128      	cbz	r0, 800b638 <__smakebuf_r+0x74>
 800b62c:	89a3      	ldrh	r3, [r4, #12]
 800b62e:	f023 0303 	bic.w	r3, r3, #3
 800b632:	f043 0301 	orr.w	r3, r3, #1
 800b636:	81a3      	strh	r3, [r4, #12]
 800b638:	89a0      	ldrh	r0, [r4, #12]
 800b63a:	4305      	orrs	r5, r0
 800b63c:	81a5      	strh	r5, [r4, #12]
 800b63e:	e7cd      	b.n	800b5dc <__smakebuf_r+0x18>
 800b640:	0800b3d1 	.word	0x0800b3d1

0800b644 <__malloc_lock>:
 800b644:	4801      	ldr	r0, [pc, #4]	; (800b64c <__malloc_lock+0x8>)
 800b646:	f7ff bf95 	b.w	800b574 <__retarget_lock_acquire_recursive>
 800b64a:	bf00      	nop
 800b64c:	20000ec8 	.word	0x20000ec8

0800b650 <__malloc_unlock>:
 800b650:	4801      	ldr	r0, [pc, #4]	; (800b658 <__malloc_unlock+0x8>)
 800b652:	f7ff bf90 	b.w	800b576 <__retarget_lock_release_recursive>
 800b656:	bf00      	nop
 800b658:	20000ec8 	.word	0x20000ec8

0800b65c <__sfputc_r>:
 800b65c:	6893      	ldr	r3, [r2, #8]
 800b65e:	3b01      	subs	r3, #1
 800b660:	2b00      	cmp	r3, #0
 800b662:	b410      	push	{r4}
 800b664:	6093      	str	r3, [r2, #8]
 800b666:	da08      	bge.n	800b67a <__sfputc_r+0x1e>
 800b668:	6994      	ldr	r4, [r2, #24]
 800b66a:	42a3      	cmp	r3, r4
 800b66c:	db01      	blt.n	800b672 <__sfputc_r+0x16>
 800b66e:	290a      	cmp	r1, #10
 800b670:	d103      	bne.n	800b67a <__sfputc_r+0x1e>
 800b672:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b676:	f7ff bd05 	b.w	800b084 <__swbuf_r>
 800b67a:	6813      	ldr	r3, [r2, #0]
 800b67c:	1c58      	adds	r0, r3, #1
 800b67e:	6010      	str	r0, [r2, #0]
 800b680:	7019      	strb	r1, [r3, #0]
 800b682:	4608      	mov	r0, r1
 800b684:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b688:	4770      	bx	lr

0800b68a <__sfputs_r>:
 800b68a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b68c:	4606      	mov	r6, r0
 800b68e:	460f      	mov	r7, r1
 800b690:	4614      	mov	r4, r2
 800b692:	18d5      	adds	r5, r2, r3
 800b694:	42ac      	cmp	r4, r5
 800b696:	d101      	bne.n	800b69c <__sfputs_r+0x12>
 800b698:	2000      	movs	r0, #0
 800b69a:	e007      	b.n	800b6ac <__sfputs_r+0x22>
 800b69c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6a0:	463a      	mov	r2, r7
 800b6a2:	4630      	mov	r0, r6
 800b6a4:	f7ff ffda 	bl	800b65c <__sfputc_r>
 800b6a8:	1c43      	adds	r3, r0, #1
 800b6aa:	d1f3      	bne.n	800b694 <__sfputs_r+0xa>
 800b6ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b6b0 <_vfiprintf_r>:
 800b6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b4:	460d      	mov	r5, r1
 800b6b6:	b09d      	sub	sp, #116	; 0x74
 800b6b8:	4614      	mov	r4, r2
 800b6ba:	4698      	mov	r8, r3
 800b6bc:	4606      	mov	r6, r0
 800b6be:	b118      	cbz	r0, 800b6c8 <_vfiprintf_r+0x18>
 800b6c0:	6983      	ldr	r3, [r0, #24]
 800b6c2:	b90b      	cbnz	r3, 800b6c8 <_vfiprintf_r+0x18>
 800b6c4:	f7ff feb8 	bl	800b438 <__sinit>
 800b6c8:	4b89      	ldr	r3, [pc, #548]	; (800b8f0 <_vfiprintf_r+0x240>)
 800b6ca:	429d      	cmp	r5, r3
 800b6cc:	d11b      	bne.n	800b706 <_vfiprintf_r+0x56>
 800b6ce:	6875      	ldr	r5, [r6, #4]
 800b6d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6d2:	07d9      	lsls	r1, r3, #31
 800b6d4:	d405      	bmi.n	800b6e2 <_vfiprintf_r+0x32>
 800b6d6:	89ab      	ldrh	r3, [r5, #12]
 800b6d8:	059a      	lsls	r2, r3, #22
 800b6da:	d402      	bmi.n	800b6e2 <_vfiprintf_r+0x32>
 800b6dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6de:	f7ff ff49 	bl	800b574 <__retarget_lock_acquire_recursive>
 800b6e2:	89ab      	ldrh	r3, [r5, #12]
 800b6e4:	071b      	lsls	r3, r3, #28
 800b6e6:	d501      	bpl.n	800b6ec <_vfiprintf_r+0x3c>
 800b6e8:	692b      	ldr	r3, [r5, #16]
 800b6ea:	b9eb      	cbnz	r3, 800b728 <_vfiprintf_r+0x78>
 800b6ec:	4629      	mov	r1, r5
 800b6ee:	4630      	mov	r0, r6
 800b6f0:	f7ff fd1a 	bl	800b128 <__swsetup_r>
 800b6f4:	b1c0      	cbz	r0, 800b728 <_vfiprintf_r+0x78>
 800b6f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6f8:	07dc      	lsls	r4, r3, #31
 800b6fa:	d50e      	bpl.n	800b71a <_vfiprintf_r+0x6a>
 800b6fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b700:	b01d      	add	sp, #116	; 0x74
 800b702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b706:	4b7b      	ldr	r3, [pc, #492]	; (800b8f4 <_vfiprintf_r+0x244>)
 800b708:	429d      	cmp	r5, r3
 800b70a:	d101      	bne.n	800b710 <_vfiprintf_r+0x60>
 800b70c:	68b5      	ldr	r5, [r6, #8]
 800b70e:	e7df      	b.n	800b6d0 <_vfiprintf_r+0x20>
 800b710:	4b79      	ldr	r3, [pc, #484]	; (800b8f8 <_vfiprintf_r+0x248>)
 800b712:	429d      	cmp	r5, r3
 800b714:	bf08      	it	eq
 800b716:	68f5      	ldreq	r5, [r6, #12]
 800b718:	e7da      	b.n	800b6d0 <_vfiprintf_r+0x20>
 800b71a:	89ab      	ldrh	r3, [r5, #12]
 800b71c:	0598      	lsls	r0, r3, #22
 800b71e:	d4ed      	bmi.n	800b6fc <_vfiprintf_r+0x4c>
 800b720:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b722:	f7ff ff28 	bl	800b576 <__retarget_lock_release_recursive>
 800b726:	e7e9      	b.n	800b6fc <_vfiprintf_r+0x4c>
 800b728:	2300      	movs	r3, #0
 800b72a:	9309      	str	r3, [sp, #36]	; 0x24
 800b72c:	2320      	movs	r3, #32
 800b72e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b732:	f8cd 800c 	str.w	r8, [sp, #12]
 800b736:	2330      	movs	r3, #48	; 0x30
 800b738:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b8fc <_vfiprintf_r+0x24c>
 800b73c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b740:	f04f 0901 	mov.w	r9, #1
 800b744:	4623      	mov	r3, r4
 800b746:	469a      	mov	sl, r3
 800b748:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b74c:	b10a      	cbz	r2, 800b752 <_vfiprintf_r+0xa2>
 800b74e:	2a25      	cmp	r2, #37	; 0x25
 800b750:	d1f9      	bne.n	800b746 <_vfiprintf_r+0x96>
 800b752:	ebba 0b04 	subs.w	fp, sl, r4
 800b756:	d00b      	beq.n	800b770 <_vfiprintf_r+0xc0>
 800b758:	465b      	mov	r3, fp
 800b75a:	4622      	mov	r2, r4
 800b75c:	4629      	mov	r1, r5
 800b75e:	4630      	mov	r0, r6
 800b760:	f7ff ff93 	bl	800b68a <__sfputs_r>
 800b764:	3001      	adds	r0, #1
 800b766:	f000 80aa 	beq.w	800b8be <_vfiprintf_r+0x20e>
 800b76a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b76c:	445a      	add	r2, fp
 800b76e:	9209      	str	r2, [sp, #36]	; 0x24
 800b770:	f89a 3000 	ldrb.w	r3, [sl]
 800b774:	2b00      	cmp	r3, #0
 800b776:	f000 80a2 	beq.w	800b8be <_vfiprintf_r+0x20e>
 800b77a:	2300      	movs	r3, #0
 800b77c:	f04f 32ff 	mov.w	r2, #4294967295
 800b780:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b784:	f10a 0a01 	add.w	sl, sl, #1
 800b788:	9304      	str	r3, [sp, #16]
 800b78a:	9307      	str	r3, [sp, #28]
 800b78c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b790:	931a      	str	r3, [sp, #104]	; 0x68
 800b792:	4654      	mov	r4, sl
 800b794:	2205      	movs	r2, #5
 800b796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b79a:	4858      	ldr	r0, [pc, #352]	; (800b8fc <_vfiprintf_r+0x24c>)
 800b79c:	f7f4 fd28 	bl	80001f0 <memchr>
 800b7a0:	9a04      	ldr	r2, [sp, #16]
 800b7a2:	b9d8      	cbnz	r0, 800b7dc <_vfiprintf_r+0x12c>
 800b7a4:	06d1      	lsls	r1, r2, #27
 800b7a6:	bf44      	itt	mi
 800b7a8:	2320      	movmi	r3, #32
 800b7aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7ae:	0713      	lsls	r3, r2, #28
 800b7b0:	bf44      	itt	mi
 800b7b2:	232b      	movmi	r3, #43	; 0x2b
 800b7b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7b8:	f89a 3000 	ldrb.w	r3, [sl]
 800b7bc:	2b2a      	cmp	r3, #42	; 0x2a
 800b7be:	d015      	beq.n	800b7ec <_vfiprintf_r+0x13c>
 800b7c0:	9a07      	ldr	r2, [sp, #28]
 800b7c2:	4654      	mov	r4, sl
 800b7c4:	2000      	movs	r0, #0
 800b7c6:	f04f 0c0a 	mov.w	ip, #10
 800b7ca:	4621      	mov	r1, r4
 800b7cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7d0:	3b30      	subs	r3, #48	; 0x30
 800b7d2:	2b09      	cmp	r3, #9
 800b7d4:	d94e      	bls.n	800b874 <_vfiprintf_r+0x1c4>
 800b7d6:	b1b0      	cbz	r0, 800b806 <_vfiprintf_r+0x156>
 800b7d8:	9207      	str	r2, [sp, #28]
 800b7da:	e014      	b.n	800b806 <_vfiprintf_r+0x156>
 800b7dc:	eba0 0308 	sub.w	r3, r0, r8
 800b7e0:	fa09 f303 	lsl.w	r3, r9, r3
 800b7e4:	4313      	orrs	r3, r2
 800b7e6:	9304      	str	r3, [sp, #16]
 800b7e8:	46a2      	mov	sl, r4
 800b7ea:	e7d2      	b.n	800b792 <_vfiprintf_r+0xe2>
 800b7ec:	9b03      	ldr	r3, [sp, #12]
 800b7ee:	1d19      	adds	r1, r3, #4
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	9103      	str	r1, [sp, #12]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	bfbb      	ittet	lt
 800b7f8:	425b      	neglt	r3, r3
 800b7fa:	f042 0202 	orrlt.w	r2, r2, #2
 800b7fe:	9307      	strge	r3, [sp, #28]
 800b800:	9307      	strlt	r3, [sp, #28]
 800b802:	bfb8      	it	lt
 800b804:	9204      	strlt	r2, [sp, #16]
 800b806:	7823      	ldrb	r3, [r4, #0]
 800b808:	2b2e      	cmp	r3, #46	; 0x2e
 800b80a:	d10c      	bne.n	800b826 <_vfiprintf_r+0x176>
 800b80c:	7863      	ldrb	r3, [r4, #1]
 800b80e:	2b2a      	cmp	r3, #42	; 0x2a
 800b810:	d135      	bne.n	800b87e <_vfiprintf_r+0x1ce>
 800b812:	9b03      	ldr	r3, [sp, #12]
 800b814:	1d1a      	adds	r2, r3, #4
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	9203      	str	r2, [sp, #12]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	bfb8      	it	lt
 800b81e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b822:	3402      	adds	r4, #2
 800b824:	9305      	str	r3, [sp, #20]
 800b826:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b90c <_vfiprintf_r+0x25c>
 800b82a:	7821      	ldrb	r1, [r4, #0]
 800b82c:	2203      	movs	r2, #3
 800b82e:	4650      	mov	r0, sl
 800b830:	f7f4 fcde 	bl	80001f0 <memchr>
 800b834:	b140      	cbz	r0, 800b848 <_vfiprintf_r+0x198>
 800b836:	2340      	movs	r3, #64	; 0x40
 800b838:	eba0 000a 	sub.w	r0, r0, sl
 800b83c:	fa03 f000 	lsl.w	r0, r3, r0
 800b840:	9b04      	ldr	r3, [sp, #16]
 800b842:	4303      	orrs	r3, r0
 800b844:	3401      	adds	r4, #1
 800b846:	9304      	str	r3, [sp, #16]
 800b848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b84c:	482c      	ldr	r0, [pc, #176]	; (800b900 <_vfiprintf_r+0x250>)
 800b84e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b852:	2206      	movs	r2, #6
 800b854:	f7f4 fccc 	bl	80001f0 <memchr>
 800b858:	2800      	cmp	r0, #0
 800b85a:	d03f      	beq.n	800b8dc <_vfiprintf_r+0x22c>
 800b85c:	4b29      	ldr	r3, [pc, #164]	; (800b904 <_vfiprintf_r+0x254>)
 800b85e:	bb1b      	cbnz	r3, 800b8a8 <_vfiprintf_r+0x1f8>
 800b860:	9b03      	ldr	r3, [sp, #12]
 800b862:	3307      	adds	r3, #7
 800b864:	f023 0307 	bic.w	r3, r3, #7
 800b868:	3308      	adds	r3, #8
 800b86a:	9303      	str	r3, [sp, #12]
 800b86c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b86e:	443b      	add	r3, r7
 800b870:	9309      	str	r3, [sp, #36]	; 0x24
 800b872:	e767      	b.n	800b744 <_vfiprintf_r+0x94>
 800b874:	fb0c 3202 	mla	r2, ip, r2, r3
 800b878:	460c      	mov	r4, r1
 800b87a:	2001      	movs	r0, #1
 800b87c:	e7a5      	b.n	800b7ca <_vfiprintf_r+0x11a>
 800b87e:	2300      	movs	r3, #0
 800b880:	3401      	adds	r4, #1
 800b882:	9305      	str	r3, [sp, #20]
 800b884:	4619      	mov	r1, r3
 800b886:	f04f 0c0a 	mov.w	ip, #10
 800b88a:	4620      	mov	r0, r4
 800b88c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b890:	3a30      	subs	r2, #48	; 0x30
 800b892:	2a09      	cmp	r2, #9
 800b894:	d903      	bls.n	800b89e <_vfiprintf_r+0x1ee>
 800b896:	2b00      	cmp	r3, #0
 800b898:	d0c5      	beq.n	800b826 <_vfiprintf_r+0x176>
 800b89a:	9105      	str	r1, [sp, #20]
 800b89c:	e7c3      	b.n	800b826 <_vfiprintf_r+0x176>
 800b89e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8a2:	4604      	mov	r4, r0
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	e7f0      	b.n	800b88a <_vfiprintf_r+0x1da>
 800b8a8:	ab03      	add	r3, sp, #12
 800b8aa:	9300      	str	r3, [sp, #0]
 800b8ac:	462a      	mov	r2, r5
 800b8ae:	4b16      	ldr	r3, [pc, #88]	; (800b908 <_vfiprintf_r+0x258>)
 800b8b0:	a904      	add	r1, sp, #16
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	f3af 8000 	nop.w
 800b8b8:	4607      	mov	r7, r0
 800b8ba:	1c78      	adds	r0, r7, #1
 800b8bc:	d1d6      	bne.n	800b86c <_vfiprintf_r+0x1bc>
 800b8be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8c0:	07d9      	lsls	r1, r3, #31
 800b8c2:	d405      	bmi.n	800b8d0 <_vfiprintf_r+0x220>
 800b8c4:	89ab      	ldrh	r3, [r5, #12]
 800b8c6:	059a      	lsls	r2, r3, #22
 800b8c8:	d402      	bmi.n	800b8d0 <_vfiprintf_r+0x220>
 800b8ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8cc:	f7ff fe53 	bl	800b576 <__retarget_lock_release_recursive>
 800b8d0:	89ab      	ldrh	r3, [r5, #12]
 800b8d2:	065b      	lsls	r3, r3, #25
 800b8d4:	f53f af12 	bmi.w	800b6fc <_vfiprintf_r+0x4c>
 800b8d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8da:	e711      	b.n	800b700 <_vfiprintf_r+0x50>
 800b8dc:	ab03      	add	r3, sp, #12
 800b8de:	9300      	str	r3, [sp, #0]
 800b8e0:	462a      	mov	r2, r5
 800b8e2:	4b09      	ldr	r3, [pc, #36]	; (800b908 <_vfiprintf_r+0x258>)
 800b8e4:	a904      	add	r1, sp, #16
 800b8e6:	4630      	mov	r0, r6
 800b8e8:	f000 f880 	bl	800b9ec <_printf_i>
 800b8ec:	e7e4      	b.n	800b8b8 <_vfiprintf_r+0x208>
 800b8ee:	bf00      	nop
 800b8f0:	0800c600 	.word	0x0800c600
 800b8f4:	0800c620 	.word	0x0800c620
 800b8f8:	0800c5e0 	.word	0x0800c5e0
 800b8fc:	0800c640 	.word	0x0800c640
 800b900:	0800c64a 	.word	0x0800c64a
 800b904:	00000000 	.word	0x00000000
 800b908:	0800b68b 	.word	0x0800b68b
 800b90c:	0800c646 	.word	0x0800c646

0800b910 <_printf_common>:
 800b910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b914:	4616      	mov	r6, r2
 800b916:	4699      	mov	r9, r3
 800b918:	688a      	ldr	r2, [r1, #8]
 800b91a:	690b      	ldr	r3, [r1, #16]
 800b91c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b920:	4293      	cmp	r3, r2
 800b922:	bfb8      	it	lt
 800b924:	4613      	movlt	r3, r2
 800b926:	6033      	str	r3, [r6, #0]
 800b928:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b92c:	4607      	mov	r7, r0
 800b92e:	460c      	mov	r4, r1
 800b930:	b10a      	cbz	r2, 800b936 <_printf_common+0x26>
 800b932:	3301      	adds	r3, #1
 800b934:	6033      	str	r3, [r6, #0]
 800b936:	6823      	ldr	r3, [r4, #0]
 800b938:	0699      	lsls	r1, r3, #26
 800b93a:	bf42      	ittt	mi
 800b93c:	6833      	ldrmi	r3, [r6, #0]
 800b93e:	3302      	addmi	r3, #2
 800b940:	6033      	strmi	r3, [r6, #0]
 800b942:	6825      	ldr	r5, [r4, #0]
 800b944:	f015 0506 	ands.w	r5, r5, #6
 800b948:	d106      	bne.n	800b958 <_printf_common+0x48>
 800b94a:	f104 0a19 	add.w	sl, r4, #25
 800b94e:	68e3      	ldr	r3, [r4, #12]
 800b950:	6832      	ldr	r2, [r6, #0]
 800b952:	1a9b      	subs	r3, r3, r2
 800b954:	42ab      	cmp	r3, r5
 800b956:	dc26      	bgt.n	800b9a6 <_printf_common+0x96>
 800b958:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b95c:	1e13      	subs	r3, r2, #0
 800b95e:	6822      	ldr	r2, [r4, #0]
 800b960:	bf18      	it	ne
 800b962:	2301      	movne	r3, #1
 800b964:	0692      	lsls	r2, r2, #26
 800b966:	d42b      	bmi.n	800b9c0 <_printf_common+0xb0>
 800b968:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b96c:	4649      	mov	r1, r9
 800b96e:	4638      	mov	r0, r7
 800b970:	47c0      	blx	r8
 800b972:	3001      	adds	r0, #1
 800b974:	d01e      	beq.n	800b9b4 <_printf_common+0xa4>
 800b976:	6823      	ldr	r3, [r4, #0]
 800b978:	68e5      	ldr	r5, [r4, #12]
 800b97a:	6832      	ldr	r2, [r6, #0]
 800b97c:	f003 0306 	and.w	r3, r3, #6
 800b980:	2b04      	cmp	r3, #4
 800b982:	bf08      	it	eq
 800b984:	1aad      	subeq	r5, r5, r2
 800b986:	68a3      	ldr	r3, [r4, #8]
 800b988:	6922      	ldr	r2, [r4, #16]
 800b98a:	bf0c      	ite	eq
 800b98c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b990:	2500      	movne	r5, #0
 800b992:	4293      	cmp	r3, r2
 800b994:	bfc4      	itt	gt
 800b996:	1a9b      	subgt	r3, r3, r2
 800b998:	18ed      	addgt	r5, r5, r3
 800b99a:	2600      	movs	r6, #0
 800b99c:	341a      	adds	r4, #26
 800b99e:	42b5      	cmp	r5, r6
 800b9a0:	d11a      	bne.n	800b9d8 <_printf_common+0xc8>
 800b9a2:	2000      	movs	r0, #0
 800b9a4:	e008      	b.n	800b9b8 <_printf_common+0xa8>
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	4652      	mov	r2, sl
 800b9aa:	4649      	mov	r1, r9
 800b9ac:	4638      	mov	r0, r7
 800b9ae:	47c0      	blx	r8
 800b9b0:	3001      	adds	r0, #1
 800b9b2:	d103      	bne.n	800b9bc <_printf_common+0xac>
 800b9b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b9b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9bc:	3501      	adds	r5, #1
 800b9be:	e7c6      	b.n	800b94e <_printf_common+0x3e>
 800b9c0:	18e1      	adds	r1, r4, r3
 800b9c2:	1c5a      	adds	r2, r3, #1
 800b9c4:	2030      	movs	r0, #48	; 0x30
 800b9c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b9ca:	4422      	add	r2, r4
 800b9cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b9d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b9d4:	3302      	adds	r3, #2
 800b9d6:	e7c7      	b.n	800b968 <_printf_common+0x58>
 800b9d8:	2301      	movs	r3, #1
 800b9da:	4622      	mov	r2, r4
 800b9dc:	4649      	mov	r1, r9
 800b9de:	4638      	mov	r0, r7
 800b9e0:	47c0      	blx	r8
 800b9e2:	3001      	adds	r0, #1
 800b9e4:	d0e6      	beq.n	800b9b4 <_printf_common+0xa4>
 800b9e6:	3601      	adds	r6, #1
 800b9e8:	e7d9      	b.n	800b99e <_printf_common+0x8e>
	...

0800b9ec <_printf_i>:
 800b9ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9f0:	7e0f      	ldrb	r7, [r1, #24]
 800b9f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b9f4:	2f78      	cmp	r7, #120	; 0x78
 800b9f6:	4691      	mov	r9, r2
 800b9f8:	4680      	mov	r8, r0
 800b9fa:	460c      	mov	r4, r1
 800b9fc:	469a      	mov	sl, r3
 800b9fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ba02:	d807      	bhi.n	800ba14 <_printf_i+0x28>
 800ba04:	2f62      	cmp	r7, #98	; 0x62
 800ba06:	d80a      	bhi.n	800ba1e <_printf_i+0x32>
 800ba08:	2f00      	cmp	r7, #0
 800ba0a:	f000 80d8 	beq.w	800bbbe <_printf_i+0x1d2>
 800ba0e:	2f58      	cmp	r7, #88	; 0x58
 800ba10:	f000 80a3 	beq.w	800bb5a <_printf_i+0x16e>
 800ba14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba1c:	e03a      	b.n	800ba94 <_printf_i+0xa8>
 800ba1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba22:	2b15      	cmp	r3, #21
 800ba24:	d8f6      	bhi.n	800ba14 <_printf_i+0x28>
 800ba26:	a101      	add	r1, pc, #4	; (adr r1, 800ba2c <_printf_i+0x40>)
 800ba28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba2c:	0800ba85 	.word	0x0800ba85
 800ba30:	0800ba99 	.word	0x0800ba99
 800ba34:	0800ba15 	.word	0x0800ba15
 800ba38:	0800ba15 	.word	0x0800ba15
 800ba3c:	0800ba15 	.word	0x0800ba15
 800ba40:	0800ba15 	.word	0x0800ba15
 800ba44:	0800ba99 	.word	0x0800ba99
 800ba48:	0800ba15 	.word	0x0800ba15
 800ba4c:	0800ba15 	.word	0x0800ba15
 800ba50:	0800ba15 	.word	0x0800ba15
 800ba54:	0800ba15 	.word	0x0800ba15
 800ba58:	0800bba5 	.word	0x0800bba5
 800ba5c:	0800bac9 	.word	0x0800bac9
 800ba60:	0800bb87 	.word	0x0800bb87
 800ba64:	0800ba15 	.word	0x0800ba15
 800ba68:	0800ba15 	.word	0x0800ba15
 800ba6c:	0800bbc7 	.word	0x0800bbc7
 800ba70:	0800ba15 	.word	0x0800ba15
 800ba74:	0800bac9 	.word	0x0800bac9
 800ba78:	0800ba15 	.word	0x0800ba15
 800ba7c:	0800ba15 	.word	0x0800ba15
 800ba80:	0800bb8f 	.word	0x0800bb8f
 800ba84:	682b      	ldr	r3, [r5, #0]
 800ba86:	1d1a      	adds	r2, r3, #4
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	602a      	str	r2, [r5, #0]
 800ba8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba94:	2301      	movs	r3, #1
 800ba96:	e0a3      	b.n	800bbe0 <_printf_i+0x1f4>
 800ba98:	6820      	ldr	r0, [r4, #0]
 800ba9a:	6829      	ldr	r1, [r5, #0]
 800ba9c:	0606      	lsls	r6, r0, #24
 800ba9e:	f101 0304 	add.w	r3, r1, #4
 800baa2:	d50a      	bpl.n	800baba <_printf_i+0xce>
 800baa4:	680e      	ldr	r6, [r1, #0]
 800baa6:	602b      	str	r3, [r5, #0]
 800baa8:	2e00      	cmp	r6, #0
 800baaa:	da03      	bge.n	800bab4 <_printf_i+0xc8>
 800baac:	232d      	movs	r3, #45	; 0x2d
 800baae:	4276      	negs	r6, r6
 800bab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bab4:	485e      	ldr	r0, [pc, #376]	; (800bc30 <_printf_i+0x244>)
 800bab6:	230a      	movs	r3, #10
 800bab8:	e019      	b.n	800baee <_printf_i+0x102>
 800baba:	680e      	ldr	r6, [r1, #0]
 800babc:	602b      	str	r3, [r5, #0]
 800babe:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bac2:	bf18      	it	ne
 800bac4:	b236      	sxthne	r6, r6
 800bac6:	e7ef      	b.n	800baa8 <_printf_i+0xbc>
 800bac8:	682b      	ldr	r3, [r5, #0]
 800baca:	6820      	ldr	r0, [r4, #0]
 800bacc:	1d19      	adds	r1, r3, #4
 800bace:	6029      	str	r1, [r5, #0]
 800bad0:	0601      	lsls	r1, r0, #24
 800bad2:	d501      	bpl.n	800bad8 <_printf_i+0xec>
 800bad4:	681e      	ldr	r6, [r3, #0]
 800bad6:	e002      	b.n	800bade <_printf_i+0xf2>
 800bad8:	0646      	lsls	r6, r0, #25
 800bada:	d5fb      	bpl.n	800bad4 <_printf_i+0xe8>
 800badc:	881e      	ldrh	r6, [r3, #0]
 800bade:	4854      	ldr	r0, [pc, #336]	; (800bc30 <_printf_i+0x244>)
 800bae0:	2f6f      	cmp	r7, #111	; 0x6f
 800bae2:	bf0c      	ite	eq
 800bae4:	2308      	moveq	r3, #8
 800bae6:	230a      	movne	r3, #10
 800bae8:	2100      	movs	r1, #0
 800baea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800baee:	6865      	ldr	r5, [r4, #4]
 800baf0:	60a5      	str	r5, [r4, #8]
 800baf2:	2d00      	cmp	r5, #0
 800baf4:	bfa2      	ittt	ge
 800baf6:	6821      	ldrge	r1, [r4, #0]
 800baf8:	f021 0104 	bicge.w	r1, r1, #4
 800bafc:	6021      	strge	r1, [r4, #0]
 800bafe:	b90e      	cbnz	r6, 800bb04 <_printf_i+0x118>
 800bb00:	2d00      	cmp	r5, #0
 800bb02:	d04d      	beq.n	800bba0 <_printf_i+0x1b4>
 800bb04:	4615      	mov	r5, r2
 800bb06:	fbb6 f1f3 	udiv	r1, r6, r3
 800bb0a:	fb03 6711 	mls	r7, r3, r1, r6
 800bb0e:	5dc7      	ldrb	r7, [r0, r7]
 800bb10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bb14:	4637      	mov	r7, r6
 800bb16:	42bb      	cmp	r3, r7
 800bb18:	460e      	mov	r6, r1
 800bb1a:	d9f4      	bls.n	800bb06 <_printf_i+0x11a>
 800bb1c:	2b08      	cmp	r3, #8
 800bb1e:	d10b      	bne.n	800bb38 <_printf_i+0x14c>
 800bb20:	6823      	ldr	r3, [r4, #0]
 800bb22:	07de      	lsls	r6, r3, #31
 800bb24:	d508      	bpl.n	800bb38 <_printf_i+0x14c>
 800bb26:	6923      	ldr	r3, [r4, #16]
 800bb28:	6861      	ldr	r1, [r4, #4]
 800bb2a:	4299      	cmp	r1, r3
 800bb2c:	bfde      	ittt	le
 800bb2e:	2330      	movle	r3, #48	; 0x30
 800bb30:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bb34:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bb38:	1b52      	subs	r2, r2, r5
 800bb3a:	6122      	str	r2, [r4, #16]
 800bb3c:	f8cd a000 	str.w	sl, [sp]
 800bb40:	464b      	mov	r3, r9
 800bb42:	aa03      	add	r2, sp, #12
 800bb44:	4621      	mov	r1, r4
 800bb46:	4640      	mov	r0, r8
 800bb48:	f7ff fee2 	bl	800b910 <_printf_common>
 800bb4c:	3001      	adds	r0, #1
 800bb4e:	d14c      	bne.n	800bbea <_printf_i+0x1fe>
 800bb50:	f04f 30ff 	mov.w	r0, #4294967295
 800bb54:	b004      	add	sp, #16
 800bb56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb5a:	4835      	ldr	r0, [pc, #212]	; (800bc30 <_printf_i+0x244>)
 800bb5c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bb60:	6829      	ldr	r1, [r5, #0]
 800bb62:	6823      	ldr	r3, [r4, #0]
 800bb64:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb68:	6029      	str	r1, [r5, #0]
 800bb6a:	061d      	lsls	r5, r3, #24
 800bb6c:	d514      	bpl.n	800bb98 <_printf_i+0x1ac>
 800bb6e:	07df      	lsls	r7, r3, #31
 800bb70:	bf44      	itt	mi
 800bb72:	f043 0320 	orrmi.w	r3, r3, #32
 800bb76:	6023      	strmi	r3, [r4, #0]
 800bb78:	b91e      	cbnz	r6, 800bb82 <_printf_i+0x196>
 800bb7a:	6823      	ldr	r3, [r4, #0]
 800bb7c:	f023 0320 	bic.w	r3, r3, #32
 800bb80:	6023      	str	r3, [r4, #0]
 800bb82:	2310      	movs	r3, #16
 800bb84:	e7b0      	b.n	800bae8 <_printf_i+0xfc>
 800bb86:	6823      	ldr	r3, [r4, #0]
 800bb88:	f043 0320 	orr.w	r3, r3, #32
 800bb8c:	6023      	str	r3, [r4, #0]
 800bb8e:	2378      	movs	r3, #120	; 0x78
 800bb90:	4828      	ldr	r0, [pc, #160]	; (800bc34 <_printf_i+0x248>)
 800bb92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bb96:	e7e3      	b.n	800bb60 <_printf_i+0x174>
 800bb98:	0659      	lsls	r1, r3, #25
 800bb9a:	bf48      	it	mi
 800bb9c:	b2b6      	uxthmi	r6, r6
 800bb9e:	e7e6      	b.n	800bb6e <_printf_i+0x182>
 800bba0:	4615      	mov	r5, r2
 800bba2:	e7bb      	b.n	800bb1c <_printf_i+0x130>
 800bba4:	682b      	ldr	r3, [r5, #0]
 800bba6:	6826      	ldr	r6, [r4, #0]
 800bba8:	6961      	ldr	r1, [r4, #20]
 800bbaa:	1d18      	adds	r0, r3, #4
 800bbac:	6028      	str	r0, [r5, #0]
 800bbae:	0635      	lsls	r5, r6, #24
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	d501      	bpl.n	800bbb8 <_printf_i+0x1cc>
 800bbb4:	6019      	str	r1, [r3, #0]
 800bbb6:	e002      	b.n	800bbbe <_printf_i+0x1d2>
 800bbb8:	0670      	lsls	r0, r6, #25
 800bbba:	d5fb      	bpl.n	800bbb4 <_printf_i+0x1c8>
 800bbbc:	8019      	strh	r1, [r3, #0]
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	6123      	str	r3, [r4, #16]
 800bbc2:	4615      	mov	r5, r2
 800bbc4:	e7ba      	b.n	800bb3c <_printf_i+0x150>
 800bbc6:	682b      	ldr	r3, [r5, #0]
 800bbc8:	1d1a      	adds	r2, r3, #4
 800bbca:	602a      	str	r2, [r5, #0]
 800bbcc:	681d      	ldr	r5, [r3, #0]
 800bbce:	6862      	ldr	r2, [r4, #4]
 800bbd0:	2100      	movs	r1, #0
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	f7f4 fb0c 	bl	80001f0 <memchr>
 800bbd8:	b108      	cbz	r0, 800bbde <_printf_i+0x1f2>
 800bbda:	1b40      	subs	r0, r0, r5
 800bbdc:	6060      	str	r0, [r4, #4]
 800bbde:	6863      	ldr	r3, [r4, #4]
 800bbe0:	6123      	str	r3, [r4, #16]
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bbe8:	e7a8      	b.n	800bb3c <_printf_i+0x150>
 800bbea:	6923      	ldr	r3, [r4, #16]
 800bbec:	462a      	mov	r2, r5
 800bbee:	4649      	mov	r1, r9
 800bbf0:	4640      	mov	r0, r8
 800bbf2:	47d0      	blx	sl
 800bbf4:	3001      	adds	r0, #1
 800bbf6:	d0ab      	beq.n	800bb50 <_printf_i+0x164>
 800bbf8:	6823      	ldr	r3, [r4, #0]
 800bbfa:	079b      	lsls	r3, r3, #30
 800bbfc:	d413      	bmi.n	800bc26 <_printf_i+0x23a>
 800bbfe:	68e0      	ldr	r0, [r4, #12]
 800bc00:	9b03      	ldr	r3, [sp, #12]
 800bc02:	4298      	cmp	r0, r3
 800bc04:	bfb8      	it	lt
 800bc06:	4618      	movlt	r0, r3
 800bc08:	e7a4      	b.n	800bb54 <_printf_i+0x168>
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	4632      	mov	r2, r6
 800bc0e:	4649      	mov	r1, r9
 800bc10:	4640      	mov	r0, r8
 800bc12:	47d0      	blx	sl
 800bc14:	3001      	adds	r0, #1
 800bc16:	d09b      	beq.n	800bb50 <_printf_i+0x164>
 800bc18:	3501      	adds	r5, #1
 800bc1a:	68e3      	ldr	r3, [r4, #12]
 800bc1c:	9903      	ldr	r1, [sp, #12]
 800bc1e:	1a5b      	subs	r3, r3, r1
 800bc20:	42ab      	cmp	r3, r5
 800bc22:	dcf2      	bgt.n	800bc0a <_printf_i+0x21e>
 800bc24:	e7eb      	b.n	800bbfe <_printf_i+0x212>
 800bc26:	2500      	movs	r5, #0
 800bc28:	f104 0619 	add.w	r6, r4, #25
 800bc2c:	e7f5      	b.n	800bc1a <_printf_i+0x22e>
 800bc2e:	bf00      	nop
 800bc30:	0800c651 	.word	0x0800c651
 800bc34:	0800c662 	.word	0x0800c662

0800bc38 <__sread>:
 800bc38:	b510      	push	{r4, lr}
 800bc3a:	460c      	mov	r4, r1
 800bc3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc40:	f000 f894 	bl	800bd6c <_read_r>
 800bc44:	2800      	cmp	r0, #0
 800bc46:	bfab      	itete	ge
 800bc48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc4a:	89a3      	ldrhlt	r3, [r4, #12]
 800bc4c:	181b      	addge	r3, r3, r0
 800bc4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc52:	bfac      	ite	ge
 800bc54:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc56:	81a3      	strhlt	r3, [r4, #12]
 800bc58:	bd10      	pop	{r4, pc}

0800bc5a <__swrite>:
 800bc5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc5e:	461f      	mov	r7, r3
 800bc60:	898b      	ldrh	r3, [r1, #12]
 800bc62:	05db      	lsls	r3, r3, #23
 800bc64:	4605      	mov	r5, r0
 800bc66:	460c      	mov	r4, r1
 800bc68:	4616      	mov	r6, r2
 800bc6a:	d505      	bpl.n	800bc78 <__swrite+0x1e>
 800bc6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc70:	2302      	movs	r3, #2
 800bc72:	2200      	movs	r2, #0
 800bc74:	f000 f868 	bl	800bd48 <_lseek_r>
 800bc78:	89a3      	ldrh	r3, [r4, #12]
 800bc7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc82:	81a3      	strh	r3, [r4, #12]
 800bc84:	4632      	mov	r2, r6
 800bc86:	463b      	mov	r3, r7
 800bc88:	4628      	mov	r0, r5
 800bc8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc8e:	f000 b817 	b.w	800bcc0 <_write_r>

0800bc92 <__sseek>:
 800bc92:	b510      	push	{r4, lr}
 800bc94:	460c      	mov	r4, r1
 800bc96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc9a:	f000 f855 	bl	800bd48 <_lseek_r>
 800bc9e:	1c43      	adds	r3, r0, #1
 800bca0:	89a3      	ldrh	r3, [r4, #12]
 800bca2:	bf15      	itete	ne
 800bca4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bca6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bcaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bcae:	81a3      	strheq	r3, [r4, #12]
 800bcb0:	bf18      	it	ne
 800bcb2:	81a3      	strhne	r3, [r4, #12]
 800bcb4:	bd10      	pop	{r4, pc}

0800bcb6 <__sclose>:
 800bcb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcba:	f000 b813 	b.w	800bce4 <_close_r>
	...

0800bcc0 <_write_r>:
 800bcc0:	b538      	push	{r3, r4, r5, lr}
 800bcc2:	4d07      	ldr	r5, [pc, #28]	; (800bce0 <_write_r+0x20>)
 800bcc4:	4604      	mov	r4, r0
 800bcc6:	4608      	mov	r0, r1
 800bcc8:	4611      	mov	r1, r2
 800bcca:	2200      	movs	r2, #0
 800bccc:	602a      	str	r2, [r5, #0]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	f7f6 fa19 	bl	8002106 <_write>
 800bcd4:	1c43      	adds	r3, r0, #1
 800bcd6:	d102      	bne.n	800bcde <_write_r+0x1e>
 800bcd8:	682b      	ldr	r3, [r5, #0]
 800bcda:	b103      	cbz	r3, 800bcde <_write_r+0x1e>
 800bcdc:	6023      	str	r3, [r4, #0]
 800bcde:	bd38      	pop	{r3, r4, r5, pc}
 800bce0:	20000ecc 	.word	0x20000ecc

0800bce4 <_close_r>:
 800bce4:	b538      	push	{r3, r4, r5, lr}
 800bce6:	4d06      	ldr	r5, [pc, #24]	; (800bd00 <_close_r+0x1c>)
 800bce8:	2300      	movs	r3, #0
 800bcea:	4604      	mov	r4, r0
 800bcec:	4608      	mov	r0, r1
 800bcee:	602b      	str	r3, [r5, #0]
 800bcf0:	f7f6 fa25 	bl	800213e <_close>
 800bcf4:	1c43      	adds	r3, r0, #1
 800bcf6:	d102      	bne.n	800bcfe <_close_r+0x1a>
 800bcf8:	682b      	ldr	r3, [r5, #0]
 800bcfa:	b103      	cbz	r3, 800bcfe <_close_r+0x1a>
 800bcfc:	6023      	str	r3, [r4, #0]
 800bcfe:	bd38      	pop	{r3, r4, r5, pc}
 800bd00:	20000ecc 	.word	0x20000ecc

0800bd04 <_fstat_r>:
 800bd04:	b538      	push	{r3, r4, r5, lr}
 800bd06:	4d07      	ldr	r5, [pc, #28]	; (800bd24 <_fstat_r+0x20>)
 800bd08:	2300      	movs	r3, #0
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	4608      	mov	r0, r1
 800bd0e:	4611      	mov	r1, r2
 800bd10:	602b      	str	r3, [r5, #0]
 800bd12:	f7f6 fa20 	bl	8002156 <_fstat>
 800bd16:	1c43      	adds	r3, r0, #1
 800bd18:	d102      	bne.n	800bd20 <_fstat_r+0x1c>
 800bd1a:	682b      	ldr	r3, [r5, #0]
 800bd1c:	b103      	cbz	r3, 800bd20 <_fstat_r+0x1c>
 800bd1e:	6023      	str	r3, [r4, #0]
 800bd20:	bd38      	pop	{r3, r4, r5, pc}
 800bd22:	bf00      	nop
 800bd24:	20000ecc 	.word	0x20000ecc

0800bd28 <_isatty_r>:
 800bd28:	b538      	push	{r3, r4, r5, lr}
 800bd2a:	4d06      	ldr	r5, [pc, #24]	; (800bd44 <_isatty_r+0x1c>)
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	4604      	mov	r4, r0
 800bd30:	4608      	mov	r0, r1
 800bd32:	602b      	str	r3, [r5, #0]
 800bd34:	f7f6 fa1f 	bl	8002176 <_isatty>
 800bd38:	1c43      	adds	r3, r0, #1
 800bd3a:	d102      	bne.n	800bd42 <_isatty_r+0x1a>
 800bd3c:	682b      	ldr	r3, [r5, #0]
 800bd3e:	b103      	cbz	r3, 800bd42 <_isatty_r+0x1a>
 800bd40:	6023      	str	r3, [r4, #0]
 800bd42:	bd38      	pop	{r3, r4, r5, pc}
 800bd44:	20000ecc 	.word	0x20000ecc

0800bd48 <_lseek_r>:
 800bd48:	b538      	push	{r3, r4, r5, lr}
 800bd4a:	4d07      	ldr	r5, [pc, #28]	; (800bd68 <_lseek_r+0x20>)
 800bd4c:	4604      	mov	r4, r0
 800bd4e:	4608      	mov	r0, r1
 800bd50:	4611      	mov	r1, r2
 800bd52:	2200      	movs	r2, #0
 800bd54:	602a      	str	r2, [r5, #0]
 800bd56:	461a      	mov	r2, r3
 800bd58:	f7f6 fa18 	bl	800218c <_lseek>
 800bd5c:	1c43      	adds	r3, r0, #1
 800bd5e:	d102      	bne.n	800bd66 <_lseek_r+0x1e>
 800bd60:	682b      	ldr	r3, [r5, #0]
 800bd62:	b103      	cbz	r3, 800bd66 <_lseek_r+0x1e>
 800bd64:	6023      	str	r3, [r4, #0]
 800bd66:	bd38      	pop	{r3, r4, r5, pc}
 800bd68:	20000ecc 	.word	0x20000ecc

0800bd6c <_read_r>:
 800bd6c:	b538      	push	{r3, r4, r5, lr}
 800bd6e:	4d07      	ldr	r5, [pc, #28]	; (800bd8c <_read_r+0x20>)
 800bd70:	4604      	mov	r4, r0
 800bd72:	4608      	mov	r0, r1
 800bd74:	4611      	mov	r1, r2
 800bd76:	2200      	movs	r2, #0
 800bd78:	602a      	str	r2, [r5, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	f7f6 f9a6 	bl	80020cc <_read>
 800bd80:	1c43      	adds	r3, r0, #1
 800bd82:	d102      	bne.n	800bd8a <_read_r+0x1e>
 800bd84:	682b      	ldr	r3, [r5, #0]
 800bd86:	b103      	cbz	r3, 800bd8a <_read_r+0x1e>
 800bd88:	6023      	str	r3, [r4, #0]
 800bd8a:	bd38      	pop	{r3, r4, r5, pc}
 800bd8c:	20000ecc 	.word	0x20000ecc

0800bd90 <_init>:
 800bd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd92:	bf00      	nop
 800bd94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd96:	bc08      	pop	{r3}
 800bd98:	469e      	mov	lr, r3
 800bd9a:	4770      	bx	lr

0800bd9c <_fini>:
 800bd9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd9e:	bf00      	nop
 800bda0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bda2:	bc08      	pop	{r3}
 800bda4:	469e      	mov	lr, r3
 800bda6:	4770      	bx	lr
