{"vcs1":{"timestamp_begin":1685118571.961740538, "rt":1.21, "ut":0.31, "st":0.18}}
{"vcselab":{"timestamp_begin":1685118573.236129282, "rt":1.38, "ut":0.27, "st":0.05}}
{"link":{"timestamp_begin":1685118574.669662165, "rt":0.60, "ut":0.27, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118571.497395937}
{"VCS_COMP_START_TIME": 1685118571.497395937}
{"VCS_COMP_END_TIME": 1685118576.626437282}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349136}}
{"stitch_vcselab": {"peak_mem": 230448}}
