
ES_Project_Digital-Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054d0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080055dc  080055dc  000065dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005618  08005618  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005618  08005618  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005618  08005618  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005618  08005618  00006618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800561c  0800561c  0000661c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005620  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000005c  0800567c  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  0800567c  00007210  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f563  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002962  00000000  00000000  000165e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  00018f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b02  00000000  00000000  00019d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018beb  00000000  00000000  0001a872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000134b7  00000000  00000000  0003345d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c1cc  00000000  00000000  00046914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2ae0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000399c  00000000  00000000  000d2b24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000d64c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080055c4 	.word	0x080055c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080055c4 	.word	0x080055c4

0800014c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800015c:	4b18      	ldr	r3, [pc, #96]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800015e:	4a19      	ldr	r2, [pc, #100]	@ (80001c4 <MX_ADC1_Init+0x78>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000162:	4b17      	ldr	r3, [pc, #92]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000164:	2200      	movs	r2, #0
 8000166:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000168:	4b15      	ldr	r3, [pc, #84]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800016a:	2200      	movs	r2, #0
 800016c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800016e:	4b14      	ldr	r3, [pc, #80]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000170:	2200      	movs	r2, #0
 8000172:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000174:	4b12      	ldr	r3, [pc, #72]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000176:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800017a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017c:	4b10      	ldr	r3, [pc, #64]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800017e:	2200      	movs	r2, #0
 8000180:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000182:	4b0f      	ldr	r3, [pc, #60]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000184:	2201      	movs	r2, #1
 8000186:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000188:	480d      	ldr	r0, [pc, #52]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800018a:	f001 ff2d 	bl	8001fe8 <HAL_ADC_Init>
 800018e:	4603      	mov	r3, r0
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000194:	f001 fcec 	bl	8001b70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000198:	2304      	movs	r3, #4
 800019a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019c:	2301      	movs	r3, #1
 800019e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a0:	2300      	movs	r3, #0
 80001a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4619      	mov	r1, r3
 80001a8:	4805      	ldr	r0, [pc, #20]	@ (80001c0 <MX_ADC1_Init+0x74>)
 80001aa:	f002 f97f 	bl	80024ac <HAL_ADC_ConfigChannel>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d001      	beq.n	80001b8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80001b4:	f001 fcdc 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80001b8:	bf00      	nop
 80001ba:	3710      	adds	r7, #16
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	20000078 	.word	0x20000078
 80001c4:	40012400 	.word	0x40012400

080001c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d0:	f107 0310 	add.w	r3, r7, #16
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a18      	ldr	r2, [pc, #96]	@ (8000244 <HAL_ADC_MspInit+0x7c>)
 80001e4:	4293      	cmp	r3, r2
 80001e6:	d129      	bne.n	800023c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80001e8:	4b17      	ldr	r3, [pc, #92]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 80001ea:	699b      	ldr	r3, [r3, #24]
 80001ec:	4a16      	ldr	r2, [pc, #88]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 80001ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80001f2:	6193      	str	r3, [r2, #24]
 80001f4:	4b14      	ldr	r3, [pc, #80]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 80001f6:	699b      	ldr	r3, [r3, #24]
 80001f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80001fc:	60fb      	str	r3, [r7, #12]
 80001fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000200:	4b11      	ldr	r3, [pc, #68]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 8000202:	699b      	ldr	r3, [r3, #24]
 8000204:	4a10      	ldr	r2, [pc, #64]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 8000206:	f043 0304 	orr.w	r3, r3, #4
 800020a:	6193      	str	r3, [r2, #24]
 800020c:	4b0e      	ldr	r3, [pc, #56]	@ (8000248 <HAL_ADC_MspInit+0x80>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	f003 0304 	and.w	r3, r3, #4
 8000214:	60bb      	str	r3, [r7, #8]
 8000216:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000218:	2310      	movs	r3, #16
 800021a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800021c:	2303      	movs	r3, #3
 800021e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	4809      	ldr	r0, [pc, #36]	@ (800024c <HAL_ADC_MspInit+0x84>)
 8000228:	f002 fc9c 	bl	8002b64 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800022c:	2200      	movs	r2, #0
 800022e:	2100      	movs	r1, #0
 8000230:	2012      	movs	r0, #18
 8000232:	f002 fbae 	bl	8002992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000236:	2012      	movs	r0, #18
 8000238:	f002 fbc7 	bl	80029ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800023c:	bf00      	nop
 800023e:	3720      	adds	r7, #32
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40012400 	.word	0x40012400
 8000248:	40021000 	.word	0x40021000
 800024c:	40010800 	.word	0x40010800

08000250 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b088      	sub	sp, #32
 8000254:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000256:	f107 0310 	add.w	r3, r7, #16
 800025a:	2200      	movs	r2, #0
 800025c:	601a      	str	r2, [r3, #0]
 800025e:	605a      	str	r2, [r3, #4]
 8000260:	609a      	str	r2, [r3, #8]
 8000262:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000264:	4b47      	ldr	r3, [pc, #284]	@ (8000384 <MX_GPIO_Init+0x134>)
 8000266:	699b      	ldr	r3, [r3, #24]
 8000268:	4a46      	ldr	r2, [pc, #280]	@ (8000384 <MX_GPIO_Init+0x134>)
 800026a:	f043 0320 	orr.w	r3, r3, #32
 800026e:	6193      	str	r3, [r2, #24]
 8000270:	4b44      	ldr	r3, [pc, #272]	@ (8000384 <MX_GPIO_Init+0x134>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	f003 0320 	and.w	r3, r3, #32
 8000278:	60fb      	str	r3, [r7, #12]
 800027a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800027c:	4b41      	ldr	r3, [pc, #260]	@ (8000384 <MX_GPIO_Init+0x134>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a40      	ldr	r2, [pc, #256]	@ (8000384 <MX_GPIO_Init+0x134>)
 8000282:	f043 0304 	orr.w	r3, r3, #4
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b3e      	ldr	r3, [pc, #248]	@ (8000384 <MX_GPIO_Init+0x134>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f003 0304 	and.w	r3, r3, #4
 8000290:	60bb      	str	r3, [r7, #8]
 8000292:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000294:	4b3b      	ldr	r3, [pc, #236]	@ (8000384 <MX_GPIO_Init+0x134>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a3a      	ldr	r2, [pc, #232]	@ (8000384 <MX_GPIO_Init+0x134>)
 800029a:	f043 0308 	orr.w	r3, r3, #8
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b38      	ldr	r3, [pc, #224]	@ (8000384 <MX_GPIO_Init+0x134>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0308 	and.w	r3, r3, #8
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|DC_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 80002ac:	2200      	movs	r2, #0
 80002ae:	210e      	movs	r1, #14
 80002b0:	4835      	ldr	r0, [pc, #212]	@ (8000388 <MX_GPIO_Init+0x138>)
 80002b2:	f002 fdf2 	bl	8002e9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|PWR_Pin, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	2103      	movs	r1, #3
 80002ba:	4834      	ldr	r0, [pc, #208]	@ (800038c <MX_GPIO_Init+0x13c>)
 80002bc:	f002 fded 	bl	8002e9a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUSY_Pin PA6 */
  GPIO_InitStruct.Pin = BUSY_Pin|GPIO_PIN_6;
 80002c0:	2341      	movs	r3, #65	@ 0x41
 80002c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002c4:	2300      	movs	r3, #0
 80002c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c8:	2300      	movs	r3, #0
 80002ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002cc:	f107 0310 	add.w	r3, r7, #16
 80002d0:	4619      	mov	r1, r3
 80002d2:	482d      	ldr	r0, [pc, #180]	@ (8000388 <MX_GPIO_Init+0x138>)
 80002d4:	f002 fc46 	bl	8002b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin DC_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|DC_Pin|SPI_CS_Pin;
 80002d8:	230e      	movs	r3, #14
 80002da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002dc:	2301      	movs	r3, #1
 80002de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e0:	2300      	movs	r3, #0
 80002e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e4:	2302      	movs	r3, #2
 80002e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002e8:	f107 0310 	add.w	r3, r7, #16
 80002ec:	4619      	mov	r1, r3
 80002ee:	4826      	ldr	r0, [pc, #152]	@ (8000388 <MX_GPIO_Init+0x138>)
 80002f0:	f002 fc38 	bl	8002b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin PWR_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|PWR_Pin;
 80002f4:	2303      	movs	r3, #3
 80002f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f8:	2301      	movs	r3, #1
 80002fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000300:	2302      	movs	r3, #2
 8000302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000304:	f107 0310 	add.w	r3, r7, #16
 8000308:	4619      	mov	r1, r3
 800030a:	4820      	ldr	r0, [pc, #128]	@ (800038c <MX_GPIO_Init+0x13c>)
 800030c:	f002 fc2a 	bl	8002b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON0_IN12_Pin BUTTON1_IN13_Pin BUTTON2_IN14_Pin BUTTON3_IN15_Pin */
  GPIO_InitStruct.Pin = BUTTON0_IN12_Pin|BUTTON1_IN13_Pin|BUTTON2_IN14_Pin|BUTTON3_IN15_Pin;
 8000310:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000316:	4b1e      	ldr	r3, [pc, #120]	@ (8000390 <MX_GPIO_Init+0x140>)
 8000318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800031a:	2302      	movs	r3, #2
 800031c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800031e:	f107 0310 	add.w	r3, r7, #16
 8000322:	4619      	mov	r1, r3
 8000324:	4819      	ldr	r0, [pc, #100]	@ (800038c <MX_GPIO_Init+0x13c>)
 8000326:	f002 fc1d 	bl	8002b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON4_IN8_Pin */
  GPIO_InitStruct.Pin = BUTTON4_IN8_Pin;
 800032a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800032e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000330:	4b17      	ldr	r3, [pc, #92]	@ (8000390 <MX_GPIO_Init+0x140>)
 8000332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000334:	2302      	movs	r3, #2
 8000336:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON4_IN8_GPIO_Port, &GPIO_InitStruct);
 8000338:	f107 0310 	add.w	r3, r7, #16
 800033c:	4619      	mov	r1, r3
 800033e:	4812      	ldr	r0, [pc, #72]	@ (8000388 <MX_GPIO_Init+0x138>)
 8000340:	f002 fc10 	bl	8002b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : RTC_IN5_Pin */
  GPIO_InitStruct.Pin = RTC_IN5_Pin;
 8000344:	2320      	movs	r3, #32
 8000346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000348:	4b12      	ldr	r3, [pc, #72]	@ (8000394 <MX_GPIO_Init+0x144>)
 800034a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800034c:	2301      	movs	r3, #1
 800034e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RTC_IN5_GPIO_Port, &GPIO_InitStruct);
 8000350:	f107 0310 	add.w	r3, r7, #16
 8000354:	4619      	mov	r1, r3
 8000356:	480d      	ldr	r0, [pc, #52]	@ (800038c <MX_GPIO_Init+0x13c>)
 8000358:	f002 fc04 	bl	8002b64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800035c:	2200      	movs	r2, #0
 800035e:	2100      	movs	r1, #0
 8000360:	2017      	movs	r0, #23
 8000362:	f002 fb16 	bl	8002992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000366:	2017      	movs	r0, #23
 8000368:	f002 fb2f 	bl	80029ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800036c:	2200      	movs	r2, #0
 800036e:	2100      	movs	r1, #0
 8000370:	2028      	movs	r0, #40	@ 0x28
 8000372:	f002 fb0e 	bl	8002992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000376:	2028      	movs	r0, #40	@ 0x28
 8000378:	f002 fb27 	bl	80029ca <HAL_NVIC_EnableIRQ>

}
 800037c:	bf00      	nop
 800037e:	3720      	adds	r7, #32
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	40021000 	.word	0x40021000
 8000388:	40010800 	.word	0x40010800
 800038c:	40010c00 	.word	0x40010c00
 8000390:	10110000 	.word	0x10110000
 8000394:	10210000 	.word	0x10210000

08000398 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800039c:	4b12      	ldr	r3, [pc, #72]	@ (80003e8 <MX_I2C1_Init+0x50>)
 800039e:	4a13      	ldr	r2, [pc, #76]	@ (80003ec <MX_I2C1_Init+0x54>)
 80003a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80003a2:	4b11      	ldr	r3, [pc, #68]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003a4:	4a12      	ldr	r2, [pc, #72]	@ (80003f0 <MX_I2C1_Init+0x58>)
 80003a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80003a8:	4b0f      	ldr	r3, [pc, #60]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80003ae:	4b0e      	ldr	r3, [pc, #56]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003b4:	4b0c      	ldr	r3, [pc, #48]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80003ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003bc:	4b0a      	ldr	r3, [pc, #40]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003be:	2200      	movs	r2, #0
 80003c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80003c2:	4b09      	ldr	r3, [pc, #36]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003c8:	4b07      	ldr	r3, [pc, #28]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003ce:	4b06      	ldr	r3, [pc, #24]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003d4:	4804      	ldr	r0, [pc, #16]	@ (80003e8 <MX_I2C1_Init+0x50>)
 80003d6:	f002 fd91 	bl	8002efc <HAL_I2C_Init>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d001      	beq.n	80003e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80003e0:	f001 fbc6 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003e4:	bf00      	nop
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	200000a8 	.word	0x200000a8
 80003ec:	40005400 	.word	0x40005400
 80003f0:	00061a80 	.word	0x00061a80

080003f4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b088      	sub	sp, #32
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fc:	f107 0310 	add.w	r3, r7, #16
 8000400:	2200      	movs	r2, #0
 8000402:	601a      	str	r2, [r3, #0]
 8000404:	605a      	str	r2, [r3, #4]
 8000406:	609a      	str	r2, [r3, #8]
 8000408:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	4a15      	ldr	r2, [pc, #84]	@ (8000464 <HAL_I2C_MspInit+0x70>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d123      	bne.n	800045c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000414:	4b14      	ldr	r3, [pc, #80]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a13      	ldr	r2, [pc, #76]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 800041a:	f043 0308 	orr.w	r3, r3, #8
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b11      	ldr	r3, [pc, #68]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0308 	and.w	r3, r3, #8
 8000428:	60fb      	str	r3, [r7, #12]
 800042a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800042c:	23c0      	movs	r3, #192	@ 0xc0
 800042e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000430:	2312      	movs	r3, #18
 8000432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000434:	2303      	movs	r3, #3
 8000436:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	4619      	mov	r1, r3
 800043e:	480b      	ldr	r0, [pc, #44]	@ (800046c <HAL_I2C_MspInit+0x78>)
 8000440:	f002 fb90 	bl	8002b64 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000444:	4b08      	ldr	r3, [pc, #32]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 8000446:	69db      	ldr	r3, [r3, #28]
 8000448:	4a07      	ldr	r2, [pc, #28]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 800044a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800044e:	61d3      	str	r3, [r2, #28]
 8000450:	4b05      	ldr	r3, [pc, #20]	@ (8000468 <HAL_I2C_MspInit+0x74>)
 8000452:	69db      	ldr	r3, [r3, #28]
 8000454:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000458:	60bb      	str	r3, [r7, #8]
 800045a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800045c:	bf00      	nop
 800045e:	3720      	adds	r7, #32
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	40005400 	.word	0x40005400
 8000468:	40021000 	.word	0x40021000
 800046c:	40010c00 	.word	0x40010c00

08000470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b084      	sub	sp, #16
 8000474:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000476:	f001 fd31 	bl	8001edc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800047a:	f000 f8a7 	bl	80005cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800047e:	f7ff fee7 	bl	8000250 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000482:	f7ff ff89 	bl	8000398 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000486:	f7ff fe61 	bl	800014c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800048a:	f001 fc83 	bl	8001d94 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800048e:	f001 fb75 	bl	8001b7c <MX_SPI1_Init>
//     4, // Month: 1-12
//    25  // Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
//  );

  // Initialize RTC module (Run only once after reset the RTC).
  Time_Ctrl 
 8000492:	2300      	movs	r3, #0
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2300      	movs	r3, #0
 8000498:	9300      	str	r3, [sp, #0]
 800049a:	2300      	movs	r3, #0
 800049c:	2200      	movs	r2, #0
 800049e:	2100      	movs	r1, #0
 80004a0:	2000      	movs	r0, #0
 80004a2:	f000 f9d3 	bl	800084c <Time_Ctrl>
     0, // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
     0  // Select: 1 = day of week, 0 = date of month
  );   

  // Initially retrieve the time values from the RTC module
  Time_Get(&time_get_data);
 80004a6:	483c      	ldr	r0, [pc, #240]	@ (8000598 <main+0x128>)
 80004a8:	f000 f97c 	bl	80007a4 <Time_Get>
  //   false, // true = ON, false = OFF 
  //    1     // Slot number of the alarm in the EEPROM module (0-9)
  // );  

  // Initially retrieve the alarm slot pointer data from the EEPROM module
  Alarm_Slot_Pointer_Get();
 80004ac:	f000 fb8e 	bl	8000bcc <Alarm_Slot_Pointer_Get>

  // Initially retrieve the alarm values from the EEPROM module and send to system memory
  for (int i = 0; i < alarm_slot_ptr; i++)
 80004b0:	2300      	movs	r3, #0
 80004b2:	607b      	str	r3, [r7, #4]
 80004b4:	e00e      	b.n	80004d4 <main+0x64>
  {
    Alarm_Get(i, &alarm_get_data[i]);
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	b2d8      	uxtb	r0, r3
 80004ba:	687a      	ldr	r2, [r7, #4]
 80004bc:	4613      	mov	r3, r2
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	4413      	add	r3, r2
 80004c2:	005b      	lsls	r3, r3, #1
 80004c4:	4a35      	ldr	r2, [pc, #212]	@ (800059c <main+0x12c>)
 80004c6:	4413      	add	r3, r2
 80004c8:	4619      	mov	r1, r3
 80004ca:	f000 fb09 	bl	8000ae0 <Alarm_Get>
  for (int i = 0; i < alarm_slot_ptr; i++)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	3301      	adds	r3, #1
 80004d2:	607b      	str	r3, [r7, #4]
 80004d4:	4b32      	ldr	r3, [pc, #200]	@ (80005a0 <main+0x130>)
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	461a      	mov	r2, r3
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	4293      	cmp	r3, r2
 80004de:	dbea      	blt.n	80004b6 <main+0x46>
  }

  // Initialize the UART module to receive data
  //    HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
  HAL_UART_Receive_IT(&huart1, uart_rx_data, 2);
 80004e0:	2202      	movs	r2, #2
 80004e2:	4930      	ldr	r1, [pc, #192]	@ (80005a4 <main+0x134>)
 80004e4:	4830      	ldr	r0, [pc, #192]	@ (80005a8 <main+0x138>)
 80004e6:	f004 fb09 	bl	8004afc <HAL_UART_Receive_IT>

  // Initialize the ADC module to monitor battery voltage
  //    HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc);
  HAL_ADC_Start_IT(&hadc1);
 80004ea:	4830      	ldr	r0, [pc, #192]	@ (80005ac <main+0x13c>)
 80004ec:	f001 fe54 	bl	8002198 <HAL_ADC_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Call the button debounce handler for each button
    Button_Handle();
 80004f0:	f000 fc84 	bl	8000dfc <Button_Handle>
    // int a;
    // a = 1;
    // TIME_DATA time_get;

    // Check if the RTC Interrupt Flag is set (RTC Interrupt Flag) on PB4 (Activated every second)
    if (rtc_int_flag)
 80004f4:	4b2e      	ldr	r3, [pc, #184]	@ (80005b0 <main+0x140>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d03a      	beq.n	8000574 <main+0x104>
    {
      // Retrieve the time values from the RTC module
      Time_Get(&time_get_data);
 80004fe:	4826      	ldr	r0, [pc, #152]	@ (8000598 <main+0x128>)
 8000500:	f000 f950 	bl	80007a4 <Time_Get>
      
      // Check the alarms
      //   void Alarm_Check (volatile TIME_DATA *time_get_data)
      Alarm_Check(&time_get_data);
 8000504:	4824      	ldr	r0, [pc, #144]	@ (8000598 <main+0x128>)
 8000506:	f000 fb7b 	bl	8000c00 <Alarm_Check>

      // Debugging: Toggle the debug RTC interrupt flag for debugging purposes
      debug_rtc_int = !debug_rtc_int;
 800050a:	4b2a      	ldr	r3, [pc, #168]	@ (80005b4 <main+0x144>)
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	2b00      	cmp	r3, #0
 8000512:	bf14      	ite	ne
 8000514:	2301      	movne	r3, #1
 8000516:	2300      	moveq	r3, #0
 8000518:	b2db      	uxtb	r3, r3
 800051a:	f083 0301 	eor.w	r3, r3, #1
 800051e:	b2db      	uxtb	r3, r3
 8000520:	f003 0301 	and.w	r3, r3, #1
 8000524:	b2da      	uxtb	r2, r3
 8000526:	4b23      	ldr	r3, [pc, #140]	@ (80005b4 <main+0x144>)
 8000528:	701a      	strb	r2, [r3, #0]

      // time_get = (TIME_DATA) time_get_data;    
      // default_mode(&a, &time_get.hour, &time_get.minute, &time_get.second);

      // Check if the ADC interrupt flag is set (ADC Valid Flag)
      if (adc_valid_flag)
 800052a:	4b23      	ldr	r3, [pc, #140]	@ (80005b8 <main+0x148>)
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	b2db      	uxtb	r3, r3
 8000530:	2b00      	cmp	r3, #0
 8000532:	d01c      	beq.n	800056e <main+0xfe>
      {
        // Re-enable the ADC interrupt to continue monitoring ADC values
        HAL_ADC_Start_IT(&hadc1);
 8000534:	481d      	ldr	r0, [pc, #116]	@ (80005ac <main+0x13c>)
 8000536:	f001 fe2f 	bl	8002198 <HAL_ADC_Start_IT>

        // Delay for 100ms to allow the ADC to stabilize
        HAL_Delay(100);
 800053a:	2064      	movs	r0, #100	@ 0x64
 800053c:	f001 fd30 	bl	8001fa0 <HAL_Delay>

        // Track the battery percentage value at 5 different levels: 0, 25, 50, 75, 100
        if ((battery_percentage % 25) == 0)
 8000540:	4b1e      	ldr	r3, [pc, #120]	@ (80005bc <main+0x14c>)
 8000542:	881a      	ldrh	r2, [r3, #0]
 8000544:	4b1e      	ldr	r3, [pc, #120]	@ (80005c0 <main+0x150>)
 8000546:	fba3 1302 	umull	r1, r3, r3, r2
 800054a:	08d9      	lsrs	r1, r3, #3
 800054c:	460b      	mov	r3, r1
 800054e:	009b      	lsls	r3, r3, #2
 8000550:	440b      	add	r3, r1
 8000552:	0099      	lsls	r1, r3, #2
 8000554:	440b      	add	r3, r1
 8000556:	1ad3      	subs	r3, r2, r3
 8000558:	b29b      	uxth	r3, r3
 800055a:	2b00      	cmp	r3, #0
 800055c:	d104      	bne.n	8000568 <main+0xf8>
        {
          // Update the battery percentage value to be displayed
          system_state.battery_display = battery_percentage;
 800055e:	4b17      	ldr	r3, [pc, #92]	@ (80005bc <main+0x14c>)
 8000560:	881b      	ldrh	r3, [r3, #0]
 8000562:	b2da      	uxtb	r2, r3
 8000564:	4b17      	ldr	r3, [pc, #92]	@ (80005c4 <main+0x154>)
 8000566:	719a      	strb	r2, [r3, #6]
        }

        // Reset the ADC interrupt flag
        adc_valid_flag = false;
 8000568:	4b13      	ldr	r3, [pc, #76]	@ (80005b8 <main+0x148>)
 800056a:	2200      	movs	r2, #0
 800056c:	701a      	strb	r2, [r3, #0]
      }

      // Reset the RTC Interrupt Flag
      rtc_int_flag = false;
 800056e:	4b10      	ldr	r3, [pc, #64]	@ (80005b0 <main+0x140>)
 8000570:	2200      	movs	r2, #0
 8000572:	701a      	strb	r2, [r3, #0]
    }

    // Check if the UART interrupt flag is set (UART Receive Flag)
    if (uart_rx_flag)
 8000574:	4b14      	ldr	r3, [pc, #80]	@ (80005c8 <main+0x158>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	b2db      	uxtb	r3, r3
 800057a:	2b00      	cmp	r3, #0
 800057c:	d0b8      	beq.n	80004f0 <main+0x80>
	  {
      // Re-enable the UART interrupt to continue receiving data
      HAL_UART_Receive_IT(&huart1,uart_rx_data,2); 
 800057e:	2202      	movs	r2, #2
 8000580:	4908      	ldr	r1, [pc, #32]	@ (80005a4 <main+0x134>)
 8000582:	4809      	ldr	r0, [pc, #36]	@ (80005a8 <main+0x138>)
 8000584:	f004 faba 	bl	8004afc <HAL_UART_Receive_IT>
      
      // Delay for 100ms to allow the UART to stabilize
      HAL_Delay(100);
 8000588:	2064      	movs	r0, #100	@ 0x64
 800058a:	f001 fd09 	bl	8001fa0 <HAL_Delay>

      // Reset the UART interrupt flag
      uart_rx_flag = false;
 800058e:	4b0e      	ldr	r3, [pc, #56]	@ (80005c8 <main+0x158>)
 8000590:	2200      	movs	r2, #0
 8000592:	701a      	strb	r2, [r3, #0]
    Button_Handle();
 8000594:	e7ac      	b.n	80004f0 <main+0x80>
 8000596:	bf00      	nop
 8000598:	20000114 	.word	0x20000114
 800059c:	2000011c 	.word	0x2000011c
 80005a0:	20000158 	.word	0x20000158
 80005a4:	20000168 	.word	0x20000168
 80005a8:	200001c4 	.word	0x200001c4
 80005ac:	20000078 	.word	0x20000078
 80005b0:	20000159 	.word	0x20000159
 80005b4:	2000015b 	.word	0x2000015b
 80005b8:	20000161 	.word	0x20000161
 80005bc:	20000164 	.word	0x20000164
 80005c0:	51eb851f 	.word	0x51eb851f
 80005c4:	200000fc 	.word	0x200000fc
 80005c8:	20000166 	.word	0x20000166

080005cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b094      	sub	sp, #80	@ 0x50
 80005d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005d6:	2228      	movs	r2, #40	@ 0x28
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f004 ffc6 	bl	800556c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e0:	f107 0314 	add.w	r3, r7, #20
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005fc:	2301      	movs	r3, #1
 80005fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000600:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000606:	2300      	movs	r3, #0
 8000608:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800060a:	2301      	movs	r3, #1
 800060c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060e:	2302      	movs	r3, #2
 8000610:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000612:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000616:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000618:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800061c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000622:	4618      	mov	r0, r3
 8000624:	f003 fcd0 	bl	8003fc8 <HAL_RCC_OscConfig>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800062e:	f001 fa9f 	bl	8001b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000632:	230f      	movs	r3, #15
 8000634:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000636:	2302      	movs	r3, #2
 8000638:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800063e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000642:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2102      	movs	r1, #2
 800064e:	4618      	mov	r0, r3
 8000650:	f003 ff3c 	bl	80044cc <HAL_RCC_ClockConfig>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800065a:	f001 fa89 	bl	8001b70 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800065e:	2302      	movs	r3, #2
 8000660:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000662:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000666:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	4618      	mov	r0, r3
 800066c:	f004 f8bc 	bl	80047e8 <HAL_RCCEx_PeriphCLKConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000676:	f001 fa7b 	bl	8001b70 <Error_Handler>
  }
}
 800067a:	bf00      	nop
 800067c:	3750      	adds	r7, #80	@ 0x50
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
	...

08000684 <Dec_To_BCD>:
  * @brief  Convert a normal decimal number to Binary Coded Decimal (BCD).
  * @param  val: Decimal number to be converted.
  * @retval uint8_t: BCD representation of the input decimal number.
  */
uint8_t Dec_To_BCD(int val)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  return (uint8_t)( (val/10*16) + (val%10) );
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a0e      	ldr	r2, [pc, #56]	@ (80006c8 <Dec_To_BCD+0x44>)
 8000690:	fb82 1203 	smull	r1, r2, r2, r3
 8000694:	1092      	asrs	r2, r2, #2
 8000696:	17db      	asrs	r3, r3, #31
 8000698:	1ad3      	subs	r3, r2, r3
 800069a:	b2db      	uxtb	r3, r3
 800069c:	011b      	lsls	r3, r3, #4
 800069e:	b2d8      	uxtb	r0, r3
 80006a0:	687a      	ldr	r2, [r7, #4]
 80006a2:	4b09      	ldr	r3, [pc, #36]	@ (80006c8 <Dec_To_BCD+0x44>)
 80006a4:	fb83 1302 	smull	r1, r3, r3, r2
 80006a8:	1099      	asrs	r1, r3, #2
 80006aa:	17d3      	asrs	r3, r2, #31
 80006ac:	1ac9      	subs	r1, r1, r3
 80006ae:	460b      	mov	r3, r1
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	440b      	add	r3, r1
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	1ad1      	subs	r1, r2, r3
 80006b8:	b2cb      	uxtb	r3, r1
 80006ba:	4403      	add	r3, r0
 80006bc:	b2db      	uxtb	r3, r3
}
 80006be:	4618      	mov	r0, r3
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr
 80006c8:	66666667 	.word	0x66666667

080006cc <BCD_To_Dec>:
  * @brief  Convert a Binary Coded Decimal (BCD) value to a normal decimal number.
  * @param  val: BCD value to be converted.
  * @retval int: Decimal representation of the input BCD value.
  */
int BCD_To_Dec(uint8_t val)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	4603      	mov	r3, r0
 80006d4:	71fb      	strb	r3, [r7, #7]
  return (int)( (val/16*10) + (val%16) );
 80006d6:	79fb      	ldrb	r3, [r7, #7]
 80006d8:	091b      	lsrs	r3, r3, #4
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	461a      	mov	r2, r3
 80006de:	4613      	mov	r3, r2
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	4413      	add	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	461a      	mov	r2, r3
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4413      	add	r3, r2
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	370c      	adds	r7, #12
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bc80      	pop	{r7}
 80006f8:	4770      	bx	lr
	...

080006fc <Time_Set>:
  * @param  month: Month: 1-12
  * @param  year: Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
  * @retval None
*/
void Time_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af04      	add	r7, sp, #16
 8000702:	4604      	mov	r4, r0
 8000704:	4608      	mov	r0, r1
 8000706:	4611      	mov	r1, r2
 8000708:	461a      	mov	r2, r3
 800070a:	4623      	mov	r3, r4
 800070c:	71fb      	strb	r3, [r7, #7]
 800070e:	4603      	mov	r3, r0
 8000710:	71bb      	strb	r3, [r7, #6]
 8000712:	460b      	mov	r3, r1
 8000714:	717b      	strb	r3, [r7, #5]
 8000716:	4613      	mov	r3, r2
 8000718:	713b      	strb	r3, [r7, #4]
	// A blank array (7 slots) to contain the time values
  uint8_t setTime[7];

  // Store the time values (converted in to BCD code) into the blank array
	setTime[0] = Dec_To_BCD(sec);
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4618      	mov	r0, r3
 800071e:	f7ff ffb1 	bl	8000684 <Dec_To_BCD>
 8000722:	4603      	mov	r3, r0
 8000724:	723b      	strb	r3, [r7, #8]
	setTime[1] = Dec_To_BCD(min);
 8000726:	79bb      	ldrb	r3, [r7, #6]
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff ffab 	bl	8000684 <Dec_To_BCD>
 800072e:	4603      	mov	r3, r0
 8000730:	727b      	strb	r3, [r7, #9]
	setTime[2] = Dec_To_BCD(hour);
 8000732:	797b      	ldrb	r3, [r7, #5]
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff ffa5 	bl	8000684 <Dec_To_BCD>
 800073a:	4603      	mov	r3, r0
 800073c:	72bb      	strb	r3, [r7, #10]
	setTime[3] = Dec_To_BCD(dow);
 800073e:	793b      	ldrb	r3, [r7, #4]
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff ff9f 	bl	8000684 <Dec_To_BCD>
 8000746:	4603      	mov	r3, r0
 8000748:	72fb      	strb	r3, [r7, #11]
	setTime[4] = Dec_To_BCD(dom);
 800074a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800074e:	4618      	mov	r0, r3
 8000750:	f7ff ff98 	bl	8000684 <Dec_To_BCD>
 8000754:	4603      	mov	r3, r0
 8000756:	733b      	strb	r3, [r7, #12]
	setTime[5] = Dec_To_BCD(month);
 8000758:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff91 	bl	8000684 <Dec_To_BCD>
 8000762:	4603      	mov	r3, r0
 8000764:	737b      	strb	r3, [r7, #13]
	setTime[6] = Dec_To_BCD(year);
 8000766:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff ff8a 	bl	8000684 <Dec_To_BCD>
 8000770:	4603      	mov	r3, r0
 8000772:	73bb      	strb	r3, [r7, #14]

  // Send the array containing the time values to the RTC module through I2C interface at address 00h - 06h (size of value: 7 bytes)
  HAL_I2C_Mem_Write(DS3231_I2C, DS3231_ADDR, 0x00, 1, setTime, sizeof(setTime), 1000);
 8000774:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000778:	9302      	str	r3, [sp, #8]
 800077a:	2307      	movs	r3, #7
 800077c:	9301      	str	r3, [sp, #4]
 800077e:	f107 0308 	add.w	r3, r7, #8
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	2301      	movs	r3, #1
 8000786:	2200      	movs	r2, #0
 8000788:	21d0      	movs	r1, #208	@ 0xd0
 800078a:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <Time_Set+0xa4>)
 800078c:	f002 fcfa 	bl	8003184 <HAL_I2C_Mem_Write>

  // Delay for 1ms to allow the RTC module to process the data
  HAL_Delay(1);
 8000790:	2001      	movs	r0, #1
 8000792:	f001 fc05 	bl	8001fa0 <HAL_Delay>
}
 8000796:	bf00      	nop
 8000798:	3714      	adds	r7, #20
 800079a:	46bd      	mov	sp, r7
 800079c:	bd90      	pop	{r4, r7, pc}
 800079e:	bf00      	nop
 80007a0:	200000a8 	.word	0x200000a8

080007a4 <Time_Get>:
  * @brief  Get time from the RTC module through I2C interface.
  * @param  time_get_data: Pointer to a TIME structure to store the retrieved time values.
  * @retval None
*/
void Time_Get (volatile TIME_DATA *time_get_data)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b088      	sub	sp, #32
 80007a8:	af04      	add	r7, sp, #16
 80007aa:	6078      	str	r0, [r7, #4]
	// A blank array (7 slots) to contain the time values received from the RTC module
  uint8_t getTime[7];

  // Receive the time values from the RTC module through I2C interface, then store them into the blank array (size of value: 7 bytes)
  HAL_I2C_Mem_Read(DS3231_I2C, DS3231_ADDR, 0x00, 1, getTime, sizeof(getTime), 1000);
 80007ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007b0:	9302      	str	r3, [sp, #8]
 80007b2:	2307      	movs	r3, #7
 80007b4:	9301      	str	r3, [sp, #4]
 80007b6:	f107 0308 	add.w	r3, r7, #8
 80007ba:	9300      	str	r3, [sp, #0]
 80007bc:	2301      	movs	r3, #1
 80007be:	2200      	movs	r2, #0
 80007c0:	21d0      	movs	r1, #208	@ 0xd0
 80007c2:	4821      	ldr	r0, [pc, #132]	@ (8000848 <Time_Get+0xa4>)
 80007c4:	f002 fdd8 	bl	8003378 <HAL_I2C_Mem_Read>

  // Delay for 1ms to allow the RTC module to process the data
  HAL_Delay(1);
 80007c8:	2001      	movs	r0, #1
 80007ca:	f001 fbe9 	bl	8001fa0 <HAL_Delay>

  // Store the time values (converted from BCD code to decimal) into the time variable
	time_get_data->second       = BCD_To_Dec(getTime[0]);
 80007ce:	7a3b      	ldrb	r3, [r7, #8]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff7b 	bl	80006cc <BCD_To_Dec>
 80007d6:	4603      	mov	r3, r0
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	701a      	strb	r2, [r3, #0]
	time_get_data->minute       = BCD_To_Dec(getTime[1]);
 80007de:	7a7b      	ldrb	r3, [r7, #9]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff73 	bl	80006cc <BCD_To_Dec>
 80007e6:	4603      	mov	r3, r0
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	705a      	strb	r2, [r3, #1]
	time_get_data->hour         = BCD_To_Dec(getTime[2]);
 80007ee:	7abb      	ldrb	r3, [r7, #10]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ff6b 	bl	80006cc <BCD_To_Dec>
 80007f6:	4603      	mov	r3, r0
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	709a      	strb	r2, [r3, #2]
	time_get_data->dayofweek    = BCD_To_Dec(getTime[3]);
 80007fe:	7afb      	ldrb	r3, [r7, #11]
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ff63 	bl	80006cc <BCD_To_Dec>
 8000806:	4603      	mov	r3, r0
 8000808:	b2da      	uxtb	r2, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	70da      	strb	r2, [r3, #3]
	time_get_data->dateofmonth  = BCD_To_Dec(getTime[4]);
 800080e:	7b3b      	ldrb	r3, [r7, #12]
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff5b 	bl	80006cc <BCD_To_Dec>
 8000816:	4603      	mov	r3, r0
 8000818:	b2da      	uxtb	r2, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	711a      	strb	r2, [r3, #4]
	time_get_data->month        = BCD_To_Dec(getTime[5]);
 800081e:	7b7b      	ldrb	r3, [r7, #13]
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff53 	bl	80006cc <BCD_To_Dec>
 8000826:	4603      	mov	r3, r0
 8000828:	b2da      	uxtb	r2, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	715a      	strb	r2, [r3, #5]
	time_get_data->year         = BCD_To_Dec(getTime[6]);
 800082e:	7bbb      	ldrb	r3, [r7, #14]
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff4b 	bl	80006cc <BCD_To_Dec>
 8000836:	4603      	mov	r3, r0
 8000838:	b2da      	uxtb	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	719a      	strb	r2, [r3, #6]
}
 800083e:	bf00      	nop
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200000a8 	.word	0x200000a8

0800084c <Time_Ctrl>:
  * @param  dow_dom: Day of the week or date of the month (1-7 or 1-31).
  * @param  dy_dt: Day of week or date of month (1 = day of week, 0 = date of month, 0 = not used).
  * @retval None
*/
void Time_Ctrl (uint8_t mode, uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow_dom, bool dy_dt)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b08b      	sub	sp, #44	@ 0x2c
 8000850:	af04      	add	r7, sp, #16
 8000852:	4604      	mov	r4, r0
 8000854:	4608      	mov	r0, r1
 8000856:	4611      	mov	r1, r2
 8000858:	461a      	mov	r2, r3
 800085a:	4623      	mov	r3, r4
 800085c:	71fb      	strb	r3, [r7, #7]
 800085e:	4603      	mov	r3, r0
 8000860:	71bb      	strb	r3, [r7, #6]
 8000862:	460b      	mov	r3, r1
 8000864:	717b      	strb	r3, [r7, #5]
 8000866:	4613      	mov	r3, r2
 8000868:	713b      	strb	r3, [r7, #4]
  // A blank array (4 slots) to contain the RTC alarm settings
  uint8_t ctrlTime[4];

  // A mask bit to set the Control register in the RTC module
  //    Address 0Eh: A1IE = 1
  uint8_t ctrlAlarm = 1; 
 800086a:	2301      	movs	r3, #1
 800086c:	73fb      	strb	r3, [r7, #15]

  // A mask bit to set the alarm modes (Bit 7) in the RTC module
  uint8_t maskBit = 128;
 800086e:	2380      	movs	r3, #128	@ 0x80
 8000870:	75fb      	strb	r3, [r7, #23]

  // A mask bit for selection of [day of week] or [date of month] (Bit 6) in the RTC module
  //    If the input [day of week]/ [date of month] selection is 1, the mask bit will be 64.
  uint8_t dyDt = (dy_dt == true) ? 64 : 0;
 8000872:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <Time_Ctrl+0x32>
 800087a:	2340      	movs	r3, #64	@ 0x40
 800087c:	e000      	b.n	8000880 <Time_Ctrl+0x34>
 800087e:	2300      	movs	r3, #0
 8000880:	75bb      	strb	r3, [r7, #22]

  // Store the RTC alarm time settings (converted into BCD code) into the blank array
  ctrlTime[0] = Dec_To_BCD(sec);
 8000882:	79bb      	ldrb	r3, [r7, #6]
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff fefd 	bl	8000684 <Dec_To_BCD>
 800088a:	4603      	mov	r3, r0
 800088c:	743b      	strb	r3, [r7, #16]
	ctrlTime[1] = Dec_To_BCD(min);
 800088e:	797b      	ldrb	r3, [r7, #5]
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff fef7 	bl	8000684 <Dec_To_BCD>
 8000896:	4603      	mov	r3, r0
 8000898:	747b      	strb	r3, [r7, #17]
	ctrlTime[2] = Dec_To_BCD(hour);
 800089a:	793b      	ldrb	r3, [r7, #4]
 800089c:	4618      	mov	r0, r3
 800089e:	f7ff fef1 	bl	8000684 <Dec_To_BCD>
 80008a2:	4603      	mov	r3, r0
 80008a4:	74bb      	strb	r3, [r7, #18]
	ctrlTime[3] = Dec_To_BCD(dow_dom);
 80008a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff feea 	bl	8000684 <Dec_To_BCD>
 80008b0:	4603      	mov	r3, r0
 80008b2:	74fb      	strb	r3, [r7, #19]
  //      1    : Alarm when seconds match
  //      2    : Alarm when minutes and seconds match
  //      3    : Alarm when hours, minutes, and seconds match
  //      4    : Alarm when date, hours, minutes, and seconds match
  //      5    : Alarm when day, hours, minutes, and seconds match
  switch (mode)
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	2b05      	cmp	r3, #5
 80008b8:	d865      	bhi.n	8000986 <Time_Ctrl+0x13a>
 80008ba:	a201      	add	r2, pc, #4	@ (adr r2, 80008c0 <Time_Ctrl+0x74>)
 80008bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c0:	080008d9 	.word	0x080008d9
 80008c4:	08000903 	.word	0x08000903
 80008c8:	08000927 	.word	0x08000927
 80008cc:	08000945 	.word	0x08000945
 80008d0:	0800095d 	.word	0x0800095d
 80008d4:	0800096f 	.word	0x0800096f
  {
    case 0:
      // Alarm mask bit: A1M4:A1M1 = b1111, DY/DT = X
      ctrlTime[0] += maskBit;
 80008d8:	7c3a      	ldrb	r2, [r7, #16]
 80008da:	7dfb      	ldrb	r3, [r7, #23]
 80008dc:	4413      	add	r3, r2
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += maskBit;
 80008e2:	7c7a      	ldrb	r2, [r7, #17]
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	4413      	add	r3, r2
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += maskBit;
 80008ec:	7cba      	ldrb	r2, [r7, #18]
 80008ee:	7dfb      	ldrb	r3, [r7, #23]
 80008f0:	4413      	add	r3, r2
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += maskBit;
 80008f6:	7cfa      	ldrb	r2, [r7, #19]
 80008f8:	7dfb      	ldrb	r3, [r7, #23]
 80008fa:	4413      	add	r3, r2
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	74fb      	strb	r3, [r7, #19]
      break;
 8000900:	e04a      	b.n	8000998 <Time_Ctrl+0x14c>
    case 1:
      // Alarm mask bit: A1M4:A1M1 = b1110, DY/DT = X
      ctrlTime[0] += 0;
 8000902:	7c3b      	ldrb	r3, [r7, #16]
 8000904:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += maskBit;
 8000906:	7c7a      	ldrb	r2, [r7, #17]
 8000908:	7dfb      	ldrb	r3, [r7, #23]
 800090a:	4413      	add	r3, r2
 800090c:	b2db      	uxtb	r3, r3
 800090e:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += maskBit;
 8000910:	7cba      	ldrb	r2, [r7, #18]
 8000912:	7dfb      	ldrb	r3, [r7, #23]
 8000914:	4413      	add	r3, r2
 8000916:	b2db      	uxtb	r3, r3
 8000918:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += maskBit;
 800091a:	7cfa      	ldrb	r2, [r7, #19]
 800091c:	7dfb      	ldrb	r3, [r7, #23]
 800091e:	4413      	add	r3, r2
 8000920:	b2db      	uxtb	r3, r3
 8000922:	74fb      	strb	r3, [r7, #19]
      break;
 8000924:	e038      	b.n	8000998 <Time_Ctrl+0x14c>
    case 2:
      // Alarm mask bit: A1M4:A1M1 = b1100, DY/DT = X
      ctrlTime[0] += 0;
 8000926:	7c3b      	ldrb	r3, [r7, #16]
 8000928:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 800092a:	7c7b      	ldrb	r3, [r7, #17]
 800092c:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += maskBit;
 800092e:	7cba      	ldrb	r2, [r7, #18]
 8000930:	7dfb      	ldrb	r3, [r7, #23]
 8000932:	4413      	add	r3, r2
 8000934:	b2db      	uxtb	r3, r3
 8000936:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += maskBit;
 8000938:	7cfa      	ldrb	r2, [r7, #19]
 800093a:	7dfb      	ldrb	r3, [r7, #23]
 800093c:	4413      	add	r3, r2
 800093e:	b2db      	uxtb	r3, r3
 8000940:	74fb      	strb	r3, [r7, #19]
      break;
 8000942:	e029      	b.n	8000998 <Time_Ctrl+0x14c>
    case 3:
      // Alarm mask bit: A1M4:A1M1 = b1000, DY/DT = X
      ctrlTime[0] += 0;
 8000944:	7c3b      	ldrb	r3, [r7, #16]
 8000946:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 8000948:	7c7b      	ldrb	r3, [r7, #17]
 800094a:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += 0;
 800094c:	7cbb      	ldrb	r3, [r7, #18]
 800094e:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += maskBit;
 8000950:	7cfa      	ldrb	r2, [r7, #19]
 8000952:	7dfb      	ldrb	r3, [r7, #23]
 8000954:	4413      	add	r3, r2
 8000956:	b2db      	uxtb	r3, r3
 8000958:	74fb      	strb	r3, [r7, #19]
      break;
 800095a:	e01d      	b.n	8000998 <Time_Ctrl+0x14c>
    case 4:
      // Alarm mask bit: A1M4:A1M1 = b0000, DY/DT = 0
      ctrlTime[0] += 0;
 800095c:	7c3b      	ldrb	r3, [r7, #16]
 800095e:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 8000960:	7c7b      	ldrb	r3, [r7, #17]
 8000962:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += 0;
 8000964:	7cbb      	ldrb	r3, [r7, #18]
 8000966:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += 0;
 8000968:	7cfb      	ldrb	r3, [r7, #19]
 800096a:	74fb      	strb	r3, [r7, #19]
      break;
 800096c:	e014      	b.n	8000998 <Time_Ctrl+0x14c>
    case 5:
      // Alarm mask bit: A1M4:A1M1 = b0000, DY/DT = 1
      ctrlTime[0] += 0;
 800096e:	7c3b      	ldrb	r3, [r7, #16]
 8000970:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 8000972:	7c7b      	ldrb	r3, [r7, #17]
 8000974:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += 0;
 8000976:	7cbb      	ldrb	r3, [r7, #18]
 8000978:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += dyDt;
 800097a:	7cfa      	ldrb	r2, [r7, #19]
 800097c:	7dbb      	ldrb	r3, [r7, #22]
 800097e:	4413      	add	r3, r2
 8000980:	b2db      	uxtb	r3, r3
 8000982:	74fb      	strb	r3, [r7, #19]
      break;
 8000984:	e008      	b.n	8000998 <Time_Ctrl+0x14c>
    default:
      // Alarm mask bit: A1M4:A1M1 = b0000, DY/DT = 0
      ctrlTime[0] += 0;
 8000986:	7c3b      	ldrb	r3, [r7, #16]
 8000988:	743b      	strb	r3, [r7, #16]
      ctrlTime[1] += 0;
 800098a:	7c7b      	ldrb	r3, [r7, #17]
 800098c:	747b      	strb	r3, [r7, #17]
      ctrlTime[2] += 0;
 800098e:	7cbb      	ldrb	r3, [r7, #18]
 8000990:	74bb      	strb	r3, [r7, #18]
      ctrlTime[3] += 0;
 8000992:	7cfb      	ldrb	r3, [r7, #19]
 8000994:	74fb      	strb	r3, [r7, #19]
      break;
 8000996:	bf00      	nop
  }

  // Send the array containing the RTC alarm mode setting to the RTC module through I2C interface at address 07h - 0Ah (size of value: 4 bytes)
  HAL_I2C_Mem_Write(DS3231_I2C, DS3231_ADDR, 0x07, 1, ctrlTime, sizeof(ctrlTime), 1000);
 8000998:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800099c:	9302      	str	r3, [sp, #8]
 800099e:	2304      	movs	r3, #4
 80009a0:	9301      	str	r3, [sp, #4]
 80009a2:	f107 0310 	add.w	r3, r7, #16
 80009a6:	9300      	str	r3, [sp, #0]
 80009a8:	2301      	movs	r3, #1
 80009aa:	2207      	movs	r2, #7
 80009ac:	21d0      	movs	r1, #208	@ 0xd0
 80009ae:	480d      	ldr	r0, [pc, #52]	@ (80009e4 <Time_Ctrl+0x198>)
 80009b0:	f002 fbe8 	bl	8003184 <HAL_I2C_Mem_Write>

  // Delay for 1ms to allow the RTC module to process the data
  HAL_Delay(1);
 80009b4:	2001      	movs	r0, #1
 80009b6:	f001 faf3 	bl	8001fa0 <HAL_Delay>

  // Send the alarm control mask bits to the RTC module through I2C interface at address 0Eh (size of value: 1 byte)
  HAL_I2C_Mem_Write(DS3231_I2C, DS3231_ADDR, 0x0E, 1, &ctrlAlarm, sizeof(ctrlAlarm), 1000);
 80009ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009be:	9302      	str	r3, [sp, #8]
 80009c0:	2301      	movs	r3, #1
 80009c2:	9301      	str	r3, [sp, #4]
 80009c4:	f107 030f 	add.w	r3, r7, #15
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2301      	movs	r3, #1
 80009cc:	220e      	movs	r2, #14
 80009ce:	21d0      	movs	r1, #208	@ 0xd0
 80009d0:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <Time_Ctrl+0x198>)
 80009d2:	f002 fbd7 	bl	8003184 <HAL_I2C_Mem_Write>

  // Delay for 1ms to allow the RTC module to process the data
  HAL_Delay(1);
 80009d6:	2001      	movs	r0, #1
 80009d8:	f001 fae2 	bl	8001fa0 <HAL_Delay>
}
 80009dc:	bf00      	nop
 80009de:	371c      	adds	r7, #28
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd90      	pop	{r4, r7, pc}
 80009e4:	200000a8 	.word	0x200000a8

080009e8 <Time_Init>:
  * @param  month: Month: 1-12
  * @param  year: Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
  * @retval None
*/
void Time_Init (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b087      	sub	sp, #28
 80009ec:	af04      	add	r7, sp, #16
 80009ee:	4604      	mov	r4, r0
 80009f0:	4608      	mov	r0, r1
 80009f2:	4611      	mov	r1, r2
 80009f4:	461a      	mov	r2, r3
 80009f6:	4623      	mov	r3, r4
 80009f8:	71fb      	strb	r3, [r7, #7]
 80009fa:	4603      	mov	r3, r0
 80009fc:	71bb      	strb	r3, [r7, #6]
 80009fe:	460b      	mov	r3, r1
 8000a00:	717b      	strb	r3, [r7, #5]
 8000a02:	4613      	mov	r3, r2
 8000a04:	713b      	strb	r3, [r7, #4]
  // This function is intended for initial setup of the RTC module after a reset.
  // It should not be called repeatedly unless reinitialization is required.
  //    Time_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
  Time_Set (sec, min, hour, dow, dom, month, year);
 8000a06:	793c      	ldrb	r4, [r7, #4]
 8000a08:	797a      	ldrb	r2, [r7, #5]
 8000a0a:	79b9      	ldrb	r1, [r7, #6]
 8000a0c:	79f8      	ldrb	r0, [r7, #7]
 8000a0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a12:	9302      	str	r3, [sp, #8]
 8000a14:	7f3b      	ldrb	r3, [r7, #28]
 8000a16:	9301      	str	r3, [sp, #4]
 8000a18:	7e3b      	ldrb	r3, [r7, #24]
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	4623      	mov	r3, r4
 8000a1e:	f7ff fe6d 	bl	80006fc <Time_Set>
  //        2    : Alarm when minutes and seconds match
  //        3    : Alarm when hours, minutes, and seconds match
  //        4    : Alarm when date, hours, minutes, and seconds match
  //        5    : Alarm when day, hours, minutes, and seconds match
  //      For mode 0, the remaining input are don't-care values
  Time_Ctrl 
 8000a22:	2300      	movs	r3, #0
 8000a24:	9301      	str	r3, [sp, #4]
 8000a26:	2300      	movs	r3, #0
 8000a28:	9300      	str	r3, [sp, #0]
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2100      	movs	r1, #0
 8000a30:	2000      	movs	r0, #0
 8000a32:	f7ff ff0b 	bl	800084c <Time_Ctrl>
     0, // Minutes: 0-59
     0, // Hours: 0-23
     0, // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
     0  // Select: 1 = day of week, 0 = date of month
  );   
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd90      	pop	{r4, r7, pc}
	...

08000a40 <Alarm_Set>:
  * @param  on_off: On/ Off state of the alarm (1 = ON, 0 = OFF)
  * @param  slot: Slot number of the alarm in the EEPROM module (0-9)
  * @retval None
*/
void Alarm_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow_dom, ALARM_DY_DT_MODE dy_dt, bool on_off, uint8_t slot)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b089      	sub	sp, #36	@ 0x24
 8000a44:	af04      	add	r7, sp, #16
 8000a46:	4604      	mov	r4, r0
 8000a48:	4608      	mov	r0, r1
 8000a4a:	4611      	mov	r1, r2
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	4623      	mov	r3, r4
 8000a50:	71fb      	strb	r3, [r7, #7]
 8000a52:	4603      	mov	r3, r0
 8000a54:	71bb      	strb	r3, [r7, #6]
 8000a56:	460b      	mov	r3, r1
 8000a58:	717b      	strb	r3, [r7, #5]
 8000a5a:	4613      	mov	r3, r2
 8000a5c:	713b      	strb	r3, [r7, #4]
  // Encode the ON/OFF state of the alarm into the alarm package
  // By masking the 7th bit of the second register
  if (on_off)
 8000a5e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d002      	beq.n	8000a6c <Alarm_Set+0x2c>
  {
    sec += (1 << 7);
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	3b80      	subs	r3, #128	@ 0x80
 8000a6a:	71fb      	strb	r3, [r7, #7]
  }

  // Encode the day of week or date of month mode into the alarm package
  // By masking the 7th and 6th bits of the dow_dom variable
  switch (dy_dt)
 8000a6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	d00d      	beq.n	8000a90 <Alarm_Set+0x50>
 8000a74:	2b02      	cmp	r3, #2
 8000a76:	dc0d      	bgt.n	8000a94 <Alarm_Set+0x54>
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d005      	beq.n	8000a88 <Alarm_Set+0x48>
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d109      	bne.n	8000a94 <Alarm_Set+0x54>
  {
    // Date of the month
    case DATE_OF_MONTH_MODE:
      // Encoding: [Bit 7] = 1, [Bit 6] = 0
      dow_dom += (1 << 7);
 8000a80:	793b      	ldrb	r3, [r7, #4]
 8000a82:	3b80      	subs	r3, #128	@ 0x80
 8000a84:	713b      	strb	r3, [r7, #4]
      break;
 8000a86:	e006      	b.n	8000a96 <Alarm_Set+0x56>

    // Day of the week
    case DAY_OF_WEEK_MODE:
      // Ending: [Bit 7] = 1, [Bit 6] = 1
      dow_dom += ((1 << 7) | (1 << 6));
 8000a88:	793b      	ldrb	r3, [r7, #4]
 8000a8a:	3b40      	subs	r3, #64	@ 0x40
 8000a8c:	713b      	strb	r3, [r7, #4]
      break;
 8000a8e:	e002      	b.n	8000a96 <Alarm_Set+0x56>

    // Not used
    case NOT_USED_MODE:
      // Encoding: [Bit 7] = 0, [Bit 6] = 0
      dow_dom += 0;
      break;
 8000a90:	bf00      	nop
 8000a92:	e000      	b.n	8000a96 <Alarm_Set+0x56>

    default:
      dow_dom += 0;
      break;
 8000a94:	bf00      	nop
  }

  // Store the encoded alarm values into the blank array
  uint8_t setAlarm[4] = {sec, min, hour, dow_dom};
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	723b      	strb	r3, [r7, #8]
 8000a9a:	79bb      	ldrb	r3, [r7, #6]
 8000a9c:	727b      	strb	r3, [r7, #9]
 8000a9e:	797b      	ldrb	r3, [r7, #5]
 8000aa0:	72bb      	strb	r3, [r7, #10]
 8000aa2:	793b      	ldrb	r3, [r7, #4]
 8000aa4:	72fb      	strb	r3, [r7, #11]
  
  // Calculate the internal address of the alarm in the EEPROM module (0-8192, or 13 bits)
  // By multiplying the slot number by 4 (size of each alarm: 4 bytes)
  uint16_t address = slot * 4;
 8000aa6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	81fb      	strh	r3, [r7, #14]

  // Send the array containing the alarm values to the EEPROM module through I2C interface
  HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, address, 2, setAlarm, sizeof(setAlarm), 1000);
 8000ab0:	89fa      	ldrh	r2, [r7, #14]
 8000ab2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ab6:	9302      	str	r3, [sp, #8]
 8000ab8:	2304      	movs	r3, #4
 8000aba:	9301      	str	r3, [sp, #4]
 8000abc:	f107 0308 	add.w	r3, r7, #8
 8000ac0:	9300      	str	r3, [sp, #0]
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	21a0      	movs	r1, #160	@ 0xa0
 8000ac6:	4805      	ldr	r0, [pc, #20]	@ (8000adc <Alarm_Set+0x9c>)
 8000ac8:	f002 fb5c 	bl	8003184 <HAL_I2C_Mem_Write>

  // Delay to allow the EEPROM module to complete the Page Write operation
  HAL_Delay(5);
 8000acc:	2005      	movs	r0, #5
 8000ace:	f001 fa67 	bl	8001fa0 <HAL_Delay>
}
 8000ad2:	bf00      	nop
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd90      	pop	{r4, r7, pc}
 8000ada:	bf00      	nop
 8000adc:	200000a8 	.word	0x200000a8

08000ae0 <Alarm_Get>:
  * @param  slot: Slot number of the alarm in the EEPROM module (0-9)
  * @param  alarm_get_data: Pointer to an ALARM_DATA structure to store the retrieved alarm values
  * @retval None
*/
void Alarm_Get (uint8_t slot, volatile ALARM_DATA *alarm_get_data)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b088      	sub	sp, #32
 8000ae4:	af04      	add	r7, sp, #16
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	6039      	str	r1, [r7, #0]
 8000aea:	71fb      	strb	r3, [r7, #7]
  // Address of the alarm in the EEPROM module (0-8192, or 13 bits)
  uint16_t address = slot * 4;
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	81fb      	strh	r3, [r7, #14]

  // A blank array (4 slots) to contain the alarm values received from the EEPROM module
  uint8_t getAlarm[4];

  // Receive the alarm values from the EEPROM module through I2C interface, then store them into the blank array (size of value: 4 bytes)
  HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, address, 2, getAlarm, sizeof(getAlarm), 1000);
 8000af4:	89fa      	ldrh	r2, [r7, #14]
 8000af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000afa:	9302      	str	r3, [sp, #8]
 8000afc:	2304      	movs	r3, #4
 8000afe:	9301      	str	r3, [sp, #4]
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	2302      	movs	r3, #2
 8000b08:	21a0      	movs	r1, #160	@ 0xa0
 8000b0a:	4822      	ldr	r0, [pc, #136]	@ (8000b94 <Alarm_Get+0xb4>)
 8000b0c:	f002 fc34 	bl	8003378 <HAL_I2C_Mem_Read>

  // Delay to allow the EEPROM module to complete the Sequential Read operation
  HAL_Delay(1);
 8000b10:	2001      	movs	r0, #1
 8000b12:	f001 fa45 	bl	8001fa0 <HAL_Delay>

  // Store the alarm values into the alarm variable
  alarm_get_data->second = 0;
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
  alarm_get_data->minute = getAlarm[1];
 8000b1c:	7a7a      	ldrb	r2, [r7, #9]
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	705a      	strb	r2, [r3, #1]
  alarm_get_data->hour = getAlarm[2];
 8000b22:	7aba      	ldrb	r2, [r7, #10]
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	709a      	strb	r2, [r3, #2]
  
  if (getAlarm[3] >= (1 << 7))
 8000b28:	7afb      	ldrb	r3, [r7, #11]
 8000b2a:	b25b      	sxtb	r3, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	da18      	bge.n	8000b62 <Alarm_Get+0x82>
  {
    if ((getAlarm[3] & 0x7F) >= (1 << 6))
 8000b30:	7afb      	ldrb	r3, [r7, #11]
 8000b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d009      	beq.n	8000b4e <Alarm_Get+0x6e>
    {
      alarm_get_data->dy_dt = DAY_OF_WEEK_MODE;
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	70da      	strb	r2, [r3, #3]
      alarm_get_data->dow_dom = getAlarm[3] & 0x3F;
 8000b40:	7afb      	ldrb	r3, [r7, #11]
 8000b42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	711a      	strb	r2, [r3, #4]
 8000b4c:	e012      	b.n	8000b74 <Alarm_Get+0x94>
    }
    else 
    {
      alarm_get_data->dy_dt = DATE_OF_MONTH_MODE;
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	2201      	movs	r2, #1
 8000b52:	70da      	strb	r2, [r3, #3]
      alarm_get_data->dow_dom = getAlarm[3] & 0x7F;
 8000b54:	7afb      	ldrb	r3, [r7, #11]
 8000b56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b5a:	b2da      	uxtb	r2, r3
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	711a      	strb	r2, [r3, #4]
 8000b60:	e008      	b.n	8000b74 <Alarm_Get+0x94>
    }
  }
  else 
  {
    alarm_get_data->dy_dt = NOT_USED_MODE;
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	2202      	movs	r2, #2
 8000b66:	70da      	strb	r2, [r3, #3]
    alarm_get_data->dow_dom = getAlarm[3] & 0x7F;
 8000b68:	7afb      	ldrb	r3, [r7, #11]
 8000b6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b6e:	b2da      	uxtb	r2, r3
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	711a      	strb	r2, [r3, #4]
  }

  if (getAlarm[0] >= (1 << 7)) alarm_get_data->on_off = true;
 8000b74:	7a3b      	ldrb	r3, [r7, #8]
 8000b76:	b25b      	sxtb	r3, r3
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	da03      	bge.n	8000b84 <Alarm_Get+0xa4>
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	2201      	movs	r2, #1
 8000b80:	715a      	strb	r2, [r3, #5]
  else alarm_get_data->on_off = false;
}
 8000b82:	e002      	b.n	8000b8a <Alarm_Get+0xaa>
  else alarm_get_data->on_off = false;
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	2200      	movs	r2, #0
 8000b88:	715a      	strb	r2, [r3, #5]
}
 8000b8a:	bf00      	nop
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200000a8 	.word	0x200000a8

08000b98 <Alarm_Slot_Pointer_Set>:
/**
 * @brief Save the data of pointer for the alarm slot to EEPROM module.
  * @retval None
 */
void Alarm_Slot_Pointer_Set (void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af04      	add	r7, sp, #16
  // Write the alarm slot pointer value to the EEPROM module through I2C interface
  HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, ALARM_SLOT_PTR_ADDR, 2, &alarm_slot_ptr, sizeof(alarm_slot_ptr), 1000);
 8000b9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ba2:	9302      	str	r3, [sp, #8]
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <Alarm_Slot_Pointer_Set+0x2c>)
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	2302      	movs	r3, #2
 8000bae:	2228      	movs	r2, #40	@ 0x28
 8000bb0:	21a0      	movs	r1, #160	@ 0xa0
 8000bb2:	4805      	ldr	r0, [pc, #20]	@ (8000bc8 <Alarm_Slot_Pointer_Set+0x30>)
 8000bb4:	f002 fae6 	bl	8003184 <HAL_I2C_Mem_Write>

  // Delay to allow the EEPROM module to complete the Page Write operation
  HAL_Delay(5);
 8000bb8:	2005      	movs	r0, #5
 8000bba:	f001 f9f1 	bl	8001fa0 <HAL_Delay>
}
 8000bbe:	bf00      	nop
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000158 	.word	0x20000158
 8000bc8:	200000a8 	.word	0x200000a8

08000bcc <Alarm_Slot_Pointer_Get>:
/**
 * @brief Retrieve the data of pointer for the alarm slot from EEPROM module.
  * @retval None
 */
void Alarm_Slot_Pointer_Get (void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af04      	add	r7, sp, #16
  // Read the alarm slot pointer from the EEPROM module through I2C interface
  HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, ALARM_SLOT_PTR_ADDR, 2, &alarm_slot_ptr, sizeof(alarm_slot_ptr), 1000);
 8000bd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bd6:	9302      	str	r3, [sp, #8]
 8000bd8:	2301      	movs	r3, #1
 8000bda:	9301      	str	r3, [sp, #4]
 8000bdc:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <Alarm_Slot_Pointer_Get+0x2c>)
 8000bde:	9300      	str	r3, [sp, #0]
 8000be0:	2302      	movs	r3, #2
 8000be2:	2228      	movs	r2, #40	@ 0x28
 8000be4:	21a0      	movs	r1, #160	@ 0xa0
 8000be6:	4805      	ldr	r0, [pc, #20]	@ (8000bfc <Alarm_Slot_Pointer_Get+0x30>)
 8000be8:	f002 fbc6 	bl	8003378 <HAL_I2C_Mem_Read>

  // Delay to allow the EEPROM module to complete the Sequential Read operation
  HAL_Delay(1);
 8000bec:	2001      	movs	r0, #1
 8000bee:	f001 f9d7 	bl	8001fa0 <HAL_Delay>
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20000158 	.word	0x20000158
 8000bfc:	200000a8 	.word	0x200000a8

08000c00 <Alarm_Check>:
  * @param  time_get_data: Pointer to a TIME structure to store the current time values
  * @retval None
  * @note   This function compares the current time with all alarms stored in the EEPROM module.
*/
void Alarm_Check (volatile TIME_DATA *time_get_data)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  // A blank array to contain the alarm values retrieved from the EEPROM module
  volatile ALARM_DATA alarmCheckData = {0};
 8000c08:	f107 030c 	add.w	r3, r7, #12
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	809a      	strh	r2, [r3, #4]

  // Compare the current time with all available alarms in the EEPROM module
  for (int i = 0; i < alarm_slot_ptr; i++)
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
 8000c16:	e04e      	b.n	8000cb6 <Alarm_Check+0xb6>
  {
    // Retrieve the alarm values from the EEPROM module
    //    void Alarm_Get (uint8_t slot, ALARM_DATA *alarm_get_data)
    Alarm_Get(i, &alarmCheckData);
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	f107 020c 	add.w	r2, r7, #12
 8000c20:	4611      	mov	r1, r2
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff ff5c 	bl	8000ae0 <Alarm_Get>

    // Check if the alarm is at ON or OFF state by checking the MSB of the second register
    if (!alarmCheckData.on_off)
 8000c28:	7c7b      	ldrb	r3, [r7, #17]
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	f083 0301 	eor.w	r3, r3, #1
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d131      	bne.n	8000c9a <Alarm_Check+0x9a>
      // Skip if the alarm is OFF
      continue;
    }

    // Check if the current time matches the alarm time (day of week)
    if ((alarmCheckData.dy_dt == DAY_OF_WEEK_MODE)
 8000c36:	7bfb      	ldrb	r3, [r7, #15]
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d106      	bne.n	8000c4c <Alarm_Check+0x4c>
    &&  (alarmCheckData.dow_dom != time_get_data->dayofweek))
 8000c3e:	7c3b      	ldrb	r3, [r7, #16]
 8000c40:	b2da      	uxtb	r2, r3
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	78db      	ldrb	r3, [r3, #3]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d128      	bne.n	8000c9e <Alarm_Check+0x9e>
      // Skip if the current time does NOT match the alarm time (day of week)
      continue;
    }

    // Check if the current time matches the alarm time (date of month)
    if ((alarmCheckData.dy_dt == DATE_OF_MONTH_MODE)
 8000c4c:	7bfb      	ldrb	r3, [r7, #15]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d106      	bne.n	8000c62 <Alarm_Check+0x62>
    &&  (alarmCheckData.dow_dom != time_get_data->dateofmonth))
 8000c54:	7c3b      	ldrb	r3, [r7, #16]
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	791b      	ldrb	r3, [r3, #4]
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	d11f      	bne.n	8000ca2 <Alarm_Check+0xa2>
      // Skip if the current time does NOT match the alarm time (date of month)
      continue;
    }

    // Check if the current time matches the alarm time (hour)
    if (alarmCheckData.hour != time_get_data->hour)
 8000c62:	7bbb      	ldrb	r3, [r7, #14]
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	789b      	ldrb	r3, [r3, #2]
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d11a      	bne.n	8000ca6 <Alarm_Check+0xa6>
      // Skip if the current time does NOT match the alarm time (hour)
      continue;
    }

    // Check if the current time matches the alarm time (minute)
    if (alarmCheckData.minute != time_get_data->minute)
 8000c70:	7b7b      	ldrb	r3, [r7, #13]
 8000c72:	b2da      	uxtb	r2, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	785b      	ldrb	r3, [r3, #1]
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d115      	bne.n	8000caa <Alarm_Check+0xaa>
      // Skip if the current time does NOT match the alarm time (minute)
      continue;
    }

    // Check if the current time matches the alarm time (second)
    if (alarmCheckData.second != time_get_data->second)
 8000c7e:	7b3b      	ldrb	r3, [r7, #12]
 8000c80:	b2da      	uxtb	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d110      	bne.n	8000cae <Alarm_Check+0xae>
      // Skip if the current time does NOT match the alarm time (second)
      continue;
    }

    // Debugging: If all the above checks pass, the alarm is activated
    debug_alarm_activate_ctr++;
 8000c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ccc <Alarm_Check+0xcc>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	3301      	adds	r3, #1
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	4b0d      	ldr	r3, [pc, #52]	@ (8000ccc <Alarm_Check+0xcc>)
 8000c96:	701a      	strb	r2, [r3, #0]

    // Stop checking time matching
    // to make sure that only one alarm can be activated at a time
    break;
 8000c98:	e014      	b.n	8000cc4 <Alarm_Check+0xc4>
      continue;
 8000c9a:	bf00      	nop
 8000c9c:	e008      	b.n	8000cb0 <Alarm_Check+0xb0>
      continue;
 8000c9e:	bf00      	nop
 8000ca0:	e006      	b.n	8000cb0 <Alarm_Check+0xb0>
      continue;
 8000ca2:	bf00      	nop
 8000ca4:	e004      	b.n	8000cb0 <Alarm_Check+0xb0>
      continue;
 8000ca6:	bf00      	nop
 8000ca8:	e002      	b.n	8000cb0 <Alarm_Check+0xb0>
      continue;
 8000caa:	bf00      	nop
 8000cac:	e000      	b.n	8000cb0 <Alarm_Check+0xb0>
      continue;
 8000cae:	bf00      	nop
  for (int i = 0; i < alarm_slot_ptr; i++)
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	617b      	str	r3, [r7, #20]
 8000cb6:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <Alarm_Check+0xd0>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	461a      	mov	r2, r3
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	dbaa      	blt.n	8000c18 <Alarm_Check+0x18>
  }
}
 8000cc2:	bf00      	nop
 8000cc4:	bf00      	nop
 8000cc6:	3718      	adds	r7, #24
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	2000015a 	.word	0x2000015a
 8000cd0:	20000158 	.word	0x20000158

08000cd4 <Button_Debounce>:
  * * @param  button->hold_latch: 
  * * @param  button->start_tick: Start time of the button press event (in milliseconds).
  * @retval None
*/
void Button_Debounce(BUTTON_DATA *button)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  // Handle button state transitions and debounce logic
  switch (button->state)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	79db      	ldrb	r3, [r3, #7]
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d03d      	beq.n	8000d60 <Button_Debounce+0x8c>
 8000ce4:	2b02      	cmp	r3, #2
 8000ce6:	dc70      	bgt.n	8000dca <Button_Debounce+0xf6>
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d002      	beq.n	8000cf2 <Button_Debounce+0x1e>
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d017      	beq.n	8000d20 <Button_Debounce+0x4c>
 8000cf0:	e06b      	b.n	8000dca <Button_Debounce+0xf6>
  {
    // Initial state: Button is released (HIGH)
    case BUTTON_RELEASED:

      // Reset all flags and state variables
      button->press_flag = false;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	735a      	strb	r2, [r3, #13]
      button->hold_flag = false;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	739a      	strb	r2, [r3, #14]
      button->latch = false;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2200      	movs	r2, #0
 8000d02:	73da      	strb	r2, [r3, #15]
    
      // Check if interrupt flag is set
      if (button->int_flag) 
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	7b1b      	ldrb	r3, [r3, #12]
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d06d      	beq.n	8000dea <Button_Debounce+0x116>
      {
        // Record the start time for debounce
        button->start_tick = HAL_GetTick();
 8000d0e:	f001 f93d 	bl	8001f8c <HAL_GetTick>
 8000d12:	4602      	mov	r2, r0
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	609a      	str	r2, [r3, #8]

        // Transition to waiting state
        button->state = BUTTON_WAITING;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	71da      	strb	r2, [r3, #7]
      }
      break;
 8000d1e:	e064      	b.n	8000dea <Button_Debounce+0x116>

    // Waiting state: Button is pressed (LOW) but not yet confirmed
    case BUTTON_WAITING:
      // Check if debounce delay has passed
      if (HAL_GetTick() - button->start_tick >= (BUTTON_DEBOUNCE_DELAY + DISPLAY_DELAY)) 
 8000d20:	f001 f934 	bl	8001f8c <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	1ad3      	subs	r3, r2, r3
 8000d2c:	f240 2211 	movw	r2, #529	@ 0x211
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d95c      	bls.n	8000dee <Button_Debounce+0x11a>
      {
        // Check if button is still pressed (LOW state) after debounce delay
        if (HAL_GPIO_ReadPin(button->gpio_port, button->gpio_pin) == BUTTON_ACTIVE) 
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	889b      	ldrh	r3, [r3, #4]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4610      	mov	r0, r2
 8000d40:	f002 f894 	bl	8002e6c <HAL_GPIO_ReadPin>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d103      	bne.n	8000d52 <Button_Debounce+0x7e>
        {
          // Transition to pressed state
          button->state = BUTTON_PRESSED;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2202      	movs	r2, #2
 8000d4e:	71da      	strb	r2, [r3, #7]
          // Reset interrupt flag and return to released state
          button->int_flag = false;  
          button->state = BUTTON_RELEASED;
        }
      }
      break;
 8000d50:	e04d      	b.n	8000dee <Button_Debounce+0x11a>
          button->int_flag = false;  
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2200      	movs	r2, #0
 8000d56:	731a      	strb	r2, [r3, #12]
          button->state = BUTTON_RELEASED;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	71da      	strb	r2, [r3, #7]
      break;
 8000d5e:	e046      	b.n	8000dee <Button_Debounce+0x11a>
    
    // Pressed state: Button is pressed (LOW)
    case BUTTON_PRESSED:
      // Check if button is released (HIGH state)
      if (HAL_GPIO_ReadPin(button->gpio_port, button->gpio_pin) != BUTTON_ACTIVE) 
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	889b      	ldrh	r3, [r3, #4]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4610      	mov	r0, r2
 8000d6c:	f002 f87e 	bl	8002e6c <HAL_GPIO_ReadPin>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d013      	beq.n	8000d9e <Button_Debounce+0xca>
      {
        // Check if press duration is less than hold threshold
        if (HAL_GetTick() - button->start_tick < (BUTTON_HOLD_TH + DISPLAY_DELAY))
 8000d76:	f001 f909 	bl	8001f8c <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	f240 424b 	movw	r2, #1099	@ 0x44b
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d802      	bhi.n	8000d90 <Button_Debounce+0xbc>
        {
          // Set press flag for short press
          button->press_flag = true;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	735a      	strb	r2, [r3, #13]
        }
      
        // Reset interrupt flag and return to released state
        button->int_flag = false;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2200      	movs	r2, #0
 8000d94:	731a      	strb	r2, [r3, #12]

        //button->latch = false;
        button->state = BUTTON_RELEASED;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	71da      	strb	r2, [r3, #7]
      else if ((HAL_GetTick() - button->start_tick >= (BUTTON_HOLD_TH + DISPLAY_DELAY)) && !button->hold_flag)
      {
        // Set hold flag for long press
        button->hold_flag = true;
      }
      break;
 8000d9c:	e029      	b.n	8000df2 <Button_Debounce+0x11e>
      else if ((HAL_GetTick() - button->start_tick >= (BUTTON_HOLD_TH + DISPLAY_DELAY)) && !button->hold_flag)
 8000d9e:	f001 f8f5 	bl	8001f8c <HAL_GetTick>
 8000da2:	4602      	mov	r2, r0
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	689b      	ldr	r3, [r3, #8]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	f240 424b 	movw	r2, #1099	@ 0x44b
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d91f      	bls.n	8000df2 <Button_Debounce+0x11e>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	7b9b      	ldrb	r3, [r3, #14]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	f083 0301 	eor.w	r3, r3, #1
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d017      	beq.n	8000df2 <Button_Debounce+0x11e>
        button->hold_flag = true;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	739a      	strb	r2, [r3, #14]
      break;
 8000dc8:	e013      	b.n	8000df2 <Button_Debounce+0x11e>

    default:
      // Reset all flags and return to released state
      button->state = BUTTON_RELEASED;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	71da      	strb	r2, [r3, #7]
      button->int_flag = false;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	731a      	strb	r2, [r3, #12]
      button->press_flag = false;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	735a      	strb	r2, [r3, #13]
      button->hold_flag = false;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2200      	movs	r2, #0
 8000de0:	739a      	strb	r2, [r3, #14]
      button->latch = false;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	73da      	strb	r2, [r3, #15]
      break;
 8000de8:	e004      	b.n	8000df4 <Button_Debounce+0x120>
      break;
 8000dea:	bf00      	nop
 8000dec:	e002      	b.n	8000df4 <Button_Debounce+0x120>
      break;
 8000dee:	bf00      	nop
 8000df0:	e000      	b.n	8000df4 <Button_Debounce+0x120>
      break;
 8000df2:	bf00      	nop
  }
}
 8000df4:	bf00      	nop
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <Button_Handle>:
/**
 * @brief  Button interrupt handler function to be called in main loop
 * @retval None
 */
void Button_Handle (void) 
{
 8000dfc:	b590      	push	{r4, r7, lr}
 8000dfe:	b087      	sub	sp, #28
 8000e00:	af00      	add	r7, sp, #0
  // An empty button variable containing reset values for button pointer initiallization
  BUTTON_DATA buttonReset = {GPIOB, BUTTON0_IN12_Pin, 0, BUTTON_RELEASED, 0, false, false, false, false};
 8000e02:	4b5d      	ldr	r3, [pc, #372]	@ (8000f78 <Button_Handle+0x17c>)
 8000e04:	463c      	mov	r4, r7
 8000e06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  // Initially point to an empty button variable
  BUTTON_DATA *button = &buttonReset;
 8000e0c:	463b      	mov	r3, r7
 8000e0e:	617b      	str	r3, [r7, #20]

  // Perform button debouncing to filter out noise
  Button_Debounce(&button0);
 8000e10:	485a      	ldr	r0, [pc, #360]	@ (8000f7c <Button_Handle+0x180>)
 8000e12:	f7ff ff5f 	bl	8000cd4 <Button_Debounce>
  Button_Debounce(&button1);
 8000e16:	485a      	ldr	r0, [pc, #360]	@ (8000f80 <Button_Handle+0x184>)
 8000e18:	f7ff ff5c 	bl	8000cd4 <Button_Debounce>
  Button_Debounce(&button2);
 8000e1c:	4859      	ldr	r0, [pc, #356]	@ (8000f84 <Button_Handle+0x188>)
 8000e1e:	f7ff ff59 	bl	8000cd4 <Button_Debounce>
  Button_Debounce(&button3);
 8000e22:	4859      	ldr	r0, [pc, #356]	@ (8000f88 <Button_Handle+0x18c>)
 8000e24:	f7ff ff56 	bl	8000cd4 <Button_Debounce>
  Button_Debounce(&button4);
 8000e28:	4858      	ldr	r0, [pc, #352]	@ (8000f8c <Button_Handle+0x190>)
 8000e2a:	f7ff ff53 	bl	8000cd4 <Button_Debounce>

  // Check which button is pressed or held and assign it to the button pointer
  if      (button0.press_flag || button0.hold_flag) button = &button0;
 8000e2e:	4b53      	ldr	r3, [pc, #332]	@ (8000f7c <Button_Handle+0x180>)
 8000e30:	7b5b      	ldrb	r3, [r3, #13]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d104      	bne.n	8000e42 <Button_Handle+0x46>
 8000e38:	4b50      	ldr	r3, [pc, #320]	@ (8000f7c <Button_Handle+0x180>)
 8000e3a:	7b9b      	ldrb	r3, [r3, #14]
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d002      	beq.n	8000e48 <Button_Handle+0x4c>
 8000e42:	4b4e      	ldr	r3, [pc, #312]	@ (8000f7c <Button_Handle+0x180>)
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	e032      	b.n	8000eae <Button_Handle+0xb2>
  else if (button1.press_flag || button1.hold_flag) button = &button1;
 8000e48:	4b4d      	ldr	r3, [pc, #308]	@ (8000f80 <Button_Handle+0x184>)
 8000e4a:	7b5b      	ldrb	r3, [r3, #13]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d104      	bne.n	8000e5c <Button_Handle+0x60>
 8000e52:	4b4b      	ldr	r3, [pc, #300]	@ (8000f80 <Button_Handle+0x184>)
 8000e54:	7b9b      	ldrb	r3, [r3, #14]
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d002      	beq.n	8000e62 <Button_Handle+0x66>
 8000e5c:	4b48      	ldr	r3, [pc, #288]	@ (8000f80 <Button_Handle+0x184>)
 8000e5e:	617b      	str	r3, [r7, #20]
 8000e60:	e025      	b.n	8000eae <Button_Handle+0xb2>
  else if (button2.press_flag || button2.hold_flag) button = &button2;
 8000e62:	4b48      	ldr	r3, [pc, #288]	@ (8000f84 <Button_Handle+0x188>)
 8000e64:	7b5b      	ldrb	r3, [r3, #13]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d104      	bne.n	8000e76 <Button_Handle+0x7a>
 8000e6c:	4b45      	ldr	r3, [pc, #276]	@ (8000f84 <Button_Handle+0x188>)
 8000e6e:	7b9b      	ldrb	r3, [r3, #14]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d002      	beq.n	8000e7c <Button_Handle+0x80>
 8000e76:	4b43      	ldr	r3, [pc, #268]	@ (8000f84 <Button_Handle+0x188>)
 8000e78:	617b      	str	r3, [r7, #20]
 8000e7a:	e018      	b.n	8000eae <Button_Handle+0xb2>
  else if (button3.press_flag || button3.hold_flag) button = &button3;
 8000e7c:	4b42      	ldr	r3, [pc, #264]	@ (8000f88 <Button_Handle+0x18c>)
 8000e7e:	7b5b      	ldrb	r3, [r3, #13]
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d104      	bne.n	8000e90 <Button_Handle+0x94>
 8000e86:	4b40      	ldr	r3, [pc, #256]	@ (8000f88 <Button_Handle+0x18c>)
 8000e88:	7b9b      	ldrb	r3, [r3, #14]
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d002      	beq.n	8000e96 <Button_Handle+0x9a>
 8000e90:	4b3d      	ldr	r3, [pc, #244]	@ (8000f88 <Button_Handle+0x18c>)
 8000e92:	617b      	str	r3, [r7, #20]
 8000e94:	e00b      	b.n	8000eae <Button_Handle+0xb2>
  else if (button4.press_flag || button4.hold_flag) button = &button4;
 8000e96:	4b3d      	ldr	r3, [pc, #244]	@ (8000f8c <Button_Handle+0x190>)
 8000e98:	7b5b      	ldrb	r3, [r3, #13]
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d104      	bne.n	8000eaa <Button_Handle+0xae>
 8000ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8000f8c <Button_Handle+0x190>)
 8000ea2:	7b9b      	ldrb	r3, [r3, #14]
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <Button_Handle+0xb2>
 8000eaa:	4b38      	ldr	r3, [pc, #224]	@ (8000f8c <Button_Handle+0x190>)
 8000eac:	617b      	str	r3, [r7, #20]
  

  // Initialize the start tick for button hold detection
  uint32_t startTick = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
  
  // Debugging: Check if the button is pressed or held by increment its counter in activation
  if (button->press_flag)
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	7b5b      	ldrb	r3, [r3, #13]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d009      	beq.n	8000ed0 <Button_Handle+0xd4>
  {
    // Increment the debug counter for the button
    debug_button_counter[button->index]++;
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	799b      	ldrb	r3, [r3, #6]
 8000ec0:	4a33      	ldr	r2, [pc, #204]	@ (8000f90 <Button_Handle+0x194>)
 8000ec2:	5cd2      	ldrb	r2, [r2, r3]
 8000ec4:	b2d2      	uxtb	r2, r2
 8000ec6:	3201      	adds	r2, #1
 8000ec8:	b2d1      	uxtb	r1, r2
 8000eca:	4a31      	ldr	r2, [pc, #196]	@ (8000f90 <Button_Handle+0x194>)
 8000ecc:	54d1      	strb	r1, [r2, r3]
 8000ece:	e017      	b.n	8000f00 <Button_Handle+0x104>
  }
  else if (button->hold_flag)
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	7b9b      	ldrb	r3, [r3, #14]
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d012      	beq.n	8000f00 <Button_Handle+0x104>
  {
    // Check if the button is held down for a certain duration
    if (HAL_GetTick() - startTick >= BUTTON_HOLD_CYCLE) 
 8000eda:	f001 f857 	bl	8001f8c <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2bf9      	cmp	r3, #249	@ 0xf9
 8000ee6:	d90b      	bls.n	8000f00 <Button_Handle+0x104>
    {
      // Increment the debug counter for the button
      debug_button_counter[button->index]++;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	799b      	ldrb	r3, [r3, #6]
 8000eec:	4a28      	ldr	r2, [pc, #160]	@ (8000f90 <Button_Handle+0x194>)
 8000eee:	5cd2      	ldrb	r2, [r2, r3]
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	3201      	adds	r2, #1
 8000ef4:	b2d1      	uxtb	r1, r2
 8000ef6:	4a26      	ldr	r2, [pc, #152]	@ (8000f90 <Button_Handle+0x194>)
 8000ef8:	54d1      	strb	r1, [r2, r3]

      // Reset the start tick for the next hold cycle
      startTick = HAL_GetTick();
 8000efa:	f001 f847 	bl	8001f8c <HAL_GetTick>
 8000efe:	6138      	str	r0, [r7, #16]
    }
  }

  // Check if the button is pressed or held
  if (button->press_flag || button->hold_flag) 
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	7b5b      	ldrb	r3, [r3, #13]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d104      	bne.n	8000f14 <Button_Handle+0x118>
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	7b9b      	ldrb	r3, [r3, #14]
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d02c      	beq.n	8000f6e <Button_Handle+0x172>
  {
    // Handle button actions based on the current system mode
    switch (system_state.mode) 
 8000f14:	4b1f      	ldr	r3, [pc, #124]	@ (8000f94 <Button_Handle+0x198>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b05      	cmp	r3, #5
 8000f1a:	d827      	bhi.n	8000f6c <Button_Handle+0x170>
 8000f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8000f24 <Button_Handle+0x128>)
 8000f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f22:	bf00      	nop
 8000f24:	08000f3d 	.word	0x08000f3d
 8000f28:	08000f45 	.word	0x08000f45
 8000f2c:	08000f4d 	.word	0x08000f4d
 8000f30:	08000f55 	.word	0x08000f55
 8000f34:	08000f5d 	.word	0x08000f5d
 8000f38:	08000f65 	.word	0x08000f65
    {
      case DEFAULT_MODE: 
        System_Default_Mode_Handle (button);
 8000f3c:	6978      	ldr	r0, [r7, #20]
 8000f3e:	f000 f82b 	bl	8000f98 <System_Default_Mode_Handle>
        break;
 8000f42:	e014      	b.n	8000f6e <Button_Handle+0x172>

      case TIME_SETUP_MODE: 
        System_Time_Setup_Mode_Handle (button);
 8000f44:	6978      	ldr	r0, [r7, #20]
 8000f46:	f000 f8a1 	bl	800108c <System_Time_Setup_Mode_Handle>
        break;
 8000f4a:	e010      	b.n	8000f6e <Button_Handle+0x172>
      
      case ALARM_SETUP_MODE: 
        System_Alarm_Setup_Mode_Handle (button);
 8000f4c:	6978      	ldr	r0, [r7, #20]
 8000f4e:	f000 f9dd 	bl	800130c <System_Alarm_Setup_Mode_Handle>
        break;
 8000f52:	e00c      	b.n	8000f6e <Button_Handle+0x172>

      case ALARM_VIEW_MODE: 
        System_Alarm_View_Mode_Handle (button);
 8000f54:	6978      	ldr	r0, [r7, #20]
 8000f56:	f000 fb6d 	bl	8001634 <System_Alarm_View_Mode_Handle>
        break;
 8000f5a:	e008      	b.n	8000f6e <Button_Handle+0x172>

      case ALARM_ACTIVE_MODE: 
        System_Alarm_Active_Mode_Handle (button);
 8000f5c:	6978      	ldr	r0, [r7, #20]
 8000f5e:	f000 fd07 	bl	8001970 <System_Alarm_Active_Mode_Handle>
        break;
 8000f62:	e004      	b.n	8000f6e <Button_Handle+0x172>

      case SYSTEM_OPTIONS_MODE:
        System_Options_Mode_Handle (button);
 8000f64:	6978      	ldr	r0, [r7, #20]
 8000f66:	f000 fc95 	bl	8001894 <System_Options_Mode_Handle>
        break;
 8000f6a:	e000      	b.n	8000f6e <Button_Handle+0x172>

      default:
        break;
 8000f6c:	bf00      	nop
    }
  }
}
 8000f6e:	bf00      	nop
 8000f70:	371c      	adds	r7, #28
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd90      	pop	{r4, r7, pc}
 8000f76:	bf00      	nop
 8000f78:	080055dc 	.word	0x080055dc
 8000f7c:	20000000 	.word	0x20000000
 8000f80:	20000010 	.word	0x20000010
 8000f84:	20000020 	.word	0x20000020
 8000f88:	20000030 	.word	0x20000030
 8000f8c:	20000040 	.word	0x20000040
 8000f90:	2000015c 	.word	0x2000015c
 8000f94:	200000fc 	.word	0x200000fc

08000f98 <System_Default_Mode_Handle>:
 * @brief  Handles the default system mode based on button actions.
 * @param  button: Pointer to the BUTTON_DATA structure containing button state and index.
 * @retval None
 */
void System_Default_Mode_Handle (BUTTON_DATA *button)
{
 8000f98:	b4f0      	push	{r4, r5, r6, r7}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  switch (button->index) 
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	799b      	ldrb	r3, [r3, #6]
 8000fa4:	2b04      	cmp	r3, #4
 8000fa6:	d85a      	bhi.n	800105e <System_Default_Mode_Handle+0xc6>
 8000fa8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fb0 <System_Default_Mode_Handle+0x18>)
 8000faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fae:	bf00      	nop
 8000fb0:	08000fc5 	.word	0x08000fc5
 8000fb4:	08000fd5 	.word	0x08000fd5
 8000fb8:	08000fe5 	.word	0x08000fe5
 8000fbc:	08000ff5 	.word	0x08000ff5
 8000fc0:	08001005 	.word	0x08001005
  {
    // Button 0: Reserved for future use
    case 0:
      if (button->press_flag)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	7b5b      	ldrb	r3, [r3, #13]
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d149      	bne.n	8001062 <System_Default_Mode_Handle+0xca>
      {
        // Reserved
      }
      else if (button->hold_flag)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	7b9b      	ldrb	r3, [r3, #14]
      {
        // Reserved
      }
      break;
 8000fd2:	e046      	b.n	8001062 <System_Default_Mode_Handle+0xca>
    
    // Button 1: Reserved for future use
    case 1: 
      if (button->press_flag)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	7b5b      	ldrb	r3, [r3, #13]
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d143      	bne.n	8001066 <System_Default_Mode_Handle+0xce>
      {
        // Reserved
      }
      else if (button->hold_flag)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	7b9b      	ldrb	r3, [r3, #14]
      {
        // Reserved
      }
      break;
 8000fe2:	e040      	b.n	8001066 <System_Default_Mode_Handle+0xce>

    // Button 2: If pressed, do nothing (reserved for future use); if held, do nothing (reserved for future use)
    case 2: 
      if (button->press_flag) 
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	7b5b      	ldrb	r3, [r3, #13]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d13d      	bne.n	800106a <System_Default_Mode_Handle+0xd2>
      {
        // Reserved
      }
      else if (button->hold_flag)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	7b9b      	ldrb	r3, [r3, #14]
      {
        // Reserved
      }
      break;
 8000ff2:	e03a      	b.n	800106a <System_Default_Mode_Handle+0xd2>
    
    // Button 3: If pressed, do nothing (reserved for future use); if held, do nothing (reserved for future use)
    case 3:
      if (button->press_flag)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	7b5b      	ldrb	r3, [r3, #13]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d137      	bne.n	800106e <System_Default_Mode_Handle+0xd6>
      {
        // Reserved
      }
      else if (button->hold_flag)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	7b9b      	ldrb	r3, [r3, #14]
      {
        // Reserved
      }
      break;
 8001002:	e034      	b.n	800106e <System_Default_Mode_Handle+0xd6>

    // Button 4: If pressed, cycle through the modes; if held, do nothing (reserved for future use)
    case 4:
      if (button->press_flag)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	7b5b      	ldrb	r3, [r3, #13]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d024      	beq.n	8001058 <System_Default_Mode_Handle+0xc0>
      {
        // system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;

        // Quick jump to Time Setup mode
        system_state.mode = TIME_SETUP_MODE;
 800100e:	4b1c      	ldr	r3, [pc, #112]	@ (8001080 <System_Default_Mode_Handle+0xe8>)
 8001010:	2201      	movs	r2, #1
 8001012:	701a      	strb	r2, [r3, #0]

        // Set the Time Setup data to the current time values for convinience
        time_setup_data =
        (TIME_SETUP_DATA)
        {
          time_get_data.minute,       // Minutes: 0-59
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <System_Default_Mode_Handle+0xec>)
 8001016:	785b      	ldrb	r3, [r3, #1]
 8001018:	b2de      	uxtb	r6, r3
          time_get_data.hour,         // Hours: 0-23
 800101a:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <System_Default_Mode_Handle+0xec>)
 800101c:	789b      	ldrb	r3, [r3, #2]
 800101e:	b2dd      	uxtb	r5, r3
          time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday)
 8001020:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <System_Default_Mode_Handle+0xec>)
 8001022:	78db      	ldrb	r3, [r3, #3]
 8001024:	b2dc      	uxtb	r4, r3
          time_get_data.dateofmonth,  // Date of the month: 1-31
 8001026:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <System_Default_Mode_Handle+0xec>)
 8001028:	791b      	ldrb	r3, [r3, #4]
 800102a:	b2d8      	uxtb	r0, r3
          time_get_data.month,        // Month: 1-12
 800102c:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <System_Default_Mode_Handle+0xec>)
 800102e:	795b      	ldrb	r3, [r3, #5]
 8001030:	b2d9      	uxtb	r1, r3
          time_get_data.year          // Year: 0-99 (0 = 2000, 1 = 2001, ..., 99 = 2099)
 8001032:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <System_Default_Mode_Handle+0xec>)
 8001034:	799b      	ldrb	r3, [r3, #6]
 8001036:	b2da      	uxtb	r2, r3
        time_setup_data =
 8001038:	4b13      	ldr	r3, [pc, #76]	@ (8001088 <System_Default_Mode_Handle+0xf0>)
 800103a:	701e      	strb	r6, [r3, #0]
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <System_Default_Mode_Handle+0xf0>)
 800103e:	705d      	strb	r5, [r3, #1]
 8001040:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <System_Default_Mode_Handle+0xf0>)
 8001042:	709c      	strb	r4, [r3, #2]
 8001044:	4b10      	ldr	r3, [pc, #64]	@ (8001088 <System_Default_Mode_Handle+0xf0>)
 8001046:	70d8      	strb	r0, [r3, #3]
 8001048:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <System_Default_Mode_Handle+0xf0>)
 800104a:	7119      	strb	r1, [r3, #4]
 800104c:	4b0e      	ldr	r3, [pc, #56]	@ (8001088 <System_Default_Mode_Handle+0xf0>)
 800104e:	715a      	strb	r2, [r3, #5]
        };

        // Reset the cursor for the Time Setup mode to the first parameter (minute)
        system_state.time_setup_cursor = TIME_MINUTE;
 8001050:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <System_Default_Mode_Handle+0xe8>)
 8001052:	2200      	movs	r2, #0
 8001054:	709a      	strb	r2, [r3, #2]
      }
      else if (button->hold_flag)
      {
        // Reserved
      }
      break;
 8001056:	e00b      	b.n	8001070 <System_Default_Mode_Handle+0xd8>
      else if (button->hold_flag)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	7b9b      	ldrb	r3, [r3, #14]
      break;
 800105c:	e008      	b.n	8001070 <System_Default_Mode_Handle+0xd8>

    default: 
      break;
 800105e:	bf00      	nop
 8001060:	e006      	b.n	8001070 <System_Default_Mode_Handle+0xd8>
      break;
 8001062:	bf00      	nop
 8001064:	e004      	b.n	8001070 <System_Default_Mode_Handle+0xd8>
      break;
 8001066:	bf00      	nop
 8001068:	e002      	b.n	8001070 <System_Default_Mode_Handle+0xd8>
      break;
 800106a:	bf00      	nop
 800106c:	e000      	b.n	8001070 <System_Default_Mode_Handle+0xd8>
      break;
 800106e:	bf00      	nop
  }
  // Set the system past mode to default mode
  system_state.past_mode = DEFAULT_MODE;
 8001070:	4b03      	ldr	r3, [pc, #12]	@ (8001080 <System_Default_Mode_Handle+0xe8>)
 8001072:	2200      	movs	r2, #0
 8001074:	705a      	strb	r2, [r3, #1]
}
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bcf0      	pop	{r4, r5, r6, r7}
 800107e:	4770      	bx	lr
 8001080:	200000fc 	.word	0x200000fc
 8001084:	20000114 	.word	0x20000114
 8001088:	20000104 	.word	0x20000104

0800108c <System_Time_Setup_Mode_Handle>:
 * @brief  Handles the time setup mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Time_Setup_Mode_Handle (BUTTON_DATA *button)
{
 800108c:	b5b0      	push	{r4, r5, r7, lr}
 800108e:	b08c      	sub	sp, #48	@ 0x30
 8001090:	af04      	add	r7, sp, #16
 8001092:	6078      	str	r0, [r7, #4]
  switch (button->index) 
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	799b      	ldrb	r3, [r3, #6]
 8001098:	2b04      	cmp	r3, #4
 800109a:	f200 8118 	bhi.w	80012ce <System_Time_Setup_Mode_Handle+0x242>
 800109e:	a201      	add	r2, pc, #4	@ (adr r2, 80010a4 <System_Time_Setup_Mode_Handle+0x18>)
 80010a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a4:	080010b9 	.word	0x080010b9
 80010a8:	08001173 	.word	0x08001173
 80010ac:	08001227 	.word	0x08001227
 80010b0:	08001263 	.word	0x08001263
 80010b4:	08001287 	.word	0x08001287
  {
    // Button 0: If pressed, increment the selected parameter; if held, do nothing (reserved for future use)
    case 0: 
      // Pointer to the selected parameter, its maximum value, and minimum value
      uint8_t *paramPtr1 = NULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61fb      	str	r3, [r7, #28]
      uint8_t maxValue1 = 0;    
 80010bc:	2300      	movs	r3, #0
 80010be:	76fb      	strb	r3, [r7, #27]
      uint8_t minValue1 = 0;  
 80010c0:	2300      	movs	r3, #0
 80010c2:	76bb      	strb	r3, [r7, #26]

      // Determine the parameter to increment based on the current selection
      switch (system_state.time_setup_cursor)
 80010c4:	4b88      	ldr	r3, [pc, #544]	@ (80012e8 <System_Time_Setup_Mode_Handle+0x25c>)
 80010c6:	789b      	ldrb	r3, [r3, #2]
 80010c8:	2b05      	cmp	r3, #5
 80010ca:	d839      	bhi.n	8001140 <System_Time_Setup_Mode_Handle+0xb4>
 80010cc:	a201      	add	r2, pc, #4	@ (adr r2, 80010d4 <System_Time_Setup_Mode_Handle+0x48>)
 80010ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d2:	bf00      	nop
 80010d4:	080010ed 	.word	0x080010ed
 80010d8:	080010fb 	.word	0x080010fb
 80010dc:	08001109 	.word	0x08001109
 80010e0:	08001117 	.word	0x08001117
 80010e4:	08001125 	.word	0x08001125
 80010e8:	08001133 	.word	0x08001133
      {
        case TIME_MINUTE:  paramPtr1 = &time_setup_data.minute;  maxValue1 = 59; minValue1 = 0; break;
 80010ec:	4b7f      	ldr	r3, [pc, #508]	@ (80012ec <System_Time_Setup_Mode_Handle+0x260>)
 80010ee:	61fb      	str	r3, [r7, #28]
 80010f0:	233b      	movs	r3, #59	@ 0x3b
 80010f2:	76fb      	strb	r3, [r7, #27]
 80010f4:	2300      	movs	r3, #0
 80010f6:	76bb      	strb	r3, [r7, #26]
 80010f8:	e023      	b.n	8001142 <System_Time_Setup_Mode_Handle+0xb6>
        case TIME_HOUR:    paramPtr1 = &time_setup_data.hour;    maxValue1 = 23; minValue1 = 0; break;
 80010fa:	4b7d      	ldr	r3, [pc, #500]	@ (80012f0 <System_Time_Setup_Mode_Handle+0x264>)
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	2317      	movs	r3, #23
 8001100:	76fb      	strb	r3, [r7, #27]
 8001102:	2300      	movs	r3, #0
 8001104:	76bb      	strb	r3, [r7, #26]
 8001106:	e01c      	b.n	8001142 <System_Time_Setup_Mode_Handle+0xb6>
        case TIME_DOW:     paramPtr1 = &time_setup_data.dow;     maxValue1 = 7;  minValue1 = 1; break;
 8001108:	4b7a      	ldr	r3, [pc, #488]	@ (80012f4 <System_Time_Setup_Mode_Handle+0x268>)
 800110a:	61fb      	str	r3, [r7, #28]
 800110c:	2307      	movs	r3, #7
 800110e:	76fb      	strb	r3, [r7, #27]
 8001110:	2301      	movs	r3, #1
 8001112:	76bb      	strb	r3, [r7, #26]
 8001114:	e015      	b.n	8001142 <System_Time_Setup_Mode_Handle+0xb6>
        case TIME_DOM:     paramPtr1 = &time_setup_data.dom;     maxValue1 = 31; minValue1 = 1; break;
 8001116:	4b78      	ldr	r3, [pc, #480]	@ (80012f8 <System_Time_Setup_Mode_Handle+0x26c>)
 8001118:	61fb      	str	r3, [r7, #28]
 800111a:	231f      	movs	r3, #31
 800111c:	76fb      	strb	r3, [r7, #27]
 800111e:	2301      	movs	r3, #1
 8001120:	76bb      	strb	r3, [r7, #26]
 8001122:	e00e      	b.n	8001142 <System_Time_Setup_Mode_Handle+0xb6>
        case TIME_MONTH:   paramPtr1 = &time_setup_data.month;   maxValue1 = 12; minValue1 = 1; break;
 8001124:	4b75      	ldr	r3, [pc, #468]	@ (80012fc <System_Time_Setup_Mode_Handle+0x270>)
 8001126:	61fb      	str	r3, [r7, #28]
 8001128:	230c      	movs	r3, #12
 800112a:	76fb      	strb	r3, [r7, #27]
 800112c:	2301      	movs	r3, #1
 800112e:	76bb      	strb	r3, [r7, #26]
 8001130:	e007      	b.n	8001142 <System_Time_Setup_Mode_Handle+0xb6>
        case TIME_YEAR:    paramPtr1 = &time_setup_data.year;    maxValue1 = 99; minValue1 = 0; break;
 8001132:	4b73      	ldr	r3, [pc, #460]	@ (8001300 <System_Time_Setup_Mode_Handle+0x274>)
 8001134:	61fb      	str	r3, [r7, #28]
 8001136:	2363      	movs	r3, #99	@ 0x63
 8001138:	76fb      	strb	r3, [r7, #27]
 800113a:	2300      	movs	r3, #0
 800113c:	76bb      	strb	r3, [r7, #26]
 800113e:	e000      	b.n	8001142 <System_Time_Setup_Mode_Handle+0xb6>
        default: break;
 8001140:	bf00      	nop
      }

      // Check if the button is pressed or held
      if (button->press_flag) 
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	7b5b      	ldrb	r3, [r3, #13]
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b00      	cmp	r3, #0
 800114a:	f000 80c2 	beq.w	80012d2 <System_Time_Setup_Mode_Handle+0x246>
      {
        // Increment the selected parameter value once for a button press
        if (paramPtr1) 
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 80be 	beq.w	80012d2 <System_Time_Setup_Mode_Handle+0x246>
        {
          // Increment the parameter value, wrapping around if necessary
          *paramPtr1 = (*paramPtr1 < maxValue1) ? (*paramPtr1 + 1) : minValue1;
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	7efa      	ldrb	r2, [r7, #27]
 800115c:	429a      	cmp	r2, r3
 800115e:	d904      	bls.n	800116a <System_Time_Setup_Mode_Handle+0xde>
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	3301      	adds	r3, #1
 8001166:	b2db      	uxtb	r3, r3
 8001168:	e000      	b.n	800116c <System_Time_Setup_Mode_Handle+0xe0>
 800116a:	7ebb      	ldrb	r3, [r7, #26]
 800116c:	69fa      	ldr	r2, [r7, #28]
 800116e:	7013      	strb	r3, [r2, #0]

      //     // Update the start tick for the next hold cycle
      //     startTick1 = HAL_GetTick();
      //   }
      // } 
      break;
 8001170:	e0af      	b.n	80012d2 <System_Time_Setup_Mode_Handle+0x246>
    
      // Button 1: If pressed, decrement the selected parameter; if held, do nothing (reserved for future use)
      case 1: 
        // Pointer to the selected parameter, its maximum value, and minimum value
        uint8_t *paramPtr2 = NULL;
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
        uint8_t maxValue2 = 0;    
 8001176:	2300      	movs	r3, #0
 8001178:	74fb      	strb	r3, [r7, #19]
        uint8_t minValue2 = 0;  
 800117a:	2300      	movs	r3, #0
 800117c:	74bb      	strb	r3, [r7, #18]

        // Determine the parameter to decrement based on the current selection
        switch (system_state.time_setup_cursor)
 800117e:	4b5a      	ldr	r3, [pc, #360]	@ (80012e8 <System_Time_Setup_Mode_Handle+0x25c>)
 8001180:	789b      	ldrb	r3, [r3, #2]
 8001182:	2b05      	cmp	r3, #5
 8001184:	d838      	bhi.n	80011f8 <System_Time_Setup_Mode_Handle+0x16c>
 8001186:	a201      	add	r2, pc, #4	@ (adr r2, 800118c <System_Time_Setup_Mode_Handle+0x100>)
 8001188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118c:	080011a5 	.word	0x080011a5
 8001190:	080011b3 	.word	0x080011b3
 8001194:	080011c1 	.word	0x080011c1
 8001198:	080011cf 	.word	0x080011cf
 800119c:	080011dd 	.word	0x080011dd
 80011a0:	080011eb 	.word	0x080011eb
        {
          case TIME_MINUTE:  paramPtr2 = &time_setup_data.minute;  maxValue2 = 59; minValue2 = 0; break;
 80011a4:	4b51      	ldr	r3, [pc, #324]	@ (80012ec <System_Time_Setup_Mode_Handle+0x260>)
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	233b      	movs	r3, #59	@ 0x3b
 80011aa:	74fb      	strb	r3, [r7, #19]
 80011ac:	2300      	movs	r3, #0
 80011ae:	74bb      	strb	r3, [r7, #18]
 80011b0:	e023      	b.n	80011fa <System_Time_Setup_Mode_Handle+0x16e>
          case TIME_HOUR:    paramPtr2 = &time_setup_data.hour;    maxValue2 = 23; minValue2 = 0; break;
 80011b2:	4b4f      	ldr	r3, [pc, #316]	@ (80012f0 <System_Time_Setup_Mode_Handle+0x264>)
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	2317      	movs	r3, #23
 80011b8:	74fb      	strb	r3, [r7, #19]
 80011ba:	2300      	movs	r3, #0
 80011bc:	74bb      	strb	r3, [r7, #18]
 80011be:	e01c      	b.n	80011fa <System_Time_Setup_Mode_Handle+0x16e>
          case TIME_DOW:     paramPtr2 = &time_setup_data.dow;     maxValue2 = 7;  minValue2 = 1; break;
 80011c0:	4b4c      	ldr	r3, [pc, #304]	@ (80012f4 <System_Time_Setup_Mode_Handle+0x268>)
 80011c2:	617b      	str	r3, [r7, #20]
 80011c4:	2307      	movs	r3, #7
 80011c6:	74fb      	strb	r3, [r7, #19]
 80011c8:	2301      	movs	r3, #1
 80011ca:	74bb      	strb	r3, [r7, #18]
 80011cc:	e015      	b.n	80011fa <System_Time_Setup_Mode_Handle+0x16e>
          case TIME_DOM:     paramPtr2 = &time_setup_data.dom;     maxValue2 = 31; minValue2 = 1; break;
 80011ce:	4b4a      	ldr	r3, [pc, #296]	@ (80012f8 <System_Time_Setup_Mode_Handle+0x26c>)
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	231f      	movs	r3, #31
 80011d4:	74fb      	strb	r3, [r7, #19]
 80011d6:	2301      	movs	r3, #1
 80011d8:	74bb      	strb	r3, [r7, #18]
 80011da:	e00e      	b.n	80011fa <System_Time_Setup_Mode_Handle+0x16e>
          case TIME_MONTH:   paramPtr2 = &time_setup_data.month;   maxValue2 = 12; minValue2 = 1; break;
 80011dc:	4b47      	ldr	r3, [pc, #284]	@ (80012fc <System_Time_Setup_Mode_Handle+0x270>)
 80011de:	617b      	str	r3, [r7, #20]
 80011e0:	230c      	movs	r3, #12
 80011e2:	74fb      	strb	r3, [r7, #19]
 80011e4:	2301      	movs	r3, #1
 80011e6:	74bb      	strb	r3, [r7, #18]
 80011e8:	e007      	b.n	80011fa <System_Time_Setup_Mode_Handle+0x16e>
          case TIME_YEAR:    paramPtr2 = &time_setup_data.year;    maxValue2 = 99; minValue2 = 0; break;
 80011ea:	4b45      	ldr	r3, [pc, #276]	@ (8001300 <System_Time_Setup_Mode_Handle+0x274>)
 80011ec:	617b      	str	r3, [r7, #20]
 80011ee:	2363      	movs	r3, #99	@ 0x63
 80011f0:	74fb      	strb	r3, [r7, #19]
 80011f2:	2300      	movs	r3, #0
 80011f4:	74bb      	strb	r3, [r7, #18]
 80011f6:	e000      	b.n	80011fa <System_Time_Setup_Mode_Handle+0x16e>
          default: break;
 80011f8:	bf00      	nop
        }

        // Check if the button is pressed or held
        if (button->press_flag) 
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	7b5b      	ldrb	r3, [r3, #13]
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d068      	beq.n	80012d6 <System_Time_Setup_Mode_Handle+0x24a>
        {
          // Decrement the selected parameter value once for a button press
          if (paramPtr2) 
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d065      	beq.n	80012d6 <System_Time_Setup_Mode_Handle+0x24a>
          {
            // Decrement the parameter value, wrapping around if necessary
            *paramPtr2 = (*paramPtr2 > minValue2) ? (*paramPtr2 - 1) : maxValue2;
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	7cba      	ldrb	r2, [r7, #18]
 8001210:	429a      	cmp	r2, r3
 8001212:	d204      	bcs.n	800121e <System_Time_Setup_Mode_Handle+0x192>
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3b01      	subs	r3, #1
 800121a:	b2db      	uxtb	r3, r3
 800121c:	e000      	b.n	8001220 <System_Time_Setup_Mode_Handle+0x194>
 800121e:	7cfb      	ldrb	r3, [r7, #19]
 8001220:	697a      	ldr	r2, [r7, #20]
 8001222:	7013      	strb	r3, [r2, #0]

        //     // Update the start tick for the next hold cycle
        //     startTick2 = HAL_GetTick();
        //   }
        // } 
        break;
 8001224:	e057      	b.n	80012d6 <System_Time_Setup_Mode_Handle+0x24a>

    // Button 2: If pressed, set the time using the current parameter values; if held, do nothing (reserved for future use)
    case 2: 
      // If the button is pressed, move to the previous parameter field, wrapping around if necessary
      if (button->press_flag)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	7b5b      	ldrb	r3, [r3, #13]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b00      	cmp	r3, #0
 800122e:	d015      	beq.n	800125c <System_Time_Setup_Mode_Handle+0x1d0>
      {
        // Set the time using the current parameter values
        Time_Init
 8001230:	4b2e      	ldr	r3, [pc, #184]	@ (80012ec <System_Time_Setup_Mode_Handle+0x260>)
 8001232:	7818      	ldrb	r0, [r3, #0]
 8001234:	4b2d      	ldr	r3, [pc, #180]	@ (80012ec <System_Time_Setup_Mode_Handle+0x260>)
 8001236:	785c      	ldrb	r4, [r3, #1]
 8001238:	4b2c      	ldr	r3, [pc, #176]	@ (80012ec <System_Time_Setup_Mode_Handle+0x260>)
 800123a:	789d      	ldrb	r5, [r3, #2]
 800123c:	4b2b      	ldr	r3, [pc, #172]	@ (80012ec <System_Time_Setup_Mode_Handle+0x260>)
 800123e:	78db      	ldrb	r3, [r3, #3]
 8001240:	4a2a      	ldr	r2, [pc, #168]	@ (80012ec <System_Time_Setup_Mode_Handle+0x260>)
 8001242:	7912      	ldrb	r2, [r2, #4]
 8001244:	4929      	ldr	r1, [pc, #164]	@ (80012ec <System_Time_Setup_Mode_Handle+0x260>)
 8001246:	7949      	ldrb	r1, [r1, #5]
 8001248:	9102      	str	r1, [sp, #8]
 800124a:	9201      	str	r2, [sp, #4]
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	462b      	mov	r3, r5
 8001250:	4622      	mov	r2, r4
 8001252:	4601      	mov	r1, r0
 8001254:	2000      	movs	r0, #0
 8001256:	f7ff fbc7 	bl	80009e8 <Time_Init>
      // If the button is held down, do nothing (reserved for future use)
      else if (button->hold_flag) 
      {
        // Reserved
      }
      break;
 800125a:	e041      	b.n	80012e0 <System_Time_Setup_Mode_Handle+0x254>
      else if (button->hold_flag) 
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001260:	e03e      	b.n	80012e0 <System_Time_Setup_Mode_Handle+0x254>

    // Button 3: If pressed, move to the next field; if held, do nothing (reserved for future use)
    case 3: 
      // If the button is pressed, move to the next parameter field, wrapping around if necessary
      if(button->press_flag)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	7b5b      	ldrb	r3, [r3, #13]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d036      	beq.n	80012da <System_Time_Setup_Mode_Handle+0x24e>
      {
        system_state.time_setup_cursor = (system_state.time_setup_cursor == TIME_YEAR) ? TIME_MINUTE : (system_state.time_setup_cursor + 1);
 800126c:	4b1e      	ldr	r3, [pc, #120]	@ (80012e8 <System_Time_Setup_Mode_Handle+0x25c>)
 800126e:	789b      	ldrb	r3, [r3, #2]
 8001270:	2b05      	cmp	r3, #5
 8001272:	d004      	beq.n	800127e <System_Time_Setup_Mode_Handle+0x1f2>
 8001274:	4b1c      	ldr	r3, [pc, #112]	@ (80012e8 <System_Time_Setup_Mode_Handle+0x25c>)
 8001276:	789b      	ldrb	r3, [r3, #2]
 8001278:	3301      	adds	r3, #1
 800127a:	b2db      	uxtb	r3, r3
 800127c:	e000      	b.n	8001280 <System_Time_Setup_Mode_Handle+0x1f4>
 800127e:	2300      	movs	r3, #0
 8001280:	4a19      	ldr	r2, [pc, #100]	@ (80012e8 <System_Time_Setup_Mode_Handle+0x25c>)
 8001282:	7093      	strb	r3, [r2, #2]
      //     system_param_data.month, 
      //     system_param_data.year
      //   );

      //   button->latch = true
      break;
 8001284:	e029      	b.n	80012da <System_Time_Setup_Mode_Handle+0x24e>

    // Button 4: If pressed, cycle through the system modes; if held, do nothing (reserved for future use)
    case 4:
      // If pressed, cycle through the time system modes, but the temporary setting data is still retained (avoid accidental press)
      if (button->press_flag)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	7b5b      	ldrb	r3, [r3, #13]
 800128a:	b2db      	uxtb	r3, r3
 800128c:	2b00      	cmp	r3, #0
 800128e:	d026      	beq.n	80012de <System_Time_Setup_Mode_Handle+0x252>
      {
        // system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;

        // Cycle through the next system mode
        system_state.mode = ALARM_SETUP_MODE;
 8001290:	4b15      	ldr	r3, [pc, #84]	@ (80012e8 <System_Time_Setup_Mode_Handle+0x25c>)
 8001292:	2202      	movs	r2, #2
 8001294:	701a      	strb	r2, [r3, #0]

        // Set the Alarm Setup data to the current time values for convenience
        alarm_setup_data =
        (ALARM_SETUP_DATA)
        {
          time_get_data.minute,       // Minutes: 0-59
 8001296:	4b1b      	ldr	r3, [pc, #108]	@ (8001304 <System_Time_Setup_Mode_Handle+0x278>)
 8001298:	785b      	ldrb	r3, [r3, #1]
 800129a:	b2d8      	uxtb	r0, r3
          time_get_data.hour,         // Hours: 0-23
 800129c:	4b19      	ldr	r3, [pc, #100]	@ (8001304 <System_Time_Setup_Mode_Handle+0x278>)
 800129e:	789b      	ldrb	r3, [r3, #2]
 80012a0:	b2d9      	uxtb	r1, r3
          NOT_USED_MODE,              // Select: DAY_OF_WEEK_MODE, DATE_OF_MONTH_MODE, NOT_USED_MODE         
          time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday)
 80012a2:	4b18      	ldr	r3, [pc, #96]	@ (8001304 <System_Time_Setup_Mode_Handle+0x278>)
 80012a4:	78db      	ldrb	r3, [r3, #3]
 80012a6:	b2da      	uxtb	r2, r3
        alarm_setup_data =
 80012a8:	4b17      	ldr	r3, [pc, #92]	@ (8001308 <System_Time_Setup_Mode_Handle+0x27c>)
 80012aa:	7018      	strb	r0, [r3, #0]
 80012ac:	4b16      	ldr	r3, [pc, #88]	@ (8001308 <System_Time_Setup_Mode_Handle+0x27c>)
 80012ae:	7059      	strb	r1, [r3, #1]
 80012b0:	4b15      	ldr	r3, [pc, #84]	@ (8001308 <System_Time_Setup_Mode_Handle+0x27c>)
 80012b2:	2102      	movs	r1, #2
 80012b4:	7099      	strb	r1, [r3, #2]
 80012b6:	4b14      	ldr	r3, [pc, #80]	@ (8001308 <System_Time_Setup_Mode_Handle+0x27c>)
 80012b8:	70da      	strb	r2, [r3, #3]
 80012ba:	4b13      	ldr	r3, [pc, #76]	@ (8001308 <System_Time_Setup_Mode_Handle+0x27c>)
 80012bc:	2201      	movs	r2, #1
 80012be:	711a      	strb	r2, [r3, #4]
          true                       	// Alarm ON/OFF state: 1 = ON, 0 = OFF
        };
        
        // Reset the cursor for the Alarm Setup mode to the first parameter (minute)
        system_state.alarm_setup_cursor = ALARM_MINUTE;
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <System_Time_Setup_Mode_Handle+0x25c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	70da      	strb	r2, [r3, #3]

        // Set the system past mode to time setup mode
        system_state.past_mode = TIME_SETUP_MODE;
 80012c6:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <System_Time_Setup_Mode_Handle+0x25c>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	705a      	strb	r2, [r3, #1]
      //     NOT_USED_MODE,              // Select: DAY_OF_WEEK_MODE, DATE_OF_MONTH_MODE, NOT_USED_MODE
      //     time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
      //     true                        // true = ON, false = OFF
      //   };
      // }
      break;
 80012cc:	e007      	b.n	80012de <System_Time_Setup_Mode_Handle+0x252>

    default: 
      break;
 80012ce:	bf00      	nop
 80012d0:	e006      	b.n	80012e0 <System_Time_Setup_Mode_Handle+0x254>
      break;
 80012d2:	bf00      	nop
 80012d4:	e004      	b.n	80012e0 <System_Time_Setup_Mode_Handle+0x254>
        break;
 80012d6:	bf00      	nop
 80012d8:	e002      	b.n	80012e0 <System_Time_Setup_Mode_Handle+0x254>
      break;
 80012da:	bf00      	nop
 80012dc:	e000      	b.n	80012e0 <System_Time_Setup_Mode_Handle+0x254>
      break;
 80012de:	bf00      	nop
  }
}
 80012e0:	bf00      	nop
 80012e2:	3720      	adds	r7, #32
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bdb0      	pop	{r4, r5, r7, pc}
 80012e8:	200000fc 	.word	0x200000fc
 80012ec:	20000104 	.word	0x20000104
 80012f0:	20000105 	.word	0x20000105
 80012f4:	20000106 	.word	0x20000106
 80012f8:	20000107 	.word	0x20000107
 80012fc:	20000108 	.word	0x20000108
 8001300:	20000109 	.word	0x20000109
 8001304:	20000114 	.word	0x20000114
 8001308:	2000010c 	.word	0x2000010c

0800130c <System_Alarm_Setup_Mode_Handle>:
 * @brief  Handles the alarm setup mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Alarm_Setup_Mode_Handle (BUTTON_DATA *button)
{ 
 800130c:	b5b0      	push	{r4, r5, r7, lr}
 800130e:	b08a      	sub	sp, #40	@ 0x28
 8001310:	af04      	add	r7, sp, #16
 8001312:	6078      	str	r0, [r7, #4]
  switch (button->index) 
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	799b      	ldrb	r3, [r3, #6]
 8001318:	2b04      	cmp	r3, #4
 800131a:	f200 8178 	bhi.w	800160e <System_Alarm_Setup_Mode_Handle+0x302>
 800131e:	a201      	add	r2, pc, #4	@ (adr r2, 8001324 <System_Alarm_Setup_Mode_Handle+0x18>)
 8001320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001324:	08001339 	.word	0x08001339
 8001328:	080013fd 	.word	0x080013fd
 800132c:	080014e9 	.word	0x080014e9
 8001330:	080015b1 	.word	0x080015b1
 8001334:	080015f1 	.word	0x080015f1
  {
    // Button 0: If pressed, increment the selected parameter; if held, do nothing (reserved for future use)
    case 0: 
      // Pointer to the selected parameter, its maximum value, and minimum value
      uint8_t *paramPtr1 = NULL;
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]
      uint8_t maxValue1 = 0;    
 800133c:	2300      	movs	r3, #0
 800133e:	74fb      	strb	r3, [r7, #19]
      uint8_t minValue1 = 0;  
 8001340:	2300      	movs	r3, #0
 8001342:	74bb      	strb	r3, [r7, #18]

      // Determine the parameter to increment based on the current selection
      switch (system_state.alarm_setup_cursor)
 8001344:	4ba1      	ldr	r3, [pc, #644]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 8001346:	78db      	ldrb	r3, [r3, #3]
 8001348:	2b04      	cmp	r3, #4
 800134a:	d839      	bhi.n	80013c0 <System_Alarm_Setup_Mode_Handle+0xb4>
 800134c:	a201      	add	r2, pc, #4	@ (adr r2, 8001354 <System_Alarm_Setup_Mode_Handle+0x48>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	08001369 	.word	0x08001369
 8001358:	08001377 	.word	0x08001377
 800135c:	08001385 	.word	0x08001385
 8001360:	08001393 	.word	0x08001393
 8001364:	080013a1 	.word	0x080013a1
      {
        case ALARM_MINUTE:  paramPtr1 = &alarm_setup_data.minute;  maxValue1 = 59; minValue1 = 0; break;
 8001368:	4b99      	ldr	r3, [pc, #612]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 800136a:	617b      	str	r3, [r7, #20]
 800136c:	233b      	movs	r3, #59	@ 0x3b
 800136e:	74fb      	strb	r3, [r7, #19]
 8001370:	2300      	movs	r3, #0
 8001372:	74bb      	strb	r3, [r7, #18]
 8001374:	e025      	b.n	80013c2 <System_Alarm_Setup_Mode_Handle+0xb6>
        case ALARM_HOUR:    paramPtr1 = &alarm_setup_data.hour;    maxValue1 = 23; minValue1 = 0; break;
 8001376:	4b97      	ldr	r3, [pc, #604]	@ (80015d4 <System_Alarm_Setup_Mode_Handle+0x2c8>)
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	2317      	movs	r3, #23
 800137c:	74fb      	strb	r3, [r7, #19]
 800137e:	2300      	movs	r3, #0
 8001380:	74bb      	strb	r3, [r7, #18]
 8001382:	e01e      	b.n	80013c2 <System_Alarm_Setup_Mode_Handle+0xb6>
        case ALARM_DY_DT:   paramPtr1 = (uint8_t *)&alarm_setup_data.dy_dt; maxValue1 = 2; minValue1 = 0; break;
 8001384:	4b94      	ldr	r3, [pc, #592]	@ (80015d8 <System_Alarm_Setup_Mode_Handle+0x2cc>)
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	2302      	movs	r3, #2
 800138a:	74fb      	strb	r3, [r7, #19]
 800138c:	2300      	movs	r3, #0
 800138e:	74bb      	strb	r3, [r7, #18]
 8001390:	e017      	b.n	80013c2 <System_Alarm_Setup_Mode_Handle+0xb6>
        case ALARM_DOW_DOM: paramPtr1 = &alarm_setup_data.dow_dom; maxValue1 = 31; minValue1 = 1; break;
 8001392:	4b92      	ldr	r3, [pc, #584]	@ (80015dc <System_Alarm_Setup_Mode_Handle+0x2d0>)
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	231f      	movs	r3, #31
 8001398:	74fb      	strb	r3, [r7, #19]
 800139a:	2301      	movs	r3, #1
 800139c:	74bb      	strb	r3, [r7, #18]
 800139e:	e010      	b.n	80013c2 <System_Alarm_Setup_Mode_Handle+0xb6>
        case ALARM_ON_OFF:  alarm_setup_data.on_off = !alarm_setup_data.on_off;                   break;
 80013a0:	4b8b      	ldr	r3, [pc, #556]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 80013a2:	791b      	ldrb	r3, [r3, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	bf14      	ite	ne
 80013a8:	2301      	movne	r3, #1
 80013aa:	2300      	moveq	r3, #0
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	f083 0301 	eor.w	r3, r3, #1
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	f003 0301 	and.w	r3, r3, #1
 80013b8:	b2da      	uxtb	r2, r3
 80013ba:	4b85      	ldr	r3, [pc, #532]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 80013bc:	711a      	strb	r2, [r3, #4]
 80013be:	e000      	b.n	80013c2 <System_Alarm_Setup_Mode_Handle+0xb6>
        default: break;
 80013c0:	bf00      	nop
      }

      if (system_state.alarm_setup_cursor == ALARM_ON_OFF)
 80013c2:	4b82      	ldr	r3, [pc, #520]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 80013c4:	78db      	ldrb	r3, [r3, #3]
 80013c6:	2b04      	cmp	r3, #4
 80013c8:	f000 8123 	beq.w	8001612 <System_Alarm_Setup_Mode_Handle+0x306>
      {
        break;
      }

      // Check if the button is pressed or held
      if (button->press_flag) 
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	7b5b      	ldrb	r3, [r3, #13]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f000 811f 	beq.w	8001616 <System_Alarm_Setup_Mode_Handle+0x30a>
      {
        // Increment the selected parameter value once for a button press
        if (paramPtr1) 
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	f000 811b 	beq.w	8001616 <System_Alarm_Setup_Mode_Handle+0x30a>
        {
          // Increment the parameter value, wrapping around if necessary
          *paramPtr1 = (*paramPtr1 < maxValue1) ? (*paramPtr1 + 1) : minValue1;
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	7cfa      	ldrb	r2, [r7, #19]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d904      	bls.n	80013f4 <System_Alarm_Setup_Mode_Handle+0xe8>
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	3301      	adds	r3, #1
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	e000      	b.n	80013f6 <System_Alarm_Setup_Mode_Handle+0xea>
 80013f4:	7cbb      	ldrb	r3, [r7, #18]
 80013f6:	697a      	ldr	r2, [r7, #20]
 80013f8:	7013      	strb	r3, [r2, #0]
      //   }

      //   // Update the start tick for the next hold cycle
      //   startTick1 = HAL_GetTick();
      // } 
      break;
 80013fa:	e10c      	b.n	8001616 <System_Alarm_Setup_Mode_Handle+0x30a>

      // Button 1: If pressed, decrement the selected parameter; if held, do nothing (reserved for future use)
      case 1: 
        // Pointer to the selected parameter, its maximum value, and minimum value
        uint8_t *paramPtr2 = NULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
        uint8_t maxValue2 = 0;    
 8001400:	2300      	movs	r3, #0
 8001402:	72fb      	strb	r3, [r7, #11]
        uint8_t minValue2 = 0;  
 8001404:	2300      	movs	r3, #0
 8001406:	72bb      	strb	r3, [r7, #10]

        // Determine the parameter to decrement based on the current selection
        switch (system_state.alarm_setup_cursor)
 8001408:	4b70      	ldr	r3, [pc, #448]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 800140a:	78db      	ldrb	r3, [r3, #3]
 800140c:	2b04      	cmp	r3, #4
 800140e:	d839      	bhi.n	8001484 <System_Alarm_Setup_Mode_Handle+0x178>
 8001410:	a201      	add	r2, pc, #4	@ (adr r2, 8001418 <System_Alarm_Setup_Mode_Handle+0x10c>)
 8001412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001416:	bf00      	nop
 8001418:	0800142d 	.word	0x0800142d
 800141c:	0800143b 	.word	0x0800143b
 8001420:	08001449 	.word	0x08001449
 8001424:	08001457 	.word	0x08001457
 8001428:	08001465 	.word	0x08001465
        {
          case ALARM_MINUTE:  paramPtr2 = &alarm_setup_data.minute;  maxValue2 = 59; minValue2 = 0; break;
 800142c:	4b68      	ldr	r3, [pc, #416]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	233b      	movs	r3, #59	@ 0x3b
 8001432:	72fb      	strb	r3, [r7, #11]
 8001434:	2300      	movs	r3, #0
 8001436:	72bb      	strb	r3, [r7, #10]
 8001438:	e025      	b.n	8001486 <System_Alarm_Setup_Mode_Handle+0x17a>
          case ALARM_HOUR:    paramPtr2 = &alarm_setup_data.hour;    maxValue2 = 23; minValue2 = 0; break;
 800143a:	4b66      	ldr	r3, [pc, #408]	@ (80015d4 <System_Alarm_Setup_Mode_Handle+0x2c8>)
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	2317      	movs	r3, #23
 8001440:	72fb      	strb	r3, [r7, #11]
 8001442:	2300      	movs	r3, #0
 8001444:	72bb      	strb	r3, [r7, #10]
 8001446:	e01e      	b.n	8001486 <System_Alarm_Setup_Mode_Handle+0x17a>
          case ALARM_DY_DT:   paramPtr2 = (uint8_t *)&alarm_setup_data.dy_dt; maxValue2 = 2; minValue2 = 0; break;
 8001448:	4b63      	ldr	r3, [pc, #396]	@ (80015d8 <System_Alarm_Setup_Mode_Handle+0x2cc>)
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	2302      	movs	r3, #2
 800144e:	72fb      	strb	r3, [r7, #11]
 8001450:	2300      	movs	r3, #0
 8001452:	72bb      	strb	r3, [r7, #10]
 8001454:	e017      	b.n	8001486 <System_Alarm_Setup_Mode_Handle+0x17a>
          case ALARM_DOW_DOM: paramPtr2 = &alarm_setup_data.dow_dom; maxValue2 = 31; minValue2 = 1; break;
 8001456:	4b61      	ldr	r3, [pc, #388]	@ (80015dc <System_Alarm_Setup_Mode_Handle+0x2d0>)
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	231f      	movs	r3, #31
 800145c:	72fb      	strb	r3, [r7, #11]
 800145e:	2301      	movs	r3, #1
 8001460:	72bb      	strb	r3, [r7, #10]
 8001462:	e010      	b.n	8001486 <System_Alarm_Setup_Mode_Handle+0x17a>
          case ALARM_ON_OFF:  alarm_setup_data.on_off = !alarm_setup_data.on_off;                  break;
 8001464:	4b5a      	ldr	r3, [pc, #360]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001466:	791b      	ldrb	r3, [r3, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	bf14      	ite	ne
 800146c:	2301      	movne	r3, #1
 800146e:	2300      	moveq	r3, #0
 8001470:	b2db      	uxtb	r3, r3
 8001472:	f083 0301 	eor.w	r3, r3, #1
 8001476:	b2db      	uxtb	r3, r3
 8001478:	f003 0301 	and.w	r3, r3, #1
 800147c:	b2da      	uxtb	r2, r3
 800147e:	4b54      	ldr	r3, [pc, #336]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001480:	711a      	strb	r2, [r3, #4]
 8001482:	e000      	b.n	8001486 <System_Alarm_Setup_Mode_Handle+0x17a>
          default: break;
 8001484:	bf00      	nop
        }

        // Check if the selected parameter is ON/OFF
        if (system_state.alarm_setup_cursor == ALARM_ON_OFF)
 8001486:	4b51      	ldr	r3, [pc, #324]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 8001488:	78db      	ldrb	r3, [r3, #3]
 800148a:	2b04      	cmp	r3, #4
 800148c:	f000 80c5 	beq.w	800161a <System_Alarm_Setup_Mode_Handle+0x30e>
        {
          break;
        }

        // Check if the button is pressed or held
        if (button->press_flag) 
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	7b5b      	ldrb	r3, [r3, #13]
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 80c1 	beq.w	800161e <System_Alarm_Setup_Mode_Handle+0x312>
        {
          // Check if the selected parameter is ON/OFF
          if (system_state.alarm_setup_cursor == ALARM_ON_OFF)
 800149c:	4b4b      	ldr	r3, [pc, #300]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 800149e:	78db      	ldrb	r3, [r3, #3]
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	d10f      	bne.n	80014c4 <System_Alarm_Setup_Mode_Handle+0x1b8>
          {
            // Toggle the on/off state of the alarm
            alarm_setup_data.on_off = !alarm_setup_data.on_off;
 80014a4:	4b4a      	ldr	r3, [pc, #296]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 80014a6:	791b      	ldrb	r3, [r3, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	bf14      	ite	ne
 80014ac:	2301      	movne	r3, #1
 80014ae:	2300      	moveq	r3, #0
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	f083 0301 	eor.w	r3, r3, #1
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4b44      	ldr	r3, [pc, #272]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 80014c0:	711a      	strb	r2, [r3, #4]

        //     // Update the start tick for the next hold cycle
        //     startTick2 = HAL_GetTick();
        //   }
        // } 
        break;
 80014c2:	e0ac      	b.n	800161e <System_Alarm_Setup_Mode_Handle+0x312>
            if (paramPtr2) 
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 80a9 	beq.w	800161e <System_Alarm_Setup_Mode_Handle+0x312>
              *paramPtr2 = (*paramPtr2 > minValue2) ? (*paramPtr2 - 1) : maxValue2;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	7aba      	ldrb	r2, [r7, #10]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d204      	bcs.n	80014e0 <System_Alarm_Setup_Mode_Handle+0x1d4>
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	3b01      	subs	r3, #1
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	e000      	b.n	80014e2 <System_Alarm_Setup_Mode_Handle+0x1d6>
 80014e0:	7afb      	ldrb	r3, [r7, #11]
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	7013      	strb	r3, [r2, #0]
        break;
 80014e6:	e09a      	b.n	800161e <System_Alarm_Setup_Mode_Handle+0x312>
    
    // Button 2: If pressed, save the alarm and return to default mode; if held, do nothing (reserved for future use)
    case 2:
      // If the button is pressed, save the alarm and return to default mode 
      if (button->press_flag)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	7b5b      	ldrb	r3, [r3, #13]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d05b      	beq.n	80015aa <System_Alarm_Setup_Mode_Handle+0x29e>
      {
        // If the previous mode is Alarm View Mode
        // Use the system cursor instead to keep the alarm slot pointer unchanged
        if (system_state.past_mode == ALARM_VIEW_MODE)
 80014f2:	4b36      	ldr	r3, [pc, #216]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	2b03      	cmp	r3, #3
 80014f8:	d124      	bne.n	8001544 <System_Alarm_Setup_Mode_Handle+0x238>
        {
          // Save the alarm to EEPROM and return to Default Mode
          //    void Alarm_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow_dom, ALARM_DY_DT_MODE dy_dt, uint8_t on_off, uint8_t slot)
          Alarm_Set
 80014fa:	4b35      	ldr	r3, [pc, #212]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 80014fc:	7818      	ldrb	r0, [r3, #0]
 80014fe:	4b34      	ldr	r3, [pc, #208]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001500:	785c      	ldrb	r4, [r3, #1]
 8001502:	4b33      	ldr	r3, [pc, #204]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001504:	78dd      	ldrb	r5, [r3, #3]
 8001506:	4b32      	ldr	r3, [pc, #200]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001508:	789b      	ldrb	r3, [r3, #2]
 800150a:	4a31      	ldr	r2, [pc, #196]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 800150c:	7912      	ldrb	r2, [r2, #4]
 800150e:	492f      	ldr	r1, [pc, #188]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 8001510:	7909      	ldrb	r1, [r1, #4]
 8001512:	9102      	str	r1, [sp, #8]
 8001514:	9201      	str	r2, [sp, #4]
 8001516:	9300      	str	r3, [sp, #0]
 8001518:	462b      	mov	r3, r5
 800151a:	4622      	mov	r2, r4
 800151c:	4601      	mov	r1, r0
 800151e:	2000      	movs	r0, #0
 8001520:	f7ff fa8e 	bl	8000a40 <Alarm_Set>
            alarm_setup_data.on_off,
            system_state.alarm_view_cursor         // Save the alarm at the address where the cursor points at in Alarm View Mode
          );

          // Update the newly set alarm data
          Alarm_Get(system_state.alarm_view_cursor, &alarm_get_data[system_state.alarm_view_cursor]);
 8001524:	4b29      	ldr	r3, [pc, #164]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 8001526:	791a      	ldrb	r2, [r3, #4]
 8001528:	4b28      	ldr	r3, [pc, #160]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 800152a:	791b      	ldrb	r3, [r3, #4]
 800152c:	4619      	mov	r1, r3
 800152e:	460b      	mov	r3, r1
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	440b      	add	r3, r1
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	492a      	ldr	r1, [pc, #168]	@ (80015e0 <System_Alarm_Setup_Mode_Handle+0x2d4>)
 8001538:	440b      	add	r3, r1
 800153a:	4619      	mov	r1, r3
 800153c:	4610      	mov	r0, r2
 800153e:	f7ff facf 	bl	8000ae0 <Alarm_Get>
      // If the button is held down, do nothing (reserved for future use)
      else if (button->hold_flag) 
      {
        // Reserved
      }
      break;
 8001542:	e071      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>
          Alarm_Set
 8001544:	4b22      	ldr	r3, [pc, #136]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001546:	7818      	ldrb	r0, [r3, #0]
 8001548:	4b21      	ldr	r3, [pc, #132]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 800154a:	785c      	ldrb	r4, [r3, #1]
 800154c:	4b20      	ldr	r3, [pc, #128]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 800154e:	78dd      	ldrb	r5, [r3, #3]
 8001550:	4b1f      	ldr	r3, [pc, #124]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001552:	789b      	ldrb	r3, [r3, #2]
 8001554:	4a1e      	ldr	r2, [pc, #120]	@ (80015d0 <System_Alarm_Setup_Mode_Handle+0x2c4>)
 8001556:	7912      	ldrb	r2, [r2, #4]
 8001558:	4922      	ldr	r1, [pc, #136]	@ (80015e4 <System_Alarm_Setup_Mode_Handle+0x2d8>)
 800155a:	7809      	ldrb	r1, [r1, #0]
 800155c:	9102      	str	r1, [sp, #8]
 800155e:	9201      	str	r2, [sp, #4]
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	462b      	mov	r3, r5
 8001564:	4622      	mov	r2, r4
 8001566:	4601      	mov	r1, r0
 8001568:	2000      	movs	r0, #0
 800156a:	f7ff fa69 	bl	8000a40 <Alarm_Set>
          Alarm_Get(alarm_slot_ptr, &alarm_get_data[alarm_slot_ptr]);
 800156e:	4b1d      	ldr	r3, [pc, #116]	@ (80015e4 <System_Alarm_Setup_Mode_Handle+0x2d8>)
 8001570:	781a      	ldrb	r2, [r3, #0]
 8001572:	4b1c      	ldr	r3, [pc, #112]	@ (80015e4 <System_Alarm_Setup_Mode_Handle+0x2d8>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	4619      	mov	r1, r3
 8001578:	460b      	mov	r3, r1
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	440b      	add	r3, r1
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4917      	ldr	r1, [pc, #92]	@ (80015e0 <System_Alarm_Setup_Mode_Handle+0x2d4>)
 8001582:	440b      	add	r3, r1
 8001584:	4619      	mov	r1, r3
 8001586:	4610      	mov	r0, r2
 8001588:	f7ff faaa 	bl	8000ae0 <Alarm_Get>
          alarm_slot_ptr = (alarm_slot_ptr < ALARM_SLOT_NUM) ? (alarm_slot_ptr + 1) : 0;
 800158c:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <System_Alarm_Setup_Mode_Handle+0x2d8>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b09      	cmp	r3, #9
 8001592:	d804      	bhi.n	800159e <System_Alarm_Setup_Mode_Handle+0x292>
 8001594:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <System_Alarm_Setup_Mode_Handle+0x2d8>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	3301      	adds	r3, #1
 800159a:	b2db      	uxtb	r3, r3
 800159c:	e000      	b.n	80015a0 <System_Alarm_Setup_Mode_Handle+0x294>
 800159e:	2300      	movs	r3, #0
 80015a0:	4a10      	ldr	r2, [pc, #64]	@ (80015e4 <System_Alarm_Setup_Mode_Handle+0x2d8>)
 80015a2:	7013      	strb	r3, [r2, #0]
          Alarm_Slot_Pointer_Set();
 80015a4:	f7ff faf8 	bl	8000b98 <Alarm_Slot_Pointer_Set>
      break;
 80015a8:	e03e      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>
      else if (button->hold_flag) 
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	7b9b      	ldrb	r3, [r3, #14]
      break;
 80015ae:	e03b      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>

    // Button 3: If pressed, move to the next field; if held, do nothing (reserved for future use)
    case 3:
      // If the button is pressed, move to the next parameter field, wrapping around if necessary  
      if (button->press_flag)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	7b5b      	ldrb	r3, [r3, #13]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d033      	beq.n	8001622 <System_Alarm_Setup_Mode_Handle+0x316>
      {
        system_state.alarm_setup_cursor = (system_state.alarm_setup_cursor == ALARM_ON_OFF) ? ALARM_MINUTE : (system_state.alarm_setup_cursor + 1);
 80015ba:	4b04      	ldr	r3, [pc, #16]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 80015bc:	78db      	ldrb	r3, [r3, #3]
 80015be:	2b04      	cmp	r3, #4
 80015c0:	d012      	beq.n	80015e8 <System_Alarm_Setup_Mode_Handle+0x2dc>
 80015c2:	4b02      	ldr	r3, [pc, #8]	@ (80015cc <System_Alarm_Setup_Mode_Handle+0x2c0>)
 80015c4:	78db      	ldrb	r3, [r3, #3]
 80015c6:	3301      	adds	r3, #1
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	e00e      	b.n	80015ea <System_Alarm_Setup_Mode_Handle+0x2de>
 80015cc:	200000fc 	.word	0x200000fc
 80015d0:	2000010c 	.word	0x2000010c
 80015d4:	2000010d 	.word	0x2000010d
 80015d8:	2000010e 	.word	0x2000010e
 80015dc:	2000010f 	.word	0x2000010f
 80015e0:	2000011c 	.word	0x2000011c
 80015e4:	20000158 	.word	0x20000158
 80015e8:	2300      	movs	r3, #0
 80015ea:	4a11      	ldr	r2, [pc, #68]	@ (8001630 <System_Alarm_Setup_Mode_Handle+0x324>)
 80015ec:	70d3      	strb	r3, [r2, #3]
      //   }

      //   // Reset the button latch to avoid function replication
      //   button->latch = true;
      // }
      break;
 80015ee:	e018      	b.n	8001622 <System_Alarm_Setup_Mode_Handle+0x316>
    
    // Button 4: If pressed, cycle through the system modes; if held, do nothing (reserved for future use)
    case 4:
      // If pressed, cycle through the time system modes, but the temporary setting data is still retained (avoid accidental press)
      if (button->press_flag)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	7b5b      	ldrb	r3, [r3, #13]
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d015      	beq.n	8001626 <System_Alarm_Setup_Mode_Handle+0x31a>
      {
        // system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;
        
        // Cycle through the next system mode
        system_state.mode = ALARM_VIEW_MODE;
 80015fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <System_Alarm_Setup_Mode_Handle+0x324>)
 80015fc:	2203      	movs	r2, #3
 80015fe:	701a      	strb	r2, [r3, #0]

        // Reset the cursor for the Alarm View mode
        system_state.alarm_view_cursor = 0; 
 8001600:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <System_Alarm_Setup_Mode_Handle+0x324>)
 8001602:	2200      	movs	r2, #0
 8001604:	711a      	strb	r2, [r3, #4]

        // Set the system past mode to alarm setup mode
        system_state.past_mode = ALARM_SETUP_MODE;
 8001606:	4b0a      	ldr	r3, [pc, #40]	@ (8001630 <System_Alarm_Setup_Mode_Handle+0x324>)
 8001608:	2202      	movs	r2, #2
 800160a:	705a      	strb	r2, [r3, #1]
      //     NOT_USED_MODE,              // Select: DAY_OF_WEEK_MODE, DATE_OF_MONTH_MODE, NOT_USED_MODE
      //     time_get_data.dayofweek,    // Day of the week: 1-7 (1 = Sunday, 2 = Monday, ..., 7 = Saturday), or Date of the month: 1-31
      //     true                        // true = ON, false = OFF
      //   };
      // }
      break;
 800160c:	e00b      	b.n	8001626 <System_Alarm_Setup_Mode_Handle+0x31a>

    default:
      // Reserved for future use
      break;
 800160e:	bf00      	nop
 8001610:	e00a      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>
        break;
 8001612:	bf00      	nop
 8001614:	e008      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>
      break;
 8001616:	bf00      	nop
 8001618:	e006      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>
          break;
 800161a:	bf00      	nop
 800161c:	e004      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>
        break;
 800161e:	bf00      	nop
 8001620:	e002      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>
      break;
 8001622:	bf00      	nop
 8001624:	e000      	b.n	8001628 <System_Alarm_Setup_Mode_Handle+0x31c>
      break;
 8001626:	bf00      	nop
  }
}
 8001628:	bf00      	nop
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bdb0      	pop	{r4, r5, r7, pc}
 8001630:	200000fc 	.word	0x200000fc

08001634 <System_Alarm_View_Mode_Handle>:
 * @brief  Handles the alarm view mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Alarm_View_Mode_Handle (BUTTON_DATA *button)
{ 
 8001634:	b5b0      	push	{r4, r5, r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af04      	add	r7, sp, #16
 800163a:	6078      	str	r0, [r7, #4]
  // Handle button actions in alarm view mode
  switch (button->index) 
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	799b      	ldrb	r3, [r3, #6]
 8001640:	2b04      	cmp	r3, #4
 8001642:	f200 8115 	bhi.w	8001870 <System_Alarm_View_Mode_Handle+0x23c>
 8001646:	a201      	add	r2, pc, #4	@ (adr r2, 800164c <System_Alarm_View_Mode_Handle+0x18>)
 8001648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800164c:	08001661 	.word	0x08001661
 8001650:	0800168b 	.word	0x0800168b
 8001654:	080016b5 	.word	0x080016b5
 8001658:	080017b5 	.word	0x080017b5
 800165c:	08001859 	.word	0x08001859
  {
    // Button 0: If pressed, increment the selection cursor; if held, do nothing (reserved for future use)
    case 0:
      if      (button->press_flag)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	7b5b      	ldrb	r3, [r3, #13]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d00c      	beq.n	8001684 <System_Alarm_View_Mode_Handle+0x50>
      {
        system_state.alarm_view_cursor = (system_state.alarm_view_cursor == ALARM_VIEW_CURSOR_MAX) ? 0 : (system_state.alarm_view_cursor + 1);
 800166a:	4b87      	ldr	r3, [pc, #540]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 800166c:	791b      	ldrb	r3, [r3, #4]
 800166e:	2b09      	cmp	r3, #9
 8001670:	d004      	beq.n	800167c <System_Alarm_View_Mode_Handle+0x48>
 8001672:	4b85      	ldr	r3, [pc, #532]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001674:	791b      	ldrb	r3, [r3, #4]
 8001676:	3301      	adds	r3, #1
 8001678:	b2db      	uxtb	r3, r3
 800167a:	e000      	b.n	800167e <System_Alarm_View_Mode_Handle+0x4a>
 800167c:	2300      	movs	r3, #0
 800167e:	4a82      	ldr	r2, [pc, #520]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001680:	7113      	strb	r3, [r2, #4]
      }
      else if (button->hold_flag)
      {
        // Reserved
      }
      break;
 8001682:	e0fc      	b.n	800187e <System_Alarm_View_Mode_Handle+0x24a>
      else if (button->hold_flag)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001688:	e0f9      	b.n	800187e <System_Alarm_View_Mode_Handle+0x24a>

    // Button 1: If pressed, decrement the selection cursor; if held, do nothing (reserved for future use)
    case 1:
      if      (button->press_flag)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	7b5b      	ldrb	r3, [r3, #13]
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d00c      	beq.n	80016ae <System_Alarm_View_Mode_Handle+0x7a>
      {
        system_state.alarm_view_cursor = (system_state.alarm_view_cursor == 0) ? ALARM_VIEW_CURSOR_MAX : (system_state.alarm_view_cursor - 1);
 8001694:	4b7c      	ldr	r3, [pc, #496]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001696:	791b      	ldrb	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d004      	beq.n	80016a6 <System_Alarm_View_Mode_Handle+0x72>
 800169c:	4b7a      	ldr	r3, [pc, #488]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 800169e:	791b      	ldrb	r3, [r3, #4]
 80016a0:	3b01      	subs	r3, #1
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	e000      	b.n	80016a8 <System_Alarm_View_Mode_Handle+0x74>
 80016a6:	2309      	movs	r3, #9
 80016a8:	4a77      	ldr	r2, [pc, #476]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 80016aa:	7113      	strb	r3, [r2, #4]
      }
      else if (button->hold_flag)
      {
        // Reserved
      }
      break;
 80016ac:	e0e7      	b.n	800187e <System_Alarm_View_Mode_Handle+0x24a>
      else if (button->hold_flag)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	7b9b      	ldrb	r3, [r3, #14]
      break;
 80016b2:	e0e4      	b.n	800187e <System_Alarm_View_Mode_Handle+0x24a>
    
    // Button 2: If pressed, toggle ON/OFF; if held, do nothing (reserved for future use)
    case 2:
      if      (button->press_flag)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	7b5b      	ldrb	r3, [r3, #13]
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 80da 	beq.w	8001874 <System_Alarm_View_Mode_Handle+0x240>
      {
        // Retrieve the selected alarm data to system parameter data
        alarm_setup_data.minute  = alarm_get_data[system_state.alarm_view_cursor].minute;
 80016c0:	4b71      	ldr	r3, [pc, #452]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 80016c2:	791b      	ldrb	r3, [r3, #4]
 80016c4:	4619      	mov	r1, r3
 80016c6:	4a71      	ldr	r2, [pc, #452]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 80016c8:	460b      	mov	r3, r1
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	440b      	add	r3, r1
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	4413      	add	r3, r2
 80016d2:	3301      	adds	r3, #1
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	4b6d      	ldr	r3, [pc, #436]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 80016da:	701a      	strb	r2, [r3, #0]
        alarm_setup_data.hour    = alarm_get_data[system_state.alarm_view_cursor].hour;
 80016dc:	4b6a      	ldr	r3, [pc, #424]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 80016de:	791b      	ldrb	r3, [r3, #4]
 80016e0:	4619      	mov	r1, r3
 80016e2:	4a6a      	ldr	r2, [pc, #424]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 80016e4:	460b      	mov	r3, r1
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	440b      	add	r3, r1
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	4413      	add	r3, r2
 80016ee:	3302      	adds	r3, #2
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	4b66      	ldr	r3, [pc, #408]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 80016f6:	705a      	strb	r2, [r3, #1]
        alarm_setup_data.dy_dt   = alarm_get_data[system_state.alarm_view_cursor].dy_dt;
 80016f8:	4b63      	ldr	r3, [pc, #396]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 80016fa:	791b      	ldrb	r3, [r3, #4]
 80016fc:	4619      	mov	r1, r3
 80016fe:	4a63      	ldr	r2, [pc, #396]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 8001700:	460b      	mov	r3, r1
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	440b      	add	r3, r1
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	4413      	add	r3, r2
 800170a:	3303      	adds	r3, #3
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	b2da      	uxtb	r2, r3
 8001710:	4b5f      	ldr	r3, [pc, #380]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 8001712:	709a      	strb	r2, [r3, #2]
        alarm_setup_data.dow_dom = alarm_get_data[system_state.alarm_view_cursor].dow_dom;
 8001714:	4b5c      	ldr	r3, [pc, #368]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001716:	791b      	ldrb	r3, [r3, #4]
 8001718:	4619      	mov	r1, r3
 800171a:	4a5c      	ldr	r2, [pc, #368]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 800171c:	460b      	mov	r3, r1
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	440b      	add	r3, r1
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	4413      	add	r3, r2
 8001726:	3304      	adds	r3, #4
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	b2da      	uxtb	r2, r3
 800172c:	4b58      	ldr	r3, [pc, #352]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 800172e:	70da      	strb	r2, [r3, #3]
        alarm_setup_data.on_off  = alarm_get_data[system_state.alarm_view_cursor].on_off;
 8001730:	4b55      	ldr	r3, [pc, #340]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001732:	791b      	ldrb	r3, [r3, #4]
 8001734:	4619      	mov	r1, r3
 8001736:	4a55      	ldr	r2, [pc, #340]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 8001738:	460b      	mov	r3, r1
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	440b      	add	r3, r1
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	3305      	adds	r3, #5
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	b2da      	uxtb	r2, r3
 8001748:	4b51      	ldr	r3, [pc, #324]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 800174a:	711a      	strb	r2, [r3, #4]

        // Toggle ON/OFF data
        alarm_setup_data.on_off = !alarm_setup_data.on_off;
 800174c:	4b50      	ldr	r3, [pc, #320]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 800174e:	791b      	ldrb	r3, [r3, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	bf14      	ite	ne
 8001754:	2301      	movne	r3, #1
 8001756:	2300      	moveq	r3, #0
 8001758:	b2db      	uxtb	r3, r3
 800175a:	f083 0301 	eor.w	r3, r3, #1
 800175e:	b2db      	uxtb	r3, r3
 8001760:	f003 0301 	and.w	r3, r3, #1
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4b4a      	ldr	r3, [pc, #296]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 8001768:	711a      	strb	r2, [r3, #4]

        // Save the modified alarm to the EEPROM module
        //    void Alarm_Set (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow_dom, ALARM_DY_DT_MODE dy_dt, uint8_t on_off, uint8_t slot)
        Alarm_Set
 800176a:	4b49      	ldr	r3, [pc, #292]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 800176c:	7818      	ldrb	r0, [r3, #0]
 800176e:	4b48      	ldr	r3, [pc, #288]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 8001770:	785c      	ldrb	r4, [r3, #1]
 8001772:	4b47      	ldr	r3, [pc, #284]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 8001774:	78dd      	ldrb	r5, [r3, #3]
 8001776:	4b46      	ldr	r3, [pc, #280]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 8001778:	789b      	ldrb	r3, [r3, #2]
 800177a:	4a45      	ldr	r2, [pc, #276]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 800177c:	7912      	ldrb	r2, [r2, #4]
 800177e:	4942      	ldr	r1, [pc, #264]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001780:	7909      	ldrb	r1, [r1, #4]
 8001782:	9102      	str	r1, [sp, #8]
 8001784:	9201      	str	r2, [sp, #4]
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	462b      	mov	r3, r5
 800178a:	4622      	mov	r2, r4
 800178c:	4601      	mov	r1, r0
 800178e:	2000      	movs	r0, #0
 8001790:	f7ff f956 	bl	8000a40 <Alarm_Set>
          alarm_setup_data.on_off,
          system_state.alarm_view_cursor   
        );

        // Update the newly set alarm data
        Alarm_Get(system_state.alarm_view_cursor, &alarm_get_data[system_state.alarm_view_cursor]);
 8001794:	4b3c      	ldr	r3, [pc, #240]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001796:	791a      	ldrb	r2, [r3, #4]
 8001798:	4b3b      	ldr	r3, [pc, #236]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 800179a:	791b      	ldrb	r3, [r3, #4]
 800179c:	4619      	mov	r1, r3
 800179e:	460b      	mov	r3, r1
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	440b      	add	r3, r1
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4939      	ldr	r1, [pc, #228]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 80017a8:	440b      	add	r3, r1
 80017aa:	4619      	mov	r1, r3
 80017ac:	4610      	mov	r0, r2
 80017ae:	f7ff f997 	bl	8000ae0 <Alarm_Get>
      //   system_param_data.on_off  = alarm_get_data[system_state.cursor].on_off;

      //   // System switches to Alarm Setup Mode
      //   system_state.mode = ALARM_SETUP_MODE;
      // }
      break;
 80017b2:	e05f      	b.n	8001874 <System_Alarm_View_Mode_Handle+0x240>

    // Button 3: If pressed, enter Alarm Setup Mode with selected alarm data preloaded (for editing); if held, do nothing (reserved for future use)
    case 3: 
      if      (button->press_flag)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	7b5b      	ldrb	r3, [r3, #13]
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d05c      	beq.n	8001878 <System_Alarm_View_Mode_Handle+0x244>
      {
        // Retrieve the selected alarm data to system parameter data
        alarm_setup_data.minute  = alarm_get_data[system_state.alarm_view_cursor].minute;
 80017be:	4b32      	ldr	r3, [pc, #200]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 80017c0:	791b      	ldrb	r3, [r3, #4]
 80017c2:	4619      	mov	r1, r3
 80017c4:	4a31      	ldr	r2, [pc, #196]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 80017c6:	460b      	mov	r3, r1
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	440b      	add	r3, r1
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	4413      	add	r3, r2
 80017d0:	3301      	adds	r3, #1
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 80017d8:	701a      	strb	r2, [r3, #0]
        alarm_setup_data.hour    = alarm_get_data[system_state.alarm_view_cursor].hour;
 80017da:	4b2b      	ldr	r3, [pc, #172]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 80017dc:	791b      	ldrb	r3, [r3, #4]
 80017de:	4619      	mov	r1, r3
 80017e0:	4a2a      	ldr	r2, [pc, #168]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 80017e2:	460b      	mov	r3, r1
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	440b      	add	r3, r1
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4413      	add	r3, r2
 80017ec:	3302      	adds	r3, #2
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	4b27      	ldr	r3, [pc, #156]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 80017f4:	705a      	strb	r2, [r3, #1]
        alarm_setup_data.dy_dt   = alarm_get_data[system_state.alarm_view_cursor].dy_dt;
 80017f6:	4b24      	ldr	r3, [pc, #144]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 80017f8:	791b      	ldrb	r3, [r3, #4]
 80017fa:	4619      	mov	r1, r3
 80017fc:	4a23      	ldr	r2, [pc, #140]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 80017fe:	460b      	mov	r3, r1
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	440b      	add	r3, r1
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4413      	add	r3, r2
 8001808:	3303      	adds	r3, #3
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 8001810:	709a      	strb	r2, [r3, #2]
        alarm_setup_data.dow_dom = alarm_get_data[system_state.alarm_view_cursor].dow_dom;
 8001812:	4b1d      	ldr	r3, [pc, #116]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001814:	791b      	ldrb	r3, [r3, #4]
 8001816:	4619      	mov	r1, r3
 8001818:	4a1c      	ldr	r2, [pc, #112]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 800181a:	460b      	mov	r3, r1
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	440b      	add	r3, r1
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	4413      	add	r3, r2
 8001824:	3304      	adds	r3, #4
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 800182c:	70da      	strb	r2, [r3, #3]
        alarm_setup_data.on_off  = alarm_get_data[system_state.alarm_view_cursor].on_off;
 800182e:	4b16      	ldr	r3, [pc, #88]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001830:	791b      	ldrb	r3, [r3, #4]
 8001832:	4619      	mov	r1, r3
 8001834:	4a15      	ldr	r2, [pc, #84]	@ (800188c <System_Alarm_View_Mode_Handle+0x258>)
 8001836:	460b      	mov	r3, r1
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	440b      	add	r3, r1
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	4413      	add	r3, r2
 8001840:	3305      	adds	r3, #5
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	b2da      	uxtb	r2, r3
 8001846:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <System_Alarm_View_Mode_Handle+0x25c>)
 8001848:	711a      	strb	r2, [r3, #4]

        // System switches to Alarm Setup Mode
        system_state.mode = ALARM_SETUP_MODE;
 800184a:	4b0f      	ldr	r3, [pc, #60]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 800184c:	2202      	movs	r2, #2
 800184e:	701a      	strb	r2, [r3, #0]

        // Set the system past mode to alarm view mode
        system_state.past_mode = ALARM_VIEW_MODE;
 8001850:	4b0d      	ldr	r3, [pc, #52]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001852:	2203      	movs	r2, #3
 8001854:	705a      	strb	r2, [r3, #1]
      //   Alarm_Clear(system_state.cursor);

      //   // Update alarm data
      //   Alarm_Get(system_state.cursor, &alarm_get_data[system_state.cursor]);
      // }
      break;
 8001856:	e00f      	b.n	8001878 <System_Alarm_View_Mode_Handle+0x244>

    // Button 4: If pressed, cycle through the time setup fields; if held, do nothing (reserved for future use)
    case 4:
      // If pressed, cycle to the next system mode
      if (button->press_flag)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	7b5b      	ldrb	r3, [r3, #13]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	d00c      	beq.n	800187c <System_Alarm_View_Mode_Handle+0x248>
      {
        // Cycle through the next system mode
        system_state.mode = SYSTEM_OPTIONS_MODE;
 8001862:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 8001864:	2205      	movs	r2, #5
 8001866:	701a      	strb	r2, [r3, #0]
        
        // Set the system past mode to alarm view mode
        system_state.past_mode = ALARM_VIEW_MODE;
 8001868:	4b07      	ldr	r3, [pc, #28]	@ (8001888 <System_Alarm_View_Mode_Handle+0x254>)
 800186a:	2203      	movs	r2, #3
 800186c:	705a      	strb	r2, [r3, #1]
      // else if (button->hold_flag && !button->latch)
      // {
      //   system_state.mode = DEFAULT_MODE; 
      //   button->latch = true;
      // }
      break;
 800186e:	e005      	b.n	800187c <System_Alarm_View_Mode_Handle+0x248>

    default: 
      break;
 8001870:	bf00      	nop
 8001872:	e004      	b.n	800187e <System_Alarm_View_Mode_Handle+0x24a>
      break;
 8001874:	bf00      	nop
 8001876:	e002      	b.n	800187e <System_Alarm_View_Mode_Handle+0x24a>
      break;
 8001878:	bf00      	nop
 800187a:	e000      	b.n	800187e <System_Alarm_View_Mode_Handle+0x24a>
      break;
 800187c:	bf00      	nop
  }
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bdb0      	pop	{r4, r5, r7, pc}
 8001886:	bf00      	nop
 8001888:	200000fc 	.word	0x200000fc
 800188c:	2000011c 	.word	0x2000011c
 8001890:	2000010c 	.word	0x2000010c

08001894 <System_Options_Mode_Handle>:
 * @brief  Handles the system options mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Options_Mode_Handle (BUTTON_DATA *button)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  switch (button->index) 
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	799b      	ldrb	r3, [r3, #6]
 80018a0:	2b04      	cmp	r3, #4
 80018a2:	d853      	bhi.n	800194c <System_Options_Mode_Handle+0xb8>
 80018a4:	a201      	add	r2, pc, #4	@ (adr r2, 80018ac <System_Options_Mode_Handle+0x18>)
 80018a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018aa:	bf00      	nop
 80018ac:	080018d9 	.word	0x080018d9
 80018b0:	08001903 	.word	0x08001903
 80018b4:	0800192d 	.word	0x0800192d
 80018b8:	0800193d 	.word	0x0800193d
 80018bc:	080018c1 	.word	0x080018c1
  {
    // Button 4: If pressed, cycle through the time setup fields; if held, do nothing (reserved for future use)
    case 4:
      // If pressed, cycle through the next system mode
      if      (button->press_flag)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	7b5b      	ldrb	r3, [r3, #13]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d042      	beq.n	8001950 <System_Options_Mode_Handle+0xbc>
      {
        // system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;

        // Cycle through the next system mode
        system_state.mode = DEFAULT_MODE;
 80018ca:	4b28      	ldr	r3, [pc, #160]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	701a      	strb	r2, [r3, #0]

        // Set the system past mode to system options mode
        system_state.past_mode = SYSTEM_OPTIONS_MODE;
 80018d0:	4b26      	ldr	r3, [pc, #152]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 80018d2:	2205      	movs	r2, #5
 80018d4:	705a      	strb	r2, [r3, #1]
      // // If held, set the mode to default
      // else if (button->hold_flag)
      // {
      //   system_state.mode = DEFAULT_MODE;
      // }
      break;
 80018d6:	e03b      	b.n	8001950 <System_Options_Mode_Handle+0xbc>

    case 0:
      if      (button->press_flag)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	7b5b      	ldrb	r3, [r3, #13]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d00c      	beq.n	80018fc <System_Options_Mode_Handle+0x68>
      {
        system_state.system_opt_cursor = (system_state.system_opt_cursor == SYSTEM_OPT_CURSOR_MAX) ? 0 : (system_state.system_opt_cursor + 1);
 80018e2:	4b22      	ldr	r3, [pc, #136]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 80018e4:	795b      	ldrb	r3, [r3, #5]
 80018e6:	2b09      	cmp	r3, #9
 80018e8:	d004      	beq.n	80018f4 <System_Options_Mode_Handle+0x60>
 80018ea:	4b20      	ldr	r3, [pc, #128]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 80018ec:	795b      	ldrb	r3, [r3, #5]
 80018ee:	3301      	adds	r3, #1
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	e000      	b.n	80018f6 <System_Options_Mode_Handle+0x62>
 80018f4:	2300      	movs	r3, #0
 80018f6:	4a1d      	ldr	r2, [pc, #116]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 80018f8:	7153      	strb	r3, [r2, #5]
      }
      else if (button->hold_flag)
      {

      }
      break;
 80018fa:	e02e      	b.n	800195a <System_Options_Mode_Handle+0xc6>
      else if (button->hold_flag)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	7b9b      	ldrb	r3, [r3, #14]
      break;
 8001900:	e02b      	b.n	800195a <System_Options_Mode_Handle+0xc6>

    case 1:
      if      (button->press_flag)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	7b5b      	ldrb	r3, [r3, #13]
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b00      	cmp	r3, #0
 800190a:	d00c      	beq.n	8001926 <System_Options_Mode_Handle+0x92>
      {
        system_state.system_opt_cursor = (system_state.system_opt_cursor == 0) ? SYSTEM_OPT_CURSOR_MAX : (system_state.system_opt_cursor - 1);
 800190c:	4b17      	ldr	r3, [pc, #92]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 800190e:	795b      	ldrb	r3, [r3, #5]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d004      	beq.n	800191e <System_Options_Mode_Handle+0x8a>
 8001914:	4b15      	ldr	r3, [pc, #84]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 8001916:	795b      	ldrb	r3, [r3, #5]
 8001918:	3b01      	subs	r3, #1
 800191a:	b2db      	uxtb	r3, r3
 800191c:	e000      	b.n	8001920 <System_Options_Mode_Handle+0x8c>
 800191e:	2309      	movs	r3, #9
 8001920:	4a12      	ldr	r2, [pc, #72]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 8001922:	7153      	strb	r3, [r2, #5]
      }
      else if (button->hold_flag)
      {

      }
      break;
 8001924:	e019      	b.n	800195a <System_Options_Mode_Handle+0xc6>
      else if (button->hold_flag)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	7b9b      	ldrb	r3, [r3, #14]
      break;
 800192a:	e016      	b.n	800195a <System_Options_Mode_Handle+0xc6>
    
    case 2:
      if      (button->press_flag)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	7b5b      	ldrb	r3, [r3, #13]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10e      	bne.n	8001954 <System_Options_Mode_Handle+0xc0>
      {

      }
      else if (button->hold_flag)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 800193a:	e00b      	b.n	8001954 <System_Options_Mode_Handle+0xc0>

    case 3: 
      if      (button->press_flag)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	7b5b      	ldrb	r3, [r3, #13]
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d108      	bne.n	8001958 <System_Options_Mode_Handle+0xc4>
      {

      }
      else if (button->hold_flag)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 800194a:	e005      	b.n	8001958 <System_Options_Mode_Handle+0xc4>

    default: 
      break;
 800194c:	bf00      	nop
 800194e:	e004      	b.n	800195a <System_Options_Mode_Handle+0xc6>
      break;
 8001950:	bf00      	nop
 8001952:	e002      	b.n	800195a <System_Options_Mode_Handle+0xc6>
      break;
 8001954:	bf00      	nop
 8001956:	e000      	b.n	800195a <System_Options_Mode_Handle+0xc6>
      break;
 8001958:	bf00      	nop
  }

  // Set the system past mode to system options mode
  system_state.past_mode = SYSTEM_OPTIONS_MODE;
 800195a:	4b04      	ldr	r3, [pc, #16]	@ (800196c <System_Options_Mode_Handle+0xd8>)
 800195c:	2205      	movs	r2, #5
 800195e:	705a      	strb	r2, [r3, #1]
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	bc80      	pop	{r7}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	200000fc 	.word	0x200000fc

08001970 <System_Alarm_Active_Mode_Handle>:
 * @brief  Handles the alarm active mode based on button actions.
 * @param  button: Pointer to the BUTTON structure containing button state and index.
 * @retval None
 */
void System_Alarm_Active_Mode_Handle (BUTTON_DATA *button)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  // Handle button actions in alarm active mode
  switch (button->index) 
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	799b      	ldrb	r3, [r3, #6]
 800197c:	2b04      	cmp	r3, #4
 800197e:	d83f      	bhi.n	8001a00 <System_Alarm_Active_Mode_Handle+0x90>
 8001980:	a201      	add	r2, pc, #4	@ (adr r2, 8001988 <System_Alarm_Active_Mode_Handle+0x18>)
 8001982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001986:	bf00      	nop
 8001988:	080019f1 	.word	0x080019f1
 800198c:	080019c1 	.word	0x080019c1
 8001990:	080019d1 	.word	0x080019d1
 8001994:	080019e1 	.word	0x080019e1
 8001998:	0800199d 	.word	0x0800199d
  {
    // Button 4: If pressed, cycle through the time setup fields; if held, do nothing (reserved for future use)
    case 4:
      // If pressed, cycle through the time setup fields
      if (button->press_flag)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	7b5b      	ldrb	r3, [r3, #13]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d02e      	beq.n	8001a04 <System_Alarm_Active_Mode_Handle+0x94>
      {
        system_state.mode = (system_state.mode < (SYSTEM_MODE_NUM - 1)) ? (system_state.mode + 1) : 0;
 80019a6:	4b20      	ldr	r3, [pc, #128]	@ (8001a28 <System_Alarm_Active_Mode_Handle+0xb8>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	d804      	bhi.n	80019b8 <System_Alarm_Active_Mode_Handle+0x48>
 80019ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001a28 <System_Alarm_Active_Mode_Handle+0xb8>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	3301      	adds	r3, #1
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	e000      	b.n	80019ba <System_Alarm_Active_Mode_Handle+0x4a>
 80019b8:	2300      	movs	r3, #0
 80019ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001a28 <System_Alarm_Active_Mode_Handle+0xb8>)
 80019bc:	7013      	strb	r3, [r2, #0]
      // else if (button->hold_flag && !button->latch)
      // {
      //   system_state.mode = DEFAULT_MODE; 
      //   button->latch = true;
      // }
      break;
 80019be:	e021      	b.n	8001a04 <System_Alarm_Active_Mode_Handle+0x94>

    case 1:
      if      (button->press_flag)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	7b5b      	ldrb	r3, [r3, #13]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d11e      	bne.n	8001a08 <System_Alarm_Active_Mode_Handle+0x98>
      {

      }
      else if (button->hold_flag)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 80019ce:	e01b      	b.n	8001a08 <System_Alarm_Active_Mode_Handle+0x98>

    case 2:
      if      (button->press_flag)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	7b5b      	ldrb	r3, [r3, #13]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d118      	bne.n	8001a0c <System_Alarm_Active_Mode_Handle+0x9c>
      {

      }
      else if (button->hold_flag)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 80019de:	e015      	b.n	8001a0c <System_Alarm_Active_Mode_Handle+0x9c>
    
    case 3:
      if      (button->press_flag)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	7b5b      	ldrb	r3, [r3, #13]
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d112      	bne.n	8001a10 <System_Alarm_Active_Mode_Handle+0xa0>
      {

      }
      else if (button->hold_flag)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 80019ee:	e00f      	b.n	8001a10 <System_Alarm_Active_Mode_Handle+0xa0>

    case 0: 
      if      (button->press_flag)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	7b5b      	ldrb	r3, [r3, #13]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d10c      	bne.n	8001a14 <System_Alarm_Active_Mode_Handle+0xa4>
      {

      }
      else if (button->hold_flag)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	7b9b      	ldrb	r3, [r3, #14]
      {

      }
      break;
 80019fe:	e009      	b.n	8001a14 <System_Alarm_Active_Mode_Handle+0xa4>

    default: 
      break;
 8001a00:	bf00      	nop
 8001a02:	e008      	b.n	8001a16 <System_Alarm_Active_Mode_Handle+0xa6>
      break;
 8001a04:	bf00      	nop
 8001a06:	e006      	b.n	8001a16 <System_Alarm_Active_Mode_Handle+0xa6>
      break;
 8001a08:	bf00      	nop
 8001a0a:	e004      	b.n	8001a16 <System_Alarm_Active_Mode_Handle+0xa6>
      break;
 8001a0c:	bf00      	nop
 8001a0e:	e002      	b.n	8001a16 <System_Alarm_Active_Mode_Handle+0xa6>
      break;
 8001a10:	bf00      	nop
 8001a12:	e000      	b.n	8001a16 <System_Alarm_Active_Mode_Handle+0xa6>
      break;
 8001a14:	bf00      	nop
  }

  // Set the system past mode to alarm active mode
  system_state.past_mode = ALARM_ACTIVE_MODE;
 8001a16:	4b04      	ldr	r3, [pc, #16]	@ (8001a28 <System_Alarm_Active_Mode_Handle+0xb8>)
 8001a18:	2204      	movs	r2, #4
 8001a1a:	705a      	strb	r2, [r3, #1]
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	200000fc 	.word	0x200000fc

08001a2c <HAL_GPIO_EXTI_Callback>:
  * @brief  Callback function to handle GPIO interrupts.
  * @param  GPIO_Pin: The pin number of the GPIO that triggered the interrupt.
  * @retval None
*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001a36:	88fb      	ldrh	r3, [r7, #6]
 8001a38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a3c:	d02a      	beq.n	8001a94 <HAL_GPIO_EXTI_Callback+0x68>
 8001a3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a42:	dc2f      	bgt.n	8001aa4 <HAL_GPIO_EXTI_Callback+0x78>
 8001a44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a48:	d020      	beq.n	8001a8c <HAL_GPIO_EXTI_Callback+0x60>
 8001a4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a4e:	dc29      	bgt.n	8001aa4 <HAL_GPIO_EXTI_Callback+0x78>
 8001a50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a54:	d016      	beq.n	8001a84 <HAL_GPIO_EXTI_Callback+0x58>
 8001a56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a5a:	dc23      	bgt.n	8001aa4 <HAL_GPIO_EXTI_Callback+0x78>
 8001a5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a60:	d00c      	beq.n	8001a7c <HAL_GPIO_EXTI_Callback+0x50>
 8001a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a66:	dc1d      	bgt.n	8001aa4 <HAL_GPIO_EXTI_Callback+0x78>
 8001a68:	2b20      	cmp	r3, #32
 8001a6a:	d003      	beq.n	8001a74 <HAL_GPIO_EXTI_Callback+0x48>
 8001a6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a70:	d014      	beq.n	8001a9c <HAL_GPIO_EXTI_Callback+0x70>
      button4.int_flag = true;
      break;  

    default:
      // Handle other GPIO interrupts if necessary
      break;
 8001a72:	e017      	b.n	8001aa4 <HAL_GPIO_EXTI_Callback+0x78>
      rtc_int_flag = true;
 8001a74:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab0 <HAL_GPIO_EXTI_Callback+0x84>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	701a      	strb	r2, [r3, #0]
      break;
 8001a7a:	e014      	b.n	8001aa6 <HAL_GPIO_EXTI_Callback+0x7a>
      button0.int_flag = true;
 8001a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <HAL_GPIO_EXTI_Callback+0x88>)
 8001a7e:	2201      	movs	r2, #1
 8001a80:	731a      	strb	r2, [r3, #12]
      break;
 8001a82:	e010      	b.n	8001aa6 <HAL_GPIO_EXTI_Callback+0x7a>
      button1.int_flag = true;
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	731a      	strb	r2, [r3, #12]
      break;
 8001a8a:	e00c      	b.n	8001aa6 <HAL_GPIO_EXTI_Callback+0x7a>
      button2.int_flag = true;
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <HAL_GPIO_EXTI_Callback+0x90>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	731a      	strb	r2, [r3, #12]
      break;
 8001a92:	e008      	b.n	8001aa6 <HAL_GPIO_EXTI_Callback+0x7a>
      button3.int_flag = true;
 8001a94:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac0 <HAL_GPIO_EXTI_Callback+0x94>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	731a      	strb	r2, [r3, #12]
      break;  
 8001a9a:	e004      	b.n	8001aa6 <HAL_GPIO_EXTI_Callback+0x7a>
      button4.int_flag = true;
 8001a9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <HAL_GPIO_EXTI_Callback+0x98>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	731a      	strb	r2, [r3, #12]
      break;  
 8001aa2:	e000      	b.n	8001aa6 <HAL_GPIO_EXTI_Callback+0x7a>
      break;
 8001aa4:	bf00      	nop
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr
 8001ab0:	20000159 	.word	0x20000159
 8001ab4:	20000000 	.word	0x20000000
 8001ab8:	20000010 	.word	0x20000010
 8001abc:	20000020 	.word	0x20000020
 8001ac0:	20000030 	.word	0x20000030
 8001ac4:	20000040 	.word	0x20000040

08001ac8 <HAL_UART_RxCpltCallback>:
  * @brief  Callback function to handle UART interrupts.
  * @param  huart: Pointer to the UART handle.
  * @retval None
*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  // Verify the UART instance to ensure the callback is for USART1
  // If the UART instance is USART1, store the received data into the uart_rx_data array
  if(huart->Instance == USART1)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a09      	ldr	r2, [pc, #36]	@ (8001afc <HAL_UART_RxCpltCallback+0x34>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d10a      	bne.n	8001af0 <HAL_UART_RxCpltCallback+0x28>
  {
    // Store the received data into the uart_rx_data array
    uart_rx_hour = uart_rx_data[0];
 8001ada:	4b09      	ldr	r3, [pc, #36]	@ (8001b00 <HAL_UART_RxCpltCallback+0x38>)
 8001adc:	781a      	ldrb	r2, [r3, #0]
 8001ade:	4b09      	ldr	r3, [pc, #36]	@ (8001b04 <HAL_UART_RxCpltCallback+0x3c>)
 8001ae0:	701a      	strb	r2, [r3, #0]
    uart_rx_minute = uart_rx_data[1];
 8001ae2:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <HAL_UART_RxCpltCallback+0x38>)
 8001ae4:	785a      	ldrb	r2, [r3, #1]
 8001ae6:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <HAL_UART_RxCpltCallback+0x40>)
 8001ae8:	701a      	strb	r2, [r3, #0]

    // Set the UART receive flag
    uart_rx_flag = 1;
 8001aea:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <HAL_UART_RxCpltCallback+0x44>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	701a      	strb	r2, [r3, #0]
  }
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40013800 	.word	0x40013800
 8001b00:	20000168 	.word	0x20000168
 8001b04:	2000016a 	.word	0x2000016a
 8001b08:	2000016b 	.word	0x2000016b
 8001b0c:	20000166 	.word	0x20000166

08001b10 <HAL_ADC_ConvCpltCallback>:
  * @brief  Callback function to handle ADC conversion complete interrupts.
  * @param  hadc: Pointer to the ADC handle.
  * @retval None
*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
	// Verify the ADC instance to ensure the callback is for ADC1
  // If the ADC instance is ADC1, get the ADC value and calculate the battery percentage
  if (hadc == &hadc1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a10      	ldr	r2, [pc, #64]	@ (8001b5c <HAL_ADC_ConvCpltCallback+0x4c>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d119      	bne.n	8001b54 <HAL_ADC_ConvCpltCallback+0x44>
	{
    // Get the ADC value
    adc_data = HAL_ADC_GetValue(&hadc1);
 8001b20:	480e      	ldr	r0, [pc, #56]	@ (8001b5c <HAL_ADC_ConvCpltCallback+0x4c>)
 8001b22:	f000 fbef 	bl	8002304 <HAL_ADC_GetValue>
 8001b26:	4603      	mov	r3, r0
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b60 <HAL_ADC_ConvCpltCallback+0x50>)
 8001b2c:	801a      	strh	r2, [r3, #0]

    // Set the ADC valid flag
    adc_valid_flag = 1;
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <HAL_ADC_ConvCpltCallback+0x54>)
 8001b30:	2201      	movs	r2, #1
 8001b32:	701a      	strb	r2, [r3, #0]

    // Calculate the battery percentage
    battery_percentage = adc_data * 100 / 4095;
 8001b34:	4b0a      	ldr	r3, [pc, #40]	@ (8001b60 <HAL_ADC_ConvCpltCallback+0x50>)
 8001b36:	881b      	ldrh	r3, [r3, #0]
 8001b38:	461a      	mov	r2, r3
 8001b3a:	2364      	movs	r3, #100	@ 0x64
 8001b3c:	fb02 f303 	mul.w	r3, r2, r3
 8001b40:	4a09      	ldr	r2, [pc, #36]	@ (8001b68 <HAL_ADC_ConvCpltCallback+0x58>)
 8001b42:	fb82 1203 	smull	r1, r2, r2, r3
 8001b46:	441a      	add	r2, r3
 8001b48:	12d2      	asrs	r2, r2, #11
 8001b4a:	17db      	asrs	r3, r3, #31
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001b52:	801a      	strh	r2, [r3, #0]
	}
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000078 	.word	0x20000078
 8001b60:	20000162 	.word	0x20000162
 8001b64:	20000161 	.word	0x20000161
 8001b68:	80080081 	.word	0x80080081
 8001b6c:	20000164 	.word	0x20000164

08001b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b74:	b672      	cpsid	i
}
 8001b76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b78:	bf00      	nop
 8001b7a:	e7fd      	b.n	8001b78 <Error_Handler+0x8>

08001b7c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001b80:	4b17      	ldr	r3, [pc, #92]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001b82:	4a18      	ldr	r2, [pc, #96]	@ (8001be4 <MX_SPI1_Init+0x68>)
 8001b84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b86:	4b16      	ldr	r3, [pc, #88]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001b88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b8e:	4b14      	ldr	r3, [pc, #80]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b94:	4b12      	ldr	r3, [pc, #72]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b9a:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001bae:	4b0c      	ldr	r3, [pc, #48]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001bb0:	2228      	movs	r2, #40	@ 0x28
 8001bb2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bba:	4b09      	ldr	r3, [pc, #36]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bc0:	4b07      	ldr	r3, [pc, #28]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001bc6:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001bc8:	220a      	movs	r2, #10
 8001bca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bcc:	4804      	ldr	r0, [pc, #16]	@ (8001be0 <MX_SPI1_Init+0x64>)
 8001bce:	f002 fec1 	bl	8004954 <HAL_SPI_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001bd8:	f7ff ffca 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	2000016c 	.word	0x2000016c
 8001be4:	40013000 	.word	0x40013000

08001be8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a15      	ldr	r2, [pc, #84]	@ (8001c58 <HAL_SPI_MspInit+0x70>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d123      	bne.n	8001c50 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c08:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <HAL_SPI_MspInit+0x74>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	4a13      	ldr	r2, [pc, #76]	@ (8001c5c <HAL_SPI_MspInit+0x74>)
 8001c0e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c12:	6193      	str	r3, [r2, #24]
 8001c14:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <HAL_SPI_MspInit+0x74>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c20:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <HAL_SPI_MspInit+0x74>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4a0d      	ldr	r2, [pc, #52]	@ (8001c5c <HAL_SPI_MspInit+0x74>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	6193      	str	r3, [r2, #24]
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c5c <HAL_SPI_MspInit+0x74>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|DIN_Pin;
 8001c38:	23a0      	movs	r3, #160	@ 0xa0
 8001c3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c40:	2303      	movs	r3, #3
 8001c42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c44:	f107 0310 	add.w	r3, r7, #16
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <HAL_SPI_MspInit+0x78>)
 8001c4c:	f000 ff8a 	bl	8002b64 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001c50:	bf00      	nop
 8001c52:	3720      	adds	r7, #32
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40013000 	.word	0x40013000
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	40010800 	.word	0x40010800

08001c64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c6a:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <HAL_MspInit+0x5c>)
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	4a14      	ldr	r2, [pc, #80]	@ (8001cc0 <HAL_MspInit+0x5c>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6193      	str	r3, [r2, #24]
 8001c76:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <HAL_MspInit+0x5c>)
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c82:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <HAL_MspInit+0x5c>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	4a0e      	ldr	r2, [pc, #56]	@ (8001cc0 <HAL_MspInit+0x5c>)
 8001c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c8c:	61d3      	str	r3, [r2, #28]
 8001c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <HAL_MspInit+0x5c>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c96:	607b      	str	r3, [r7, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc4 <HAL_MspInit+0x60>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	4a04      	ldr	r2, [pc, #16]	@ (8001cc4 <HAL_MspInit+0x60>)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	3714      	adds	r7, #20
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	40010000 	.word	0x40010000

08001cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <NMI_Handler+0x4>

08001cd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <HardFault_Handler+0x4>

08001cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cdc:	bf00      	nop
 8001cde:	e7fd      	b.n	8001cdc <MemManage_Handler+0x4>

08001ce0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <BusFault_Handler+0x4>

08001ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cec:	bf00      	nop
 8001cee:	e7fd      	b.n	8001cec <UsageFault_Handler+0x4>

08001cf0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr

08001d08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d18:	f000 f926 	bl	8001f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1c:	bf00      	nop
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d24:	4802      	ldr	r0, [pc, #8]	@ (8001d30 <ADC1_2_IRQHandler+0x10>)
 8001d26:	f000 faf9 	bl	800231c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000078 	.word	0x20000078

08001d34 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RTC_IN5_Pin);
 8001d38:	2020      	movs	r0, #32
 8001d3a:	f001 f8c7 	bl	8002ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON4_IN8_Pin);
 8001d3e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001d42:	f001 f8c3 	bl	8002ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
	...

08001d4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d50:	4802      	ldr	r0, [pc, #8]	@ (8001d5c <USART1_IRQHandler+0x10>)
 8001d52:	f002 fef9 	bl	8004b48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200001c4 	.word	0x200001c4

08001d60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON0_IN12_Pin);
 8001d64:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001d68:	f001 f8b0 	bl	8002ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON1_IN13_Pin);
 8001d6c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d70:	f001 f8ac 	bl	8002ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON2_IN14_Pin);
 8001d74:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001d78:	f001 f8a8 	bl	8002ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON3_IN15_Pin);
 8001d7c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001d80:	f001 f8a4 	bl	8002ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001d9a:	4a12      	ldr	r2, [pc, #72]	@ (8001de4 <MX_USART1_UART_Init+0x50>)
 8001d9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001d9e:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001da0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001da4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001da6:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dac:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001db2:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001db8:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001dba:	220c      	movs	r2, #12
 8001dbc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dbe:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dca:	4805      	ldr	r0, [pc, #20]	@ (8001de0 <MX_USART1_UART_Init+0x4c>)
 8001dcc:	f002 fe46 	bl	8004a5c <HAL_UART_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dd6:	f7ff fecb 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	200001c4 	.word	0x200001c4
 8001de4:	40013800 	.word	0x40013800

08001de8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 0310 	add.w	r3, r7, #16
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a20      	ldr	r2, [pc, #128]	@ (8001e84 <HAL_UART_MspInit+0x9c>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d139      	bne.n	8001e7c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e08:	4b1f      	ldr	r3, [pc, #124]	@ (8001e88 <HAL_UART_MspInit+0xa0>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	4a1e      	ldr	r2, [pc, #120]	@ (8001e88 <HAL_UART_MspInit+0xa0>)
 8001e0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e12:	6193      	str	r3, [r2, #24]
 8001e14:	4b1c      	ldr	r3, [pc, #112]	@ (8001e88 <HAL_UART_MspInit+0xa0>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e20:	4b19      	ldr	r3, [pc, #100]	@ (8001e88 <HAL_UART_MspInit+0xa0>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	4a18      	ldr	r2, [pc, #96]	@ (8001e88 <HAL_UART_MspInit+0xa0>)
 8001e26:	f043 0304 	orr.w	r3, r3, #4
 8001e2a:	6193      	str	r3, [r2, #24]
 8001e2c:	4b16      	ldr	r3, [pc, #88]	@ (8001e88 <HAL_UART_MspInit+0xa0>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	60bb      	str	r3, [r7, #8]
 8001e36:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e42:	2303      	movs	r3, #3
 8001e44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e46:	f107 0310 	add.w	r3, r7, #16
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	480f      	ldr	r0, [pc, #60]	@ (8001e8c <HAL_UART_MspInit+0xa4>)
 8001e4e:	f000 fe89 	bl	8002b64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e60:	f107 0310 	add.w	r3, r7, #16
 8001e64:	4619      	mov	r1, r3
 8001e66:	4809      	ldr	r0, [pc, #36]	@ (8001e8c <HAL_UART_MspInit+0xa4>)
 8001e68:	f000 fe7c 	bl	8002b64 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2100      	movs	r1, #0
 8001e70:	2025      	movs	r0, #37	@ 0x25
 8001e72:	f000 fd8e 	bl	8002992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e76:	2025      	movs	r0, #37	@ 0x25
 8001e78:	f000 fda7 	bl	80029ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	3720      	adds	r7, #32
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	40013800 	.word	0x40013800
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40010800 	.word	0x40010800

08001e90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e90:	f7ff ff7a 	bl	8001d88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e94:	480b      	ldr	r0, [pc, #44]	@ (8001ec4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e96:	490c      	ldr	r1, [pc, #48]	@ (8001ec8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e98:	4a0c      	ldr	r2, [pc, #48]	@ (8001ecc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e9c:	e002      	b.n	8001ea4 <LoopCopyDataInit>

08001e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ea2:	3304      	adds	r3, #4

08001ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea8:	d3f9      	bcc.n	8001e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eaa:	4a09      	ldr	r2, [pc, #36]	@ (8001ed0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001eac:	4c09      	ldr	r4, [pc, #36]	@ (8001ed4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb0:	e001      	b.n	8001eb6 <LoopFillZerobss>

08001eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb4:	3204      	adds	r2, #4

08001eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb8:	d3fb      	bcc.n	8001eb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eba:	f003 fb5f 	bl	800557c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ebe:	f7fe fad7 	bl	8000470 <main>
  bx lr
 8001ec2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ec4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001ecc:	08005620 	.word	0x08005620
  ldr r2, =_sbss
 8001ed0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001ed4:	20000210 	.word	0x20000210

08001ed8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ed8:	e7fe      	b.n	8001ed8 <CAN1_RX1_IRQHandler>
	...

08001edc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ee0:	4b08      	ldr	r3, [pc, #32]	@ (8001f04 <HAL_Init+0x28>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a07      	ldr	r2, [pc, #28]	@ (8001f04 <HAL_Init+0x28>)
 8001ee6:	f043 0310 	orr.w	r3, r3, #16
 8001eea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eec:	2003      	movs	r0, #3
 8001eee:	f000 fd45 	bl	800297c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ef2:	200f      	movs	r0, #15
 8001ef4:	f000 f808 	bl	8001f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ef8:	f7ff feb4 	bl	8001c64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40022000 	.word	0x40022000

08001f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f10:	4b12      	ldr	r3, [pc, #72]	@ (8001f5c <HAL_InitTick+0x54>)
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4b12      	ldr	r3, [pc, #72]	@ (8001f60 <HAL_InitTick+0x58>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f26:	4618      	mov	r0, r3
 8001f28:	f000 fd5d 	bl	80029e6 <HAL_SYSTICK_Config>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e00e      	b.n	8001f54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2b0f      	cmp	r3, #15
 8001f3a:	d80a      	bhi.n	8001f52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	f04f 30ff 	mov.w	r0, #4294967295
 8001f44:	f000 fd25 	bl	8002992 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f48:	4a06      	ldr	r2, [pc, #24]	@ (8001f64 <HAL_InitTick+0x5c>)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	e000      	b.n	8001f54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20000050 	.word	0x20000050
 8001f60:	20000058 	.word	0x20000058
 8001f64:	20000054 	.word	0x20000054

08001f68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f6c:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <HAL_IncTick+0x1c>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b05      	ldr	r3, [pc, #20]	@ (8001f88 <HAL_IncTick+0x20>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4413      	add	r3, r2
 8001f78:	4a03      	ldr	r2, [pc, #12]	@ (8001f88 <HAL_IncTick+0x20>)
 8001f7a:	6013      	str	r3, [r2, #0]
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr
 8001f84:	20000058 	.word	0x20000058
 8001f88:	2000020c 	.word	0x2000020c

08001f8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f90:	4b02      	ldr	r3, [pc, #8]	@ (8001f9c <HAL_GetTick+0x10>)
 8001f92:	681b      	ldr	r3, [r3, #0]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr
 8001f9c:	2000020c 	.word	0x2000020c

08001fa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fa8:	f7ff fff0 	bl	8001f8c <HAL_GetTick>
 8001fac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb8:	d005      	beq.n	8001fc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fba:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <HAL_Delay+0x44>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fc6:	bf00      	nop
 8001fc8:	f7ff ffe0 	bl	8001f8c <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d8f7      	bhi.n	8001fc8 <HAL_Delay+0x28>
  {
  }
}
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000058 	.word	0x20000058

08001fe8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e0be      	b.n	8002188 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002014:	2b00      	cmp	r3, #0
 8002016:	d109      	bne.n	800202c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7fe f8ce 	bl	80001c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f000 fb8f 	bl	8002750 <ADC_ConversionStop_Disable>
 8002032:	4603      	mov	r3, r0
 8002034:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203a:	f003 0310 	and.w	r3, r3, #16
 800203e:	2b00      	cmp	r3, #0
 8002040:	f040 8099 	bne.w	8002176 <HAL_ADC_Init+0x18e>
 8002044:	7dfb      	ldrb	r3, [r7, #23]
 8002046:	2b00      	cmp	r3, #0
 8002048:	f040 8095 	bne.w	8002176 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002050:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002054:	f023 0302 	bic.w	r3, r3, #2
 8002058:	f043 0202 	orr.w	r2, r3, #2
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002068:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	7b1b      	ldrb	r3, [r3, #12]
 800206e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002070:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	4313      	orrs	r3, r2
 8002076:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002080:	d003      	beq.n	800208a <HAL_ADC_Init+0xa2>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d102      	bne.n	8002090 <HAL_ADC_Init+0xa8>
 800208a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800208e:	e000      	b.n	8002092 <HAL_ADC_Init+0xaa>
 8002090:	2300      	movs	r3, #0
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	4313      	orrs	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	7d1b      	ldrb	r3, [r3, #20]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d119      	bne.n	80020d4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	7b1b      	ldrb	r3, [r3, #12]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d109      	bne.n	80020bc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	3b01      	subs	r3, #1
 80020ae:	035a      	lsls	r2, r3, #13
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	e00b      	b.n	80020d4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c0:	f043 0220 	orr.w	r2, r3, #32
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020cc:	f043 0201 	orr.w	r2, r3, #1
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	4b28      	ldr	r3, [pc, #160]	@ (8002190 <HAL_ADC_Init+0x1a8>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	6812      	ldr	r2, [r2, #0]
 80020f6:	68b9      	ldr	r1, [r7, #8]
 80020f8:	430b      	orrs	r3, r1
 80020fa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002104:	d003      	beq.n	800210e <HAL_ADC_Init+0x126>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d104      	bne.n	8002118 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	3b01      	subs	r3, #1
 8002114:	051b      	lsls	r3, r3, #20
 8002116:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	430a      	orrs	r2, r1
 800212a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689a      	ldr	r2, [r3, #8]
 8002132:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <HAL_ADC_Init+0x1ac>)
 8002134:	4013      	ands	r3, r2
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	429a      	cmp	r2, r3
 800213a:	d10b      	bne.n	8002154 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002146:	f023 0303 	bic.w	r3, r3, #3
 800214a:	f043 0201 	orr.w	r2, r3, #1
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002152:	e018      	b.n	8002186 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002158:	f023 0312 	bic.w	r3, r3, #18
 800215c:	f043 0210 	orr.w	r2, r3, #16
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002168:	f043 0201 	orr.w	r2, r3, #1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002174:	e007      	b.n	8002186 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800217a:	f043 0210 	orr.w	r2, r3, #16
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002186:	7dfb      	ldrb	r3, [r7, #23]
}
 8002188:	4618      	mov	r0, r3
 800218a:	3718      	adds	r7, #24
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	ffe1f7fd 	.word	0xffe1f7fd
 8002194:	ff1f0efe 	.word	0xff1f0efe

08002198 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d101      	bne.n	80021b2 <HAL_ADC_Start_IT+0x1a>
 80021ae:	2302      	movs	r3, #2
 80021b0:	e0a0      	b.n	80022f4 <HAL_ADC_Start_IT+0x15c>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2201      	movs	r2, #1
 80021b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 fa6e 	bl	800269c <ADC_Enable>
 80021c0:	4603      	mov	r3, r0
 80021c2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f040 808f 	bne.w	80022ea <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80021d4:	f023 0301 	bic.w	r3, r3, #1
 80021d8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a45      	ldr	r2, [pc, #276]	@ (80022fc <HAL_ADC_Start_IT+0x164>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d105      	bne.n	80021f6 <HAL_ADC_Start_IT+0x5e>
 80021ea:	4b45      	ldr	r3, [pc, #276]	@ (8002300 <HAL_ADC_Start_IT+0x168>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d115      	bne.n	8002222 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800220c:	2b00      	cmp	r3, #0
 800220e:	d026      	beq.n	800225e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002214:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002218:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002220:	e01d      	b.n	800225e <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002226:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a33      	ldr	r2, [pc, #204]	@ (8002300 <HAL_ADC_Start_IT+0x168>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d004      	beq.n	8002242 <HAL_ADC_Start_IT+0xaa>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a2f      	ldr	r2, [pc, #188]	@ (80022fc <HAL_ADC_Start_IT+0x164>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d10d      	bne.n	800225e <HAL_ADC_Start_IT+0xc6>
 8002242:	4b2f      	ldr	r3, [pc, #188]	@ (8002300 <HAL_ADC_Start_IT+0x168>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800224a:	2b00      	cmp	r3, #0
 800224c:	d007      	beq.n	800225e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002252:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002256:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002262:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d006      	beq.n	8002278 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226e:	f023 0206 	bic.w	r2, r3, #6
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002276:	e002      	b.n	800227e <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f06f 0202 	mvn.w	r2, #2
 800228e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f042 0220 	orr.w	r2, r2, #32
 800229e:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80022aa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80022ae:	d113      	bne.n	80022d8 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80022b4:	4a11      	ldr	r2, [pc, #68]	@ (80022fc <HAL_ADC_Start_IT+0x164>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d105      	bne.n	80022c6 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80022ba:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <HAL_ADC_Start_IT+0x168>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d108      	bne.n	80022d8 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80022d4:	609a      	str	r2, [r3, #8]
 80022d6:	e00c      	b.n	80022f2 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689a      	ldr	r2, [r3, #8]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	e003      	b.n	80022f2 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3710      	adds	r7, #16
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40012800 	.word	0x40012800
 8002300:	40012400 	.word	0x40012400

08002304 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002312:	4618      	mov	r0, r3
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	bc80      	pop	{r7}
 800231a:	4770      	bx	lr

0800231c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	f003 0320 	and.w	r3, r3, #32
 800233a:	2b00      	cmp	r3, #0
 800233c:	d03e      	beq.n	80023bc <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d039      	beq.n	80023bc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	2b00      	cmp	r3, #0
 8002352:	d105      	bne.n	8002360 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002358:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800236a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800236e:	d11d      	bne.n	80023ac <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002374:	2b00      	cmp	r3, #0
 8002376:	d119      	bne.n	80023ac <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	685a      	ldr	r2, [r3, #4]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f022 0220 	bic.w	r2, r2, #32
 8002386:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800238c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002398:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d105      	bne.n	80023ac <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a4:	f043 0201 	orr.w	r2, r3, #1
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f7ff fbaf 	bl	8001b10 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f06f 0212 	mvn.w	r2, #18
 80023ba:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d04d      	beq.n	8002462 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d048      	beq.n	8002462 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d4:	f003 0310 	and.w	r3, r3, #16
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d105      	bne.n	80023e8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80023f2:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80023f6:	d012      	beq.n	800241e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002402:	2b00      	cmp	r3, #0
 8002404:	d125      	bne.n	8002452 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002410:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002414:	d11d      	bne.n	8002452 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800241a:	2b00      	cmp	r3, #0
 800241c:	d119      	bne.n	8002452 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800242c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002432:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002442:	2b00      	cmp	r3, #0
 8002444:	d105      	bne.n	8002452 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244a:	f043 0201 	orr.w	r2, r3, #1
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f9bd 	bl	80027d2 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f06f 020c 	mvn.w	r2, #12
 8002460:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002468:	2b00      	cmp	r3, #0
 800246a:	d012      	beq.n	8002492 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b00      	cmp	r3, #0
 8002474:	d00d      	beq.n	8002492 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 f809 	bl	800249a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f06f 0201 	mvn.w	r2, #1
 8002490:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr

080024ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d101      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x20>
 80024c8:	2302      	movs	r3, #2
 80024ca:	e0dc      	b.n	8002686 <HAL_ADC_ConfigChannel+0x1da>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b06      	cmp	r3, #6
 80024da:	d81c      	bhi.n	8002516 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	4413      	add	r3, r2
 80024ec:	3b05      	subs	r3, #5
 80024ee:	221f      	movs	r2, #31
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	4019      	ands	r1, r3
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	6818      	ldr	r0, [r3, #0]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	3b05      	subs	r3, #5
 8002508:	fa00 f203 	lsl.w	r2, r0, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	635a      	str	r2, [r3, #52]	@ 0x34
 8002514:	e03c      	b.n	8002590 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b0c      	cmp	r3, #12
 800251c:	d81c      	bhi.n	8002558 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	3b23      	subs	r3, #35	@ 0x23
 8002530:	221f      	movs	r2, #31
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	43db      	mvns	r3, r3
 8002538:	4019      	ands	r1, r3
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	6818      	ldr	r0, [r3, #0]
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	3b23      	subs	r3, #35	@ 0x23
 800254a:	fa00 f203 	lsl.w	r2, r0, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	631a      	str	r2, [r3, #48]	@ 0x30
 8002556:	e01b      	b.n	8002590 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685a      	ldr	r2, [r3, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4413      	add	r3, r2
 8002568:	3b41      	subs	r3, #65	@ 0x41
 800256a:	221f      	movs	r2, #31
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	4019      	ands	r1, r3
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	6818      	ldr	r0, [r3, #0]
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4413      	add	r3, r2
 8002582:	3b41      	subs	r3, #65	@ 0x41
 8002584:	fa00 f203 	lsl.w	r2, r0, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2b09      	cmp	r3, #9
 8002596:	d91c      	bls.n	80025d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68d9      	ldr	r1, [r3, #12]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	4613      	mov	r3, r2
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	4413      	add	r3, r2
 80025a8:	3b1e      	subs	r3, #30
 80025aa:	2207      	movs	r2, #7
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	43db      	mvns	r3, r3
 80025b2:	4019      	ands	r1, r3
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	6898      	ldr	r0, [r3, #8]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4613      	mov	r3, r2
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	4413      	add	r3, r2
 80025c2:	3b1e      	subs	r3, #30
 80025c4:	fa00 f203 	lsl.w	r2, r0, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	60da      	str	r2, [r3, #12]
 80025d0:	e019      	b.n	8002606 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6919      	ldr	r1, [r3, #16]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	2207      	movs	r2, #7
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	43db      	mvns	r3, r3
 80025ea:	4019      	ands	r1, r3
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	6898      	ldr	r0, [r3, #8]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	4613      	mov	r3, r2
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	4413      	add	r3, r2
 80025fa:	fa00 f203 	lsl.w	r2, r0, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2b10      	cmp	r3, #16
 800260c:	d003      	beq.n	8002616 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002612:	2b11      	cmp	r3, #17
 8002614:	d132      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a1d      	ldr	r2, [pc, #116]	@ (8002690 <HAL_ADC_ConfigChannel+0x1e4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d125      	bne.n	800266c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d126      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800263c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b10      	cmp	r3, #16
 8002644:	d11a      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002646:	4b13      	ldr	r3, [pc, #76]	@ (8002694 <HAL_ADC_ConfigChannel+0x1e8>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a13      	ldr	r2, [pc, #76]	@ (8002698 <HAL_ADC_ConfigChannel+0x1ec>)
 800264c:	fba2 2303 	umull	r2, r3, r2, r3
 8002650:	0c9a      	lsrs	r2, r3, #18
 8002652:	4613      	mov	r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800265c:	e002      	b.n	8002664 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	3b01      	subs	r3, #1
 8002662:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f9      	bne.n	800265e <HAL_ADC_ConfigChannel+0x1b2>
 800266a:	e007      	b.n	800267c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002670:	f043 0220 	orr.w	r2, r3, #32
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002684:	7bfb      	ldrb	r3, [r7, #15]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	40012400 	.word	0x40012400
 8002694:	20000050 	.word	0x20000050
 8002698:	431bde83 	.word	0x431bde83

0800269c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d040      	beq.n	800273c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f042 0201 	orr.w	r2, r2, #1
 80026c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002748 <ADC_Enable+0xac>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a1f      	ldr	r2, [pc, #124]	@ (800274c <ADC_Enable+0xb0>)
 80026d0:	fba2 2303 	umull	r2, r3, r2, r3
 80026d4:	0c9b      	lsrs	r3, r3, #18
 80026d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026d8:	e002      	b.n	80026e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	3b01      	subs	r3, #1
 80026de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f9      	bne.n	80026da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026e6:	f7ff fc51 	bl	8001f8c <HAL_GetTick>
 80026ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026ec:	e01f      	b.n	800272e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026ee:	f7ff fc4d 	bl	8001f8c <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d918      	bls.n	800272e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b01      	cmp	r3, #1
 8002708:	d011      	beq.n	800272e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270e:	f043 0210 	orr.w	r2, r3, #16
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800271a:	f043 0201 	orr.w	r2, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e007      	b.n	800273e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	2b01      	cmp	r3, #1
 800273a:	d1d8      	bne.n	80026ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000050 	.word	0x20000050
 800274c:	431bde83 	.word	0x431bde83

08002750 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b01      	cmp	r3, #1
 8002768:	d12e      	bne.n	80027c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0201 	bic.w	r2, r2, #1
 8002778:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800277a:	f7ff fc07 	bl	8001f8c <HAL_GetTick>
 800277e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002780:	e01b      	b.n	80027ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002782:	f7ff fc03 	bl	8001f8c <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d914      	bls.n	80027ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b01      	cmp	r3, #1
 800279c:	d10d      	bne.n	80027ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a2:	f043 0210 	orr.w	r2, r3, #16
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ae:	f043 0201 	orr.w	r2, r3, #1
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e007      	b.n	80027ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d0dc      	beq.n	8002782 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027d2:	b480      	push	{r7}
 80027d4:	b083      	sub	sp, #12
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr

080027e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f003 0307 	and.w	r3, r3, #7
 80027f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002828 <__NVIC_SetPriorityGrouping+0x44>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027fa:	68ba      	ldr	r2, [r7, #8]
 80027fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002800:	4013      	ands	r3, r2
 8002802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800280c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002810:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002816:	4a04      	ldr	r2, [pc, #16]	@ (8002828 <__NVIC_SetPriorityGrouping+0x44>)
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	60d3      	str	r3, [r2, #12]
}
 800281c:	bf00      	nop
 800281e:	3714      	adds	r7, #20
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	e000ed00 	.word	0xe000ed00

0800282c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002830:	4b04      	ldr	r3, [pc, #16]	@ (8002844 <__NVIC_GetPriorityGrouping+0x18>)
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	0a1b      	lsrs	r3, r3, #8
 8002836:	f003 0307 	and.w	r3, r3, #7
}
 800283a:	4618      	mov	r0, r3
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002856:	2b00      	cmp	r3, #0
 8002858:	db0b      	blt.n	8002872 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800285a:	79fb      	ldrb	r3, [r7, #7]
 800285c:	f003 021f 	and.w	r2, r3, #31
 8002860:	4906      	ldr	r1, [pc, #24]	@ (800287c <__NVIC_EnableIRQ+0x34>)
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	095b      	lsrs	r3, r3, #5
 8002868:	2001      	movs	r0, #1
 800286a:	fa00 f202 	lsl.w	r2, r0, r2
 800286e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr
 800287c:	e000e100 	.word	0xe000e100

08002880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	4603      	mov	r3, r0
 8002888:	6039      	str	r1, [r7, #0]
 800288a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800288c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002890:	2b00      	cmp	r3, #0
 8002892:	db0a      	blt.n	80028aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	b2da      	uxtb	r2, r3
 8002898:	490c      	ldr	r1, [pc, #48]	@ (80028cc <__NVIC_SetPriority+0x4c>)
 800289a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289e:	0112      	lsls	r2, r2, #4
 80028a0:	b2d2      	uxtb	r2, r2
 80028a2:	440b      	add	r3, r1
 80028a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028a8:	e00a      	b.n	80028c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	4908      	ldr	r1, [pc, #32]	@ (80028d0 <__NVIC_SetPriority+0x50>)
 80028b0:	79fb      	ldrb	r3, [r7, #7]
 80028b2:	f003 030f 	and.w	r3, r3, #15
 80028b6:	3b04      	subs	r3, #4
 80028b8:	0112      	lsls	r2, r2, #4
 80028ba:	b2d2      	uxtb	r2, r2
 80028bc:	440b      	add	r3, r1
 80028be:	761a      	strb	r2, [r3, #24]
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bc80      	pop	{r7}
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	e000e100 	.word	0xe000e100
 80028d0:	e000ed00 	.word	0xe000ed00

080028d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b089      	sub	sp, #36	@ 0x24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f003 0307 	and.w	r3, r3, #7
 80028e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	f1c3 0307 	rsb	r3, r3, #7
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	bf28      	it	cs
 80028f2:	2304      	movcs	r3, #4
 80028f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	3304      	adds	r3, #4
 80028fa:	2b06      	cmp	r3, #6
 80028fc:	d902      	bls.n	8002904 <NVIC_EncodePriority+0x30>
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	3b03      	subs	r3, #3
 8002902:	e000      	b.n	8002906 <NVIC_EncodePriority+0x32>
 8002904:	2300      	movs	r3, #0
 8002906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002908:	f04f 32ff 	mov.w	r2, #4294967295
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	43da      	mvns	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	401a      	ands	r2, r3
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800291c:	f04f 31ff 	mov.w	r1, #4294967295
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	fa01 f303 	lsl.w	r3, r1, r3
 8002926:	43d9      	mvns	r1, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800292c:	4313      	orrs	r3, r2
         );
}
 800292e:	4618      	mov	r0, r3
 8002930:	3724      	adds	r7, #36	@ 0x24
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr

08002938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	3b01      	subs	r3, #1
 8002944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002948:	d301      	bcc.n	800294e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800294a:	2301      	movs	r3, #1
 800294c:	e00f      	b.n	800296e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800294e:	4a0a      	ldr	r2, [pc, #40]	@ (8002978 <SysTick_Config+0x40>)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3b01      	subs	r3, #1
 8002954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002956:	210f      	movs	r1, #15
 8002958:	f04f 30ff 	mov.w	r0, #4294967295
 800295c:	f7ff ff90 	bl	8002880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002960:	4b05      	ldr	r3, [pc, #20]	@ (8002978 <SysTick_Config+0x40>)
 8002962:	2200      	movs	r2, #0
 8002964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002966:	4b04      	ldr	r3, [pc, #16]	@ (8002978 <SysTick_Config+0x40>)
 8002968:	2207      	movs	r2, #7
 800296a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	e000e010 	.word	0xe000e010

0800297c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7ff ff2d 	bl	80027e4 <__NVIC_SetPriorityGrouping>
}
 800298a:	bf00      	nop
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002992:	b580      	push	{r7, lr}
 8002994:	b086      	sub	sp, #24
 8002996:	af00      	add	r7, sp, #0
 8002998:	4603      	mov	r3, r0
 800299a:	60b9      	str	r1, [r7, #8]
 800299c:	607a      	str	r2, [r7, #4]
 800299e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029a0:	2300      	movs	r3, #0
 80029a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029a4:	f7ff ff42 	bl	800282c <__NVIC_GetPriorityGrouping>
 80029a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	68b9      	ldr	r1, [r7, #8]
 80029ae:	6978      	ldr	r0, [r7, #20]
 80029b0:	f7ff ff90 	bl	80028d4 <NVIC_EncodePriority>
 80029b4:	4602      	mov	r2, r0
 80029b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ba:	4611      	mov	r1, r2
 80029bc:	4618      	mov	r0, r3
 80029be:	f7ff ff5f 	bl	8002880 <__NVIC_SetPriority>
}
 80029c2:	bf00      	nop
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b082      	sub	sp, #8
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	4603      	mov	r3, r0
 80029d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff ff35 	bl	8002848 <__NVIC_EnableIRQ>
}
 80029de:	bf00      	nop
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7ff ffa2 	bl	8002938 <SysTick_Config>
 80029f4:	4603      	mov	r3, r0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b085      	sub	sp, #20
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a06:	2300      	movs	r3, #0
 8002a08:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d008      	beq.n	8002a28 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2204      	movs	r2, #4
 8002a1a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e020      	b.n	8002a6a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 020e 	bic.w	r2, r2, #14
 8002a36:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0201 	bic.w	r2, r2, #1
 8002a46:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a50:	2101      	movs	r1, #1
 8002a52:	fa01 f202 	lsl.w	r2, r1, r2
 8002a56:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr

08002a74 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d005      	beq.n	8002a98 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2204      	movs	r2, #4
 8002a90:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	73fb      	strb	r3, [r7, #15]
 8002a96:	e051      	b.n	8002b3c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 020e 	bic.w	r2, r2, #14
 8002aa6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0201 	bic.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a22      	ldr	r2, [pc, #136]	@ (8002b48 <HAL_DMA_Abort_IT+0xd4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d029      	beq.n	8002b16 <HAL_DMA_Abort_IT+0xa2>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a21      	ldr	r2, [pc, #132]	@ (8002b4c <HAL_DMA_Abort_IT+0xd8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d022      	beq.n	8002b12 <HAL_DMA_Abort_IT+0x9e>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b50 <HAL_DMA_Abort_IT+0xdc>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d01a      	beq.n	8002b0c <HAL_DMA_Abort_IT+0x98>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a1e      	ldr	r2, [pc, #120]	@ (8002b54 <HAL_DMA_Abort_IT+0xe0>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d012      	beq.n	8002b06 <HAL_DMA_Abort_IT+0x92>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b58 <HAL_DMA_Abort_IT+0xe4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d00a      	beq.n	8002b00 <HAL_DMA_Abort_IT+0x8c>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a1b      	ldr	r2, [pc, #108]	@ (8002b5c <HAL_DMA_Abort_IT+0xe8>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d102      	bne.n	8002afa <HAL_DMA_Abort_IT+0x86>
 8002af4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002af8:	e00e      	b.n	8002b18 <HAL_DMA_Abort_IT+0xa4>
 8002afa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002afe:	e00b      	b.n	8002b18 <HAL_DMA_Abort_IT+0xa4>
 8002b00:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b04:	e008      	b.n	8002b18 <HAL_DMA_Abort_IT+0xa4>
 8002b06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b0a:	e005      	b.n	8002b18 <HAL_DMA_Abort_IT+0xa4>
 8002b0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b10:	e002      	b.n	8002b18 <HAL_DMA_Abort_IT+0xa4>
 8002b12:	2310      	movs	r3, #16
 8002b14:	e000      	b.n	8002b18 <HAL_DMA_Abort_IT+0xa4>
 8002b16:	2301      	movs	r3, #1
 8002b18:	4a11      	ldr	r2, [pc, #68]	@ (8002b60 <HAL_DMA_Abort_IT+0xec>)
 8002b1a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	4798      	blx	r3
    } 
  }
  return status;
 8002b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40020008 	.word	0x40020008
 8002b4c:	4002001c 	.word	0x4002001c
 8002b50:	40020030 	.word	0x40020030
 8002b54:	40020044 	.word	0x40020044
 8002b58:	40020058 	.word	0x40020058
 8002b5c:	4002006c 	.word	0x4002006c
 8002b60:	40020000 	.word	0x40020000

08002b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b08b      	sub	sp, #44	@ 0x2c
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b72:	2300      	movs	r3, #0
 8002b74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b76:	e169      	b.n	8002e4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b78:	2201      	movs	r2, #1
 8002b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	69fa      	ldr	r2, [r7, #28]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	f040 8158 	bne.w	8002e46 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	4a9a      	ldr	r2, [pc, #616]	@ (8002e04 <HAL_GPIO_Init+0x2a0>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d05e      	beq.n	8002c5e <HAL_GPIO_Init+0xfa>
 8002ba0:	4a98      	ldr	r2, [pc, #608]	@ (8002e04 <HAL_GPIO_Init+0x2a0>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d875      	bhi.n	8002c92 <HAL_GPIO_Init+0x12e>
 8002ba6:	4a98      	ldr	r2, [pc, #608]	@ (8002e08 <HAL_GPIO_Init+0x2a4>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d058      	beq.n	8002c5e <HAL_GPIO_Init+0xfa>
 8002bac:	4a96      	ldr	r2, [pc, #600]	@ (8002e08 <HAL_GPIO_Init+0x2a4>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d86f      	bhi.n	8002c92 <HAL_GPIO_Init+0x12e>
 8002bb2:	4a96      	ldr	r2, [pc, #600]	@ (8002e0c <HAL_GPIO_Init+0x2a8>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d052      	beq.n	8002c5e <HAL_GPIO_Init+0xfa>
 8002bb8:	4a94      	ldr	r2, [pc, #592]	@ (8002e0c <HAL_GPIO_Init+0x2a8>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d869      	bhi.n	8002c92 <HAL_GPIO_Init+0x12e>
 8002bbe:	4a94      	ldr	r2, [pc, #592]	@ (8002e10 <HAL_GPIO_Init+0x2ac>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d04c      	beq.n	8002c5e <HAL_GPIO_Init+0xfa>
 8002bc4:	4a92      	ldr	r2, [pc, #584]	@ (8002e10 <HAL_GPIO_Init+0x2ac>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d863      	bhi.n	8002c92 <HAL_GPIO_Init+0x12e>
 8002bca:	4a92      	ldr	r2, [pc, #584]	@ (8002e14 <HAL_GPIO_Init+0x2b0>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d046      	beq.n	8002c5e <HAL_GPIO_Init+0xfa>
 8002bd0:	4a90      	ldr	r2, [pc, #576]	@ (8002e14 <HAL_GPIO_Init+0x2b0>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d85d      	bhi.n	8002c92 <HAL_GPIO_Init+0x12e>
 8002bd6:	2b12      	cmp	r3, #18
 8002bd8:	d82a      	bhi.n	8002c30 <HAL_GPIO_Init+0xcc>
 8002bda:	2b12      	cmp	r3, #18
 8002bdc:	d859      	bhi.n	8002c92 <HAL_GPIO_Init+0x12e>
 8002bde:	a201      	add	r2, pc, #4	@ (adr r2, 8002be4 <HAL_GPIO_Init+0x80>)
 8002be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be4:	08002c5f 	.word	0x08002c5f
 8002be8:	08002c39 	.word	0x08002c39
 8002bec:	08002c4b 	.word	0x08002c4b
 8002bf0:	08002c8d 	.word	0x08002c8d
 8002bf4:	08002c93 	.word	0x08002c93
 8002bf8:	08002c93 	.word	0x08002c93
 8002bfc:	08002c93 	.word	0x08002c93
 8002c00:	08002c93 	.word	0x08002c93
 8002c04:	08002c93 	.word	0x08002c93
 8002c08:	08002c93 	.word	0x08002c93
 8002c0c:	08002c93 	.word	0x08002c93
 8002c10:	08002c93 	.word	0x08002c93
 8002c14:	08002c93 	.word	0x08002c93
 8002c18:	08002c93 	.word	0x08002c93
 8002c1c:	08002c93 	.word	0x08002c93
 8002c20:	08002c93 	.word	0x08002c93
 8002c24:	08002c93 	.word	0x08002c93
 8002c28:	08002c41 	.word	0x08002c41
 8002c2c:	08002c55 	.word	0x08002c55
 8002c30:	4a79      	ldr	r2, [pc, #484]	@ (8002e18 <HAL_GPIO_Init+0x2b4>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d013      	beq.n	8002c5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c36:	e02c      	b.n	8002c92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	623b      	str	r3, [r7, #32]
          break;
 8002c3e:	e029      	b.n	8002c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	3304      	adds	r3, #4
 8002c46:	623b      	str	r3, [r7, #32]
          break;
 8002c48:	e024      	b.n	8002c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	3308      	adds	r3, #8
 8002c50:	623b      	str	r3, [r7, #32]
          break;
 8002c52:	e01f      	b.n	8002c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	330c      	adds	r3, #12
 8002c5a:	623b      	str	r3, [r7, #32]
          break;
 8002c5c:	e01a      	b.n	8002c94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d102      	bne.n	8002c6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c66:	2304      	movs	r3, #4
 8002c68:	623b      	str	r3, [r7, #32]
          break;
 8002c6a:	e013      	b.n	8002c94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d105      	bne.n	8002c80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c74:	2308      	movs	r3, #8
 8002c76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69fa      	ldr	r2, [r7, #28]
 8002c7c:	611a      	str	r2, [r3, #16]
          break;
 8002c7e:	e009      	b.n	8002c94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c80:	2308      	movs	r3, #8
 8002c82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	69fa      	ldr	r2, [r7, #28]
 8002c88:	615a      	str	r2, [r3, #20]
          break;
 8002c8a:	e003      	b.n	8002c94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	623b      	str	r3, [r7, #32]
          break;
 8002c90:	e000      	b.n	8002c94 <HAL_GPIO_Init+0x130>
          break;
 8002c92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	2bff      	cmp	r3, #255	@ 0xff
 8002c98:	d801      	bhi.n	8002c9e <HAL_GPIO_Init+0x13a>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	e001      	b.n	8002ca2 <HAL_GPIO_Init+0x13e>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	2bff      	cmp	r3, #255	@ 0xff
 8002ca8:	d802      	bhi.n	8002cb0 <HAL_GPIO_Init+0x14c>
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	e002      	b.n	8002cb6 <HAL_GPIO_Init+0x152>
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	3b08      	subs	r3, #8
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	210f      	movs	r1, #15
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	401a      	ands	r2, r3
 8002cc8:	6a39      	ldr	r1, [r7, #32]
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f000 80b1 	beq.w	8002e46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8002e1c <HAL_GPIO_Init+0x2b8>)
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	4a4c      	ldr	r2, [pc, #304]	@ (8002e1c <HAL_GPIO_Init+0x2b8>)
 8002cea:	f043 0301 	orr.w	r3, r3, #1
 8002cee:	6193      	str	r3, [r2, #24]
 8002cf0:	4b4a      	ldr	r3, [pc, #296]	@ (8002e1c <HAL_GPIO_Init+0x2b8>)
 8002cf2:	699b      	ldr	r3, [r3, #24]
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	60bb      	str	r3, [r7, #8]
 8002cfa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cfc:	4a48      	ldr	r2, [pc, #288]	@ (8002e20 <HAL_GPIO_Init+0x2bc>)
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d00:	089b      	lsrs	r3, r3, #2
 8002d02:	3302      	adds	r3, #2
 8002d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	220f      	movs	r2, #15
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a40      	ldr	r2, [pc, #256]	@ (8002e24 <HAL_GPIO_Init+0x2c0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d013      	beq.n	8002d50 <HAL_GPIO_Init+0x1ec>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a3f      	ldr	r2, [pc, #252]	@ (8002e28 <HAL_GPIO_Init+0x2c4>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d00d      	beq.n	8002d4c <HAL_GPIO_Init+0x1e8>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a3e      	ldr	r2, [pc, #248]	@ (8002e2c <HAL_GPIO_Init+0x2c8>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d007      	beq.n	8002d48 <HAL_GPIO_Init+0x1e4>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a3d      	ldr	r2, [pc, #244]	@ (8002e30 <HAL_GPIO_Init+0x2cc>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d101      	bne.n	8002d44 <HAL_GPIO_Init+0x1e0>
 8002d40:	2303      	movs	r3, #3
 8002d42:	e006      	b.n	8002d52 <HAL_GPIO_Init+0x1ee>
 8002d44:	2304      	movs	r3, #4
 8002d46:	e004      	b.n	8002d52 <HAL_GPIO_Init+0x1ee>
 8002d48:	2302      	movs	r3, #2
 8002d4a:	e002      	b.n	8002d52 <HAL_GPIO_Init+0x1ee>
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e000      	b.n	8002d52 <HAL_GPIO_Init+0x1ee>
 8002d50:	2300      	movs	r3, #0
 8002d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d54:	f002 0203 	and.w	r2, r2, #3
 8002d58:	0092      	lsls	r2, r2, #2
 8002d5a:	4093      	lsls	r3, r2
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d62:	492f      	ldr	r1, [pc, #188]	@ (8002e20 <HAL_GPIO_Init+0x2bc>)
 8002d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d66:	089b      	lsrs	r3, r3, #2
 8002d68:	3302      	adds	r3, #2
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d006      	beq.n	8002d8a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	492c      	ldr	r1, [pc, #176]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	608b      	str	r3, [r1, #8]
 8002d88:	e006      	b.n	8002d98 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	43db      	mvns	r3, r3
 8002d92:	4928      	ldr	r1, [pc, #160]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002d94:	4013      	ands	r3, r2
 8002d96:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d006      	beq.n	8002db2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002da4:	4b23      	ldr	r3, [pc, #140]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002da6:	68da      	ldr	r2, [r3, #12]
 8002da8:	4922      	ldr	r1, [pc, #136]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	60cb      	str	r3, [r1, #12]
 8002db0:	e006      	b.n	8002dc0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002db2:	4b20      	ldr	r3, [pc, #128]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002db4:	68da      	ldr	r2, [r3, #12]
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	43db      	mvns	r3, r3
 8002dba:	491e      	ldr	r1, [pc, #120]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d006      	beq.n	8002dda <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002dcc:	4b19      	ldr	r3, [pc, #100]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	4918      	ldr	r1, [pc, #96]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	604b      	str	r3, [r1, #4]
 8002dd8:	e006      	b.n	8002de8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dda:	4b16      	ldr	r3, [pc, #88]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	43db      	mvns	r3, r3
 8002de2:	4914      	ldr	r1, [pc, #80]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002de4:	4013      	ands	r3, r2
 8002de6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d021      	beq.n	8002e38 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002df4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	490e      	ldr	r1, [pc, #56]	@ (8002e34 <HAL_GPIO_Init+0x2d0>)
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	600b      	str	r3, [r1, #0]
 8002e00:	e021      	b.n	8002e46 <HAL_GPIO_Init+0x2e2>
 8002e02:	bf00      	nop
 8002e04:	10320000 	.word	0x10320000
 8002e08:	10310000 	.word	0x10310000
 8002e0c:	10220000 	.word	0x10220000
 8002e10:	10210000 	.word	0x10210000
 8002e14:	10120000 	.word	0x10120000
 8002e18:	10110000 	.word	0x10110000
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	40010000 	.word	0x40010000
 8002e24:	40010800 	.word	0x40010800
 8002e28:	40010c00 	.word	0x40010c00
 8002e2c:	40011000 	.word	0x40011000
 8002e30:	40011400 	.word	0x40011400
 8002e34:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e38:	4b0b      	ldr	r3, [pc, #44]	@ (8002e68 <HAL_GPIO_Init+0x304>)
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	4909      	ldr	r1, [pc, #36]	@ (8002e68 <HAL_GPIO_Init+0x304>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	3301      	adds	r3, #1
 8002e4a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e52:	fa22 f303 	lsr.w	r3, r2, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f47f ae8e 	bne.w	8002b78 <HAL_GPIO_Init+0x14>
  }
}
 8002e5c:	bf00      	nop
 8002e5e:	bf00      	nop
 8002e60:	372c      	adds	r7, #44	@ 0x2c
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr
 8002e68:	40010400 	.word	0x40010400

08002e6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	460b      	mov	r3, r1
 8002e76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	887b      	ldrh	r3, [r7, #2]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d002      	beq.n	8002e8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e84:	2301      	movs	r3, #1
 8002e86:	73fb      	strb	r3, [r7, #15]
 8002e88:	e001      	b.n	8002e8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3714      	adds	r7, #20
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bc80      	pop	{r7}
 8002e98:	4770      	bx	lr

08002e9a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b083      	sub	sp, #12
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	807b      	strh	r3, [r7, #2]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002eaa:	787b      	ldrb	r3, [r7, #1]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d003      	beq.n	8002eb8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eb0:	887a      	ldrh	r2, [r7, #2]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eb6:	e003      	b.n	8002ec0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002eb8:	887b      	ldrh	r3, [r7, #2]
 8002eba:	041a      	lsls	r2, r3, #16
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	611a      	str	r2, [r3, #16]
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr
	...

08002ecc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ed6:	4b08      	ldr	r3, [pc, #32]	@ (8002ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ed8:	695a      	ldr	r2, [r3, #20]
 8002eda:	88fb      	ldrh	r3, [r7, #6]
 8002edc:	4013      	ands	r3, r2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d006      	beq.n	8002ef0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ee2:	4a05      	ldr	r2, [pc, #20]	@ (8002ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ee4:	88fb      	ldrh	r3, [r7, #6]
 8002ee6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ee8:	88fb      	ldrh	r3, [r7, #6]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fe fd9e 	bl	8001a2c <HAL_GPIO_EXTI_Callback>
  }
}
 8002ef0:	bf00      	nop
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	40010400 	.word	0x40010400

08002efc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e12b      	b.n	8003166 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d106      	bne.n	8002f28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7fd fa66 	bl	80003f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2224      	movs	r2, #36	@ 0x24
 8002f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0201 	bic.w	r2, r2, #1
 8002f3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f60:	f001 fbfc 	bl	800475c <HAL_RCC_GetPCLK1Freq>
 8002f64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	4a81      	ldr	r2, [pc, #516]	@ (8003170 <HAL_I2C_Init+0x274>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d807      	bhi.n	8002f80 <HAL_I2C_Init+0x84>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	4a80      	ldr	r2, [pc, #512]	@ (8003174 <HAL_I2C_Init+0x278>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	bf94      	ite	ls
 8002f78:	2301      	movls	r3, #1
 8002f7a:	2300      	movhi	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	e006      	b.n	8002f8e <HAL_I2C_Init+0x92>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	4a7d      	ldr	r2, [pc, #500]	@ (8003178 <HAL_I2C_Init+0x27c>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	bf94      	ite	ls
 8002f88:	2301      	movls	r3, #1
 8002f8a:	2300      	movhi	r3, #0
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e0e7      	b.n	8003166 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4a78      	ldr	r2, [pc, #480]	@ (800317c <HAL_I2C_Init+0x280>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	0c9b      	lsrs	r3, r3, #18
 8002fa0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68ba      	ldr	r2, [r7, #8]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	4a6a      	ldr	r2, [pc, #424]	@ (8003170 <HAL_I2C_Init+0x274>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d802      	bhi.n	8002fd0 <HAL_I2C_Init+0xd4>
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	e009      	b.n	8002fe4 <HAL_I2C_Init+0xe8>
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002fd6:	fb02 f303 	mul.w	r3, r2, r3
 8002fda:	4a69      	ldr	r2, [pc, #420]	@ (8003180 <HAL_I2C_Init+0x284>)
 8002fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe0:	099b      	lsrs	r3, r3, #6
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6812      	ldr	r2, [r2, #0]
 8002fe8:	430b      	orrs	r3, r1
 8002fea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ff6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	495c      	ldr	r1, [pc, #368]	@ (8003170 <HAL_I2C_Init+0x274>)
 8003000:	428b      	cmp	r3, r1
 8003002:	d819      	bhi.n	8003038 <HAL_I2C_Init+0x13c>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	1e59      	subs	r1, r3, #1
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003012:	1c59      	adds	r1, r3, #1
 8003014:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003018:	400b      	ands	r3, r1
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <HAL_I2C_Init+0x138>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	1e59      	subs	r1, r3, #1
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	fbb1 f3f3 	udiv	r3, r1, r3
 800302c:	3301      	adds	r3, #1
 800302e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003032:	e051      	b.n	80030d8 <HAL_I2C_Init+0x1dc>
 8003034:	2304      	movs	r3, #4
 8003036:	e04f      	b.n	80030d8 <HAL_I2C_Init+0x1dc>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d111      	bne.n	8003064 <HAL_I2C_Init+0x168>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	1e58      	subs	r0, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6859      	ldr	r1, [r3, #4]
 8003048:	460b      	mov	r3, r1
 800304a:	005b      	lsls	r3, r3, #1
 800304c:	440b      	add	r3, r1
 800304e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003052:	3301      	adds	r3, #1
 8003054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003058:	2b00      	cmp	r3, #0
 800305a:	bf0c      	ite	eq
 800305c:	2301      	moveq	r3, #1
 800305e:	2300      	movne	r3, #0
 8003060:	b2db      	uxtb	r3, r3
 8003062:	e012      	b.n	800308a <HAL_I2C_Init+0x18e>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	1e58      	subs	r0, r3, #1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6859      	ldr	r1, [r3, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	0099      	lsls	r1, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	fbb0 f3f3 	udiv	r3, r0, r3
 800307a:	3301      	adds	r3, #1
 800307c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003080:	2b00      	cmp	r3, #0
 8003082:	bf0c      	ite	eq
 8003084:	2301      	moveq	r3, #1
 8003086:	2300      	movne	r3, #0
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <HAL_I2C_Init+0x196>
 800308e:	2301      	movs	r3, #1
 8003090:	e022      	b.n	80030d8 <HAL_I2C_Init+0x1dc>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d10e      	bne.n	80030b8 <HAL_I2C_Init+0x1bc>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	1e58      	subs	r0, r3, #1
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6859      	ldr	r1, [r3, #4]
 80030a2:	460b      	mov	r3, r1
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	440b      	add	r3, r1
 80030a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ac:	3301      	adds	r3, #1
 80030ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030b6:	e00f      	b.n	80030d8 <HAL_I2C_Init+0x1dc>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	1e58      	subs	r0, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6859      	ldr	r1, [r3, #4]
 80030c0:	460b      	mov	r3, r1
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	440b      	add	r3, r1
 80030c6:	0099      	lsls	r1, r3, #2
 80030c8:	440b      	add	r3, r1
 80030ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ce:	3301      	adds	r3, #1
 80030d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030d8:	6879      	ldr	r1, [r7, #4]
 80030da:	6809      	ldr	r1, [r1, #0]
 80030dc:	4313      	orrs	r3, r2
 80030de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	69da      	ldr	r2, [r3, #28]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	431a      	orrs	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003106:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6911      	ldr	r1, [r2, #16]
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	68d2      	ldr	r2, [r2, #12]
 8003112:	4311      	orrs	r1, r2
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6812      	ldr	r2, [r2, #0]
 8003118:	430b      	orrs	r3, r1
 800311a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	695a      	ldr	r2, [r3, #20]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	431a      	orrs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0201 	orr.w	r2, r2, #1
 8003146:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2220      	movs	r2, #32
 8003152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	000186a0 	.word	0x000186a0
 8003174:	001e847f 	.word	0x001e847f
 8003178:	003d08ff 	.word	0x003d08ff
 800317c:	431bde83 	.word	0x431bde83
 8003180:	10624dd3 	.word	0x10624dd3

08003184 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af02      	add	r7, sp, #8
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	4608      	mov	r0, r1
 800318e:	4611      	mov	r1, r2
 8003190:	461a      	mov	r2, r3
 8003192:	4603      	mov	r3, r0
 8003194:	817b      	strh	r3, [r7, #10]
 8003196:	460b      	mov	r3, r1
 8003198:	813b      	strh	r3, [r7, #8]
 800319a:	4613      	mov	r3, r2
 800319c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800319e:	f7fe fef5 	bl	8001f8c <HAL_GetTick>
 80031a2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	2b20      	cmp	r3, #32
 80031ae:	f040 80d9 	bne.w	8003364 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	2319      	movs	r3, #25
 80031b8:	2201      	movs	r2, #1
 80031ba:	496d      	ldr	r1, [pc, #436]	@ (8003370 <HAL_I2C_Mem_Write+0x1ec>)
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f000 fccd 	bl	8003b5c <I2C_WaitOnFlagUntilTimeout>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80031c8:	2302      	movs	r3, #2
 80031ca:	e0cc      	b.n	8003366 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d101      	bne.n	80031da <HAL_I2C_Mem_Write+0x56>
 80031d6:	2302      	movs	r3, #2
 80031d8:	e0c5      	b.n	8003366 <HAL_I2C_Mem_Write+0x1e2>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2201      	movs	r2, #1
 80031de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d007      	beq.n	8003200 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0201 	orr.w	r2, r2, #1
 80031fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800320e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2221      	movs	r2, #33	@ 0x21
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2240      	movs	r2, #64	@ 0x40
 800321c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a3a      	ldr	r2, [r7, #32]
 800322a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003230:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003236:	b29a      	uxth	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a4d      	ldr	r2, [pc, #308]	@ (8003374 <HAL_I2C_Mem_Write+0x1f0>)
 8003240:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003242:	88f8      	ldrh	r0, [r7, #6]
 8003244:	893a      	ldrh	r2, [r7, #8]
 8003246:	8979      	ldrh	r1, [r7, #10]
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	9301      	str	r3, [sp, #4]
 800324c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	4603      	mov	r3, r0
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f000 fb04 	bl	8003860 <I2C_RequestMemoryWrite>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d052      	beq.n	8003304 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e081      	b.n	8003366 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	f000 fd92 	bl	8003d90 <I2C_WaitOnTXEFlagUntilTimeout>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00d      	beq.n	800328e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	2b04      	cmp	r3, #4
 8003278:	d107      	bne.n	800328a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003288:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e06b      	b.n	8003366 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003292:	781a      	ldrb	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329e:	1c5a      	adds	r2, r3, #1
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a8:	3b01      	subs	r3, #1
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	3b01      	subs	r3, #1
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	f003 0304 	and.w	r3, r3, #4
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d11b      	bne.n	8003304 <HAL_I2C_Mem_Write+0x180>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d017      	beq.n	8003304 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d8:	781a      	ldrb	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e4:	1c5a      	adds	r2, r3, #1
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ee:	3b01      	subs	r3, #1
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	3b01      	subs	r3, #1
 80032fe:	b29a      	uxth	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1aa      	bne.n	8003262 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003310:	68f8      	ldr	r0, [r7, #12]
 8003312:	f000 fd85 	bl	8003e20 <I2C_WaitOnBTFFlagUntilTimeout>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00d      	beq.n	8003338 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003320:	2b04      	cmp	r3, #4
 8003322:	d107      	bne.n	8003334 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003332:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e016      	b.n	8003366 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003346:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	e000      	b.n	8003366 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003364:	2302      	movs	r3, #2
  }
}
 8003366:	4618      	mov	r0, r3
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	00100002 	.word	0x00100002
 8003374:	ffff0000 	.word	0xffff0000

08003378 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08c      	sub	sp, #48	@ 0x30
 800337c:	af02      	add	r7, sp, #8
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	4608      	mov	r0, r1
 8003382:	4611      	mov	r1, r2
 8003384:	461a      	mov	r2, r3
 8003386:	4603      	mov	r3, r0
 8003388:	817b      	strh	r3, [r7, #10]
 800338a:	460b      	mov	r3, r1
 800338c:	813b      	strh	r3, [r7, #8]
 800338e:	4613      	mov	r3, r2
 8003390:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003392:	2300      	movs	r3, #0
 8003394:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003396:	f7fe fdf9 	bl	8001f8c <HAL_GetTick>
 800339a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b20      	cmp	r3, #32
 80033a6:	f040 8250 	bne.w	800384a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	2319      	movs	r3, #25
 80033b0:	2201      	movs	r2, #1
 80033b2:	4982      	ldr	r1, [pc, #520]	@ (80035bc <HAL_I2C_Mem_Read+0x244>)
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f000 fbd1 	bl	8003b5c <I2C_WaitOnFlagUntilTimeout>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80033c0:	2302      	movs	r3, #2
 80033c2:	e243      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d101      	bne.n	80033d2 <HAL_I2C_Mem_Read+0x5a>
 80033ce:	2302      	movs	r3, #2
 80033d0:	e23c      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d007      	beq.n	80033f8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0201 	orr.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003406:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2222      	movs	r2, #34	@ 0x22
 800340c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2240      	movs	r2, #64	@ 0x40
 8003414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003422:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003428:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	4a62      	ldr	r2, [pc, #392]	@ (80035c0 <HAL_I2C_Mem_Read+0x248>)
 8003438:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800343a:	88f8      	ldrh	r0, [r7, #6]
 800343c:	893a      	ldrh	r2, [r7, #8]
 800343e:	8979      	ldrh	r1, [r7, #10]
 8003440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003442:	9301      	str	r3, [sp, #4]
 8003444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	4603      	mov	r3, r0
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f000 fa9e 	bl	800398c <I2C_RequestMemoryRead>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e1f8      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800345e:	2b00      	cmp	r3, #0
 8003460:	d113      	bne.n	800348a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003462:	2300      	movs	r3, #0
 8003464:	61fb      	str	r3, [r7, #28]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	61fb      	str	r3, [r7, #28]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	61fb      	str	r3, [r7, #28]
 8003476:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	e1cc      	b.n	8003824 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348e:	2b01      	cmp	r3, #1
 8003490:	d11e      	bne.n	80034d0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034a2:	b672      	cpsid	i
}
 80034a4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034a6:	2300      	movs	r3, #0
 80034a8:	61bb      	str	r3, [r7, #24]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	61bb      	str	r3, [r7, #24]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	61bb      	str	r3, [r7, #24]
 80034ba:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034cc:	b662      	cpsie	i
}
 80034ce:	e035      	b.n	800353c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d11e      	bne.n	8003516 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034e8:	b672      	cpsid	i
}
 80034ea:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	699b      	ldr	r3, [r3, #24]
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003510:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003512:	b662      	cpsie	i
}
 8003514:	e012      	b.n	800353c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003524:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003526:	2300      	movs	r3, #0
 8003528:	613b      	str	r3, [r7, #16]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	613b      	str	r3, [r7, #16]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	613b      	str	r3, [r7, #16]
 800353a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800353c:	e172      	b.n	8003824 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003542:	2b03      	cmp	r3, #3
 8003544:	f200 811f 	bhi.w	8003786 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800354c:	2b01      	cmp	r3, #1
 800354e:	d123      	bne.n	8003598 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003550:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003552:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 fcab 	bl	8003eb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e173      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	691a      	ldr	r2, [r3, #16]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	b2d2      	uxtb	r2, r2
 8003570:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003580:	3b01      	subs	r3, #1
 8003582:	b29a      	uxth	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800358c:	b29b      	uxth	r3, r3
 800358e:	3b01      	subs	r3, #1
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003596:	e145      	b.n	8003824 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800359c:	2b02      	cmp	r3, #2
 800359e:	d152      	bne.n	8003646 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035a6:	2200      	movs	r2, #0
 80035a8:	4906      	ldr	r1, [pc, #24]	@ (80035c4 <HAL_I2C_Mem_Read+0x24c>)
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 fad6 	bl	8003b5c <I2C_WaitOnFlagUntilTimeout>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d008      	beq.n	80035c8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e148      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
 80035ba:	bf00      	nop
 80035bc:	00100002 	.word	0x00100002
 80035c0:	ffff0000 	.word	0xffff0000
 80035c4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80035c8:	b672      	cpsid	i
}
 80035ca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	691a      	ldr	r2, [r3, #16]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	1c5a      	adds	r2, r3, #1
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003604:	b29b      	uxth	r3, r3
 8003606:	3b01      	subs	r3, #1
 8003608:	b29a      	uxth	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800360e:	b662      	cpsie	i
}
 8003610:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361c:	b2d2      	uxtb	r2, r2
 800361e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003624:	1c5a      	adds	r2, r3, #1
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362e:	3b01      	subs	r3, #1
 8003630:	b29a      	uxth	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800363a:	b29b      	uxth	r3, r3
 800363c:	3b01      	subs	r3, #1
 800363e:	b29a      	uxth	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003644:	e0ee      	b.n	8003824 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800364c:	2200      	movs	r2, #0
 800364e:	4981      	ldr	r1, [pc, #516]	@ (8003854 <HAL_I2C_Mem_Read+0x4dc>)
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f000 fa83 	bl	8003b5c <I2C_WaitOnFlagUntilTimeout>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0f5      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800366e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003670:	b672      	cpsid	i
}
 8003672:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367e:	b2d2      	uxtb	r2, r2
 8003680:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003690:	3b01      	subs	r3, #1
 8003692:	b29a      	uxth	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800369c:	b29b      	uxth	r3, r3
 800369e:	3b01      	subs	r3, #1
 80036a0:	b29a      	uxth	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80036a6:	4b6c      	ldr	r3, [pc, #432]	@ (8003858 <HAL_I2C_Mem_Read+0x4e0>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	08db      	lsrs	r3, r3, #3
 80036ac:	4a6b      	ldr	r2, [pc, #428]	@ (800385c <HAL_I2C_Mem_Read+0x4e4>)
 80036ae:	fba2 2303 	umull	r2, r3, r2, r3
 80036b2:	0a1a      	lsrs	r2, r3, #8
 80036b4:	4613      	mov	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4413      	add	r3, r2
 80036ba:	00da      	lsls	r2, r3, #3
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80036c0:	6a3b      	ldr	r3, [r7, #32]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80036c6:	6a3b      	ldr	r3, [r7, #32]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d118      	bne.n	80036fe <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2220      	movs	r2, #32
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e6:	f043 0220 	orr.w	r2, r3, #32
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80036ee:	b662      	cpsie	i
}
 80036f0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e0a6      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	695b      	ldr	r3, [r3, #20]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b04      	cmp	r3, #4
 800370a:	d1d9      	bne.n	80036c0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800371a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691a      	ldr	r2, [r3, #16]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372e:	1c5a      	adds	r2, r3, #1
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003744:	b29b      	uxth	r3, r3
 8003746:	3b01      	subs	r3, #1
 8003748:	b29a      	uxth	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800374e:	b662      	cpsie	i
}
 8003750:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	691a      	ldr	r2, [r3, #16]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375c:	b2d2      	uxtb	r2, r2
 800375e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003764:	1c5a      	adds	r2, r3, #1
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800376e:	3b01      	subs	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800377a:	b29b      	uxth	r3, r3
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003784:	e04e      	b.n	8003824 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003788:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 fb90 	bl	8003eb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e058      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	691a      	ldr	r2, [r3, #16]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ac:	1c5a      	adds	r2, r3, #1
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037b6:	3b01      	subs	r3, #1
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	3b01      	subs	r3, #1
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b04      	cmp	r3, #4
 80037d8:	d124      	bne.n	8003824 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037de:	2b03      	cmp	r3, #3
 80037e0:	d107      	bne.n	80037f2 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037f0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	691a      	ldr	r2, [r3, #16]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fc:	b2d2      	uxtb	r2, r2
 80037fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b01      	subs	r3, #1
 800381e:	b29a      	uxth	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003828:	2b00      	cmp	r3, #0
 800382a:	f47f ae88 	bne.w	800353e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2220      	movs	r2, #32
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003846:	2300      	movs	r3, #0
 8003848:	e000      	b.n	800384c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800384a:	2302      	movs	r3, #2
  }
}
 800384c:	4618      	mov	r0, r3
 800384e:	3728      	adds	r7, #40	@ 0x28
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	00010004 	.word	0x00010004
 8003858:	20000050 	.word	0x20000050
 800385c:	14f8b589 	.word	0x14f8b589

08003860 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af02      	add	r7, sp, #8
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	4608      	mov	r0, r1
 800386a:	4611      	mov	r1, r2
 800386c:	461a      	mov	r2, r3
 800386e:	4603      	mov	r3, r0
 8003870:	817b      	strh	r3, [r7, #10]
 8003872:	460b      	mov	r3, r1
 8003874:	813b      	strh	r3, [r7, #8]
 8003876:	4613      	mov	r3, r2
 8003878:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003888:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800388a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388c:	9300      	str	r3, [sp, #0]
 800388e:	6a3b      	ldr	r3, [r7, #32]
 8003890:	2200      	movs	r2, #0
 8003892:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 f960 	bl	8003b5c <I2C_WaitOnFlagUntilTimeout>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00d      	beq.n	80038be <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038b0:	d103      	bne.n	80038ba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e05f      	b.n	800397e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038be:	897b      	ldrh	r3, [r7, #10]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	6a3a      	ldr	r2, [r7, #32]
 80038d2:	492d      	ldr	r1, [pc, #180]	@ (8003988 <I2C_RequestMemoryWrite+0x128>)
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f000 f9bb 	bl	8003c50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d001      	beq.n	80038e4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e04c      	b.n	800397e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e4:	2300      	movs	r3, #0
 80038e6:	617b      	str	r3, [r7, #20]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	617b      	str	r3, [r7, #20]
 80038f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038fc:	6a39      	ldr	r1, [r7, #32]
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 fa46 	bl	8003d90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00d      	beq.n	8003926 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390e:	2b04      	cmp	r3, #4
 8003910:	d107      	bne.n	8003922 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003920:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e02b      	b.n	800397e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003926:	88fb      	ldrh	r3, [r7, #6]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d105      	bne.n	8003938 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800392c:	893b      	ldrh	r3, [r7, #8]
 800392e:	b2da      	uxtb	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	611a      	str	r2, [r3, #16]
 8003936:	e021      	b.n	800397c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003938:	893b      	ldrh	r3, [r7, #8]
 800393a:	0a1b      	lsrs	r3, r3, #8
 800393c:	b29b      	uxth	r3, r3
 800393e:	b2da      	uxtb	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003946:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003948:	6a39      	ldr	r1, [r7, #32]
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 fa20 	bl	8003d90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00d      	beq.n	8003972 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395a:	2b04      	cmp	r3, #4
 800395c:	d107      	bne.n	800396e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800396c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e005      	b.n	800397e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003972:	893b      	ldrh	r3, [r7, #8]
 8003974:	b2da      	uxtb	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	00010002 	.word	0x00010002

0800398c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b088      	sub	sp, #32
 8003990:	af02      	add	r7, sp, #8
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	4608      	mov	r0, r1
 8003996:	4611      	mov	r1, r2
 8003998:	461a      	mov	r2, r3
 800399a:	4603      	mov	r3, r0
 800399c:	817b      	strh	r3, [r7, #10]
 800399e:	460b      	mov	r3, r1
 80039a0:	813b      	strh	r3, [r7, #8]
 80039a2:	4613      	mov	r3, r2
 80039a4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80039b4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f000 f8c2 	bl	8003b5c <I2C_WaitOnFlagUntilTimeout>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00d      	beq.n	80039fa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039ec:	d103      	bne.n	80039f6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e0aa      	b.n	8003b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039fa:	897b      	ldrh	r3, [r7, #10]
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	461a      	mov	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0c:	6a3a      	ldr	r2, [r7, #32]
 8003a0e:	4952      	ldr	r1, [pc, #328]	@ (8003b58 <I2C_RequestMemoryRead+0x1cc>)
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 f91d 	bl	8003c50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e097      	b.n	8003b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a38:	6a39      	ldr	r1, [r7, #32]
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 f9a8 	bl	8003d90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00d      	beq.n	8003a62 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d107      	bne.n	8003a5e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e076      	b.n	8003b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a62:	88fb      	ldrh	r3, [r7, #6]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d105      	bne.n	8003a74 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a68:	893b      	ldrh	r3, [r7, #8]
 8003a6a:	b2da      	uxtb	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	611a      	str	r2, [r3, #16]
 8003a72:	e021      	b.n	8003ab8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a74:	893b      	ldrh	r3, [r7, #8]
 8003a76:	0a1b      	lsrs	r3, r3, #8
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	b2da      	uxtb	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a84:	6a39      	ldr	r1, [r7, #32]
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f000 f982 	bl	8003d90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00d      	beq.n	8003aae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d107      	bne.n	8003aaa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aa8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e050      	b.n	8003b50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003aae:	893b      	ldrh	r3, [r7, #8]
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ab8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aba:	6a39      	ldr	r1, [r7, #32]
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f000 f967 	bl	8003d90 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00d      	beq.n	8003ae4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d107      	bne.n	8003ae0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ade:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e035      	b.n	8003b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003af2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f000 f82b 	bl	8003b5c <I2C_WaitOnFlagUntilTimeout>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00d      	beq.n	8003b28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b1a:	d103      	bne.n	8003b24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b22:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e013      	b.n	8003b50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b28:	897b      	ldrh	r3, [r7, #10]
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	b2da      	uxtb	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3a:	6a3a      	ldr	r2, [r7, #32]
 8003b3c:	4906      	ldr	r1, [pc, #24]	@ (8003b58 <I2C_RequestMemoryRead+0x1cc>)
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 f886 	bl	8003c50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e000      	b.n	8003b50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3718      	adds	r7, #24
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	00010002 	.word	0x00010002

08003b5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	603b      	str	r3, [r7, #0]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b6c:	e048      	b.n	8003c00 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b74:	d044      	beq.n	8003c00 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b76:	f7fe fa09 	bl	8001f8c <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d302      	bcc.n	8003b8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d139      	bne.n	8003c00 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	0c1b      	lsrs	r3, r3, #16
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d10d      	bne.n	8003bb2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	43da      	mvns	r2, r3
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	bf0c      	ite	eq
 8003ba8:	2301      	moveq	r3, #1
 8003baa:	2300      	movne	r3, #0
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	461a      	mov	r2, r3
 8003bb0:	e00c      	b.n	8003bcc <I2C_WaitOnFlagUntilTimeout+0x70>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	43da      	mvns	r2, r3
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf0c      	ite	eq
 8003bc4:	2301      	moveq	r3, #1
 8003bc6:	2300      	movne	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	461a      	mov	r2, r3
 8003bcc:	79fb      	ldrb	r3, [r7, #7]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d116      	bne.n	8003c00 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bec:	f043 0220 	orr.w	r2, r3, #32
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e023      	b.n	8003c48 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	0c1b      	lsrs	r3, r3, #16
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d10d      	bne.n	8003c26 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	43da      	mvns	r2, r3
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	4013      	ands	r3, r2
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bf0c      	ite	eq
 8003c1c:	2301      	moveq	r3, #1
 8003c1e:	2300      	movne	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	461a      	mov	r2, r3
 8003c24:	e00c      	b.n	8003c40 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	43da      	mvns	r2, r3
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	4013      	ands	r3, r2
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	bf0c      	ite	eq
 8003c38:	2301      	moveq	r3, #1
 8003c3a:	2300      	movne	r3, #0
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	461a      	mov	r2, r3
 8003c40:	79fb      	ldrb	r3, [r7, #7]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d093      	beq.n	8003b6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
 8003c5c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c5e:	e071      	b.n	8003d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c6e:	d123      	bne.n	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c7e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca4:	f043 0204 	orr.w	r2, r3, #4
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e067      	b.n	8003d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cbe:	d041      	beq.n	8003d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cc0:	f7fe f964 	bl	8001f8c <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d302      	bcc.n	8003cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d136      	bne.n	8003d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	0c1b      	lsrs	r3, r3, #16
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d10c      	bne.n	8003cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	43da      	mvns	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4013      	ands	r3, r2
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	bf14      	ite	ne
 8003cf2:	2301      	movne	r3, #1
 8003cf4:	2300      	moveq	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	e00b      	b.n	8003d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	43da      	mvns	r2, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	4013      	ands	r3, r2
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bf14      	ite	ne
 8003d0c:	2301      	movne	r3, #1
 8003d0e:	2300      	moveq	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d016      	beq.n	8003d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2220      	movs	r2, #32
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d30:	f043 0220 	orr.w	r2, r3, #32
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e021      	b.n	8003d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	0c1b      	lsrs	r3, r3, #16
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d10c      	bne.n	8003d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	43da      	mvns	r2, r3
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	bf14      	ite	ne
 8003d60:	2301      	movne	r3, #1
 8003d62:	2300      	moveq	r3, #0
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	e00b      	b.n	8003d80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	43da      	mvns	r2, r3
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	4013      	ands	r3, r2
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	bf14      	ite	ne
 8003d7a:	2301      	movne	r3, #1
 8003d7c:	2300      	moveq	r3, #0
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f47f af6d 	bne.w	8003c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d9c:	e034      	b.n	8003e08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f000 f8e3 	bl	8003f6a <I2C_IsAcknowledgeFailed>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e034      	b.n	8003e18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db4:	d028      	beq.n	8003e08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003db6:	f7fe f8e9 	bl	8001f8c <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d302      	bcc.n	8003dcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d11d      	bne.n	8003e08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd6:	2b80      	cmp	r3, #128	@ 0x80
 8003dd8:	d016      	beq.n	8003e08 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2220      	movs	r2, #32
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df4:	f043 0220 	orr.w	r2, r3, #32
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e007      	b.n	8003e18 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e12:	2b80      	cmp	r3, #128	@ 0x80
 8003e14:	d1c3      	bne.n	8003d9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3710      	adds	r7, #16
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e2c:	e034      	b.n	8003e98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f89b 	bl	8003f6a <I2C_IsAcknowledgeFailed>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e034      	b.n	8003ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e44:	d028      	beq.n	8003e98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e46:	f7fe f8a1 	bl	8001f8c <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	68ba      	ldr	r2, [r7, #8]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d302      	bcc.n	8003e5c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d11d      	bne.n	8003e98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	f003 0304 	and.w	r3, r3, #4
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d016      	beq.n	8003e98 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e84:	f043 0220 	orr.w	r2, r3, #32
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e007      	b.n	8003ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	f003 0304 	and.w	r3, r3, #4
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	d1c3      	bne.n	8003e2e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ebc:	e049      	b.n	8003f52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	f003 0310 	and.w	r3, r3, #16
 8003ec8:	2b10      	cmp	r3, #16
 8003eca:	d119      	bne.n	8003f00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f06f 0210 	mvn.w	r2, #16
 8003ed4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e030      	b.n	8003f62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f00:	f7fe f844 	bl	8001f8c <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d302      	bcc.n	8003f16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d11d      	bne.n	8003f52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f20:	2b40      	cmp	r3, #64	@ 0x40
 8003f22:	d016      	beq.n	8003f52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3e:	f043 0220 	orr.w	r2, r3, #32
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e007      	b.n	8003f62 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5c:	2b40      	cmp	r3, #64	@ 0x40
 8003f5e:	d1ae      	bne.n	8003ebe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f80:	d11b      	bne.n	8003fba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f8a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa6:	f043 0204 	orr.w	r2, r3, #4
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bc80      	pop	{r7}
 8003fc4:	4770      	bx	lr
	...

08003fc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d101      	bne.n	8003fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e272      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 8087 	beq.w	80040f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fe8:	4b92      	ldr	r3, [pc, #584]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f003 030c 	and.w	r3, r3, #12
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d00c      	beq.n	800400e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ff4:	4b8f      	ldr	r3, [pc, #572]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 030c 	and.w	r3, r3, #12
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	d112      	bne.n	8004026 <HAL_RCC_OscConfig+0x5e>
 8004000:	4b8c      	ldr	r3, [pc, #560]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800400c:	d10b      	bne.n	8004026 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800400e:	4b89      	ldr	r3, [pc, #548]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d06c      	beq.n	80040f4 <HAL_RCC_OscConfig+0x12c>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d168      	bne.n	80040f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e24c      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800402e:	d106      	bne.n	800403e <HAL_RCC_OscConfig+0x76>
 8004030:	4b80      	ldr	r3, [pc, #512]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a7f      	ldr	r2, [pc, #508]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004036:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	e02e      	b.n	800409c <HAL_RCC_OscConfig+0xd4>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10c      	bne.n	8004060 <HAL_RCC_OscConfig+0x98>
 8004046:	4b7b      	ldr	r3, [pc, #492]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a7a      	ldr	r2, [pc, #488]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 800404c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004050:	6013      	str	r3, [r2, #0]
 8004052:	4b78      	ldr	r3, [pc, #480]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a77      	ldr	r2, [pc, #476]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004058:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	e01d      	b.n	800409c <HAL_RCC_OscConfig+0xd4>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004068:	d10c      	bne.n	8004084 <HAL_RCC_OscConfig+0xbc>
 800406a:	4b72      	ldr	r3, [pc, #456]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a71      	ldr	r2, [pc, #452]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004070:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	4b6f      	ldr	r3, [pc, #444]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a6e      	ldr	r2, [pc, #440]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 800407c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004080:	6013      	str	r3, [r2, #0]
 8004082:	e00b      	b.n	800409c <HAL_RCC_OscConfig+0xd4>
 8004084:	4b6b      	ldr	r3, [pc, #428]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a6a      	ldr	r2, [pc, #424]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 800408a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800408e:	6013      	str	r3, [r2, #0]
 8004090:	4b68      	ldr	r3, [pc, #416]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a67      	ldr	r2, [pc, #412]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004096:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800409a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d013      	beq.n	80040cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a4:	f7fd ff72 	bl	8001f8c <HAL_GetTick>
 80040a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040ac:	f7fd ff6e 	bl	8001f8c <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b64      	cmp	r3, #100	@ 0x64
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e200      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040be:	4b5d      	ldr	r3, [pc, #372]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d0f0      	beq.n	80040ac <HAL_RCC_OscConfig+0xe4>
 80040ca:	e014      	b.n	80040f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040cc:	f7fd ff5e 	bl	8001f8c <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d4:	f7fd ff5a 	bl	8001f8c <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b64      	cmp	r3, #100	@ 0x64
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e1ec      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040e6:	4b53      	ldr	r3, [pc, #332]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f0      	bne.n	80040d4 <HAL_RCC_OscConfig+0x10c>
 80040f2:	e000      	b.n	80040f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d063      	beq.n	80041ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004102:	4b4c      	ldr	r3, [pc, #304]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f003 030c 	and.w	r3, r3, #12
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00b      	beq.n	8004126 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800410e:	4b49      	ldr	r3, [pc, #292]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f003 030c 	and.w	r3, r3, #12
 8004116:	2b08      	cmp	r3, #8
 8004118:	d11c      	bne.n	8004154 <HAL_RCC_OscConfig+0x18c>
 800411a:	4b46      	ldr	r3, [pc, #280]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d116      	bne.n	8004154 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004126:	4b43      	ldr	r3, [pc, #268]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d005      	beq.n	800413e <HAL_RCC_OscConfig+0x176>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d001      	beq.n	800413e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e1c0      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800413e:	4b3d      	ldr	r3, [pc, #244]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	4939      	ldr	r1, [pc, #228]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 800414e:	4313      	orrs	r3, r2
 8004150:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004152:	e03a      	b.n	80041ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d020      	beq.n	800419e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800415c:	4b36      	ldr	r3, [pc, #216]	@ (8004238 <HAL_RCC_OscConfig+0x270>)
 800415e:	2201      	movs	r2, #1
 8004160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004162:	f7fd ff13 	bl	8001f8c <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004168:	e008      	b.n	800417c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800416a:	f7fd ff0f 	bl	8001f8c <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d901      	bls.n	800417c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e1a1      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800417c:	4b2d      	ldr	r3, [pc, #180]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0f0      	beq.n	800416a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004188:	4b2a      	ldr	r3, [pc, #168]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	00db      	lsls	r3, r3, #3
 8004196:	4927      	ldr	r1, [pc, #156]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004198:	4313      	orrs	r3, r2
 800419a:	600b      	str	r3, [r1, #0]
 800419c:	e015      	b.n	80041ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800419e:	4b26      	ldr	r3, [pc, #152]	@ (8004238 <HAL_RCC_OscConfig+0x270>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a4:	f7fd fef2 	bl	8001f8c <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ac:	f7fd feee 	bl	8001f8c <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e180      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041be:	4b1d      	ldr	r3, [pc, #116]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f0      	bne.n	80041ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d03a      	beq.n	800424c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d019      	beq.n	8004212 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041de:	4b17      	ldr	r3, [pc, #92]	@ (800423c <HAL_RCC_OscConfig+0x274>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e4:	f7fd fed2 	bl	8001f8c <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ec:	f7fd fece 	bl	8001f8c <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e160      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004234 <HAL_RCC_OscConfig+0x26c>)
 8004200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0f0      	beq.n	80041ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800420a:	2001      	movs	r0, #1
 800420c:	f000 face 	bl	80047ac <RCC_Delay>
 8004210:	e01c      	b.n	800424c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004212:	4b0a      	ldr	r3, [pc, #40]	@ (800423c <HAL_RCC_OscConfig+0x274>)
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004218:	f7fd feb8 	bl	8001f8c <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800421e:	e00f      	b.n	8004240 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004220:	f7fd feb4 	bl	8001f8c <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d908      	bls.n	8004240 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e146      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
 8004232:	bf00      	nop
 8004234:	40021000 	.word	0x40021000
 8004238:	42420000 	.word	0x42420000
 800423c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004240:	4b92      	ldr	r3, [pc, #584]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1e9      	bne.n	8004220 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 80a6 	beq.w	80043a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800425a:	2300      	movs	r3, #0
 800425c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800425e:	4b8b      	ldr	r3, [pc, #556]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10d      	bne.n	8004286 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800426a:	4b88      	ldr	r3, [pc, #544]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	4a87      	ldr	r2, [pc, #540]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004270:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004274:	61d3      	str	r3, [r2, #28]
 8004276:	4b85      	ldr	r3, [pc, #532]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427e:	60bb      	str	r3, [r7, #8]
 8004280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004282:	2301      	movs	r3, #1
 8004284:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004286:	4b82      	ldr	r3, [pc, #520]	@ (8004490 <HAL_RCC_OscConfig+0x4c8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800428e:	2b00      	cmp	r3, #0
 8004290:	d118      	bne.n	80042c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004292:	4b7f      	ldr	r3, [pc, #508]	@ (8004490 <HAL_RCC_OscConfig+0x4c8>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a7e      	ldr	r2, [pc, #504]	@ (8004490 <HAL_RCC_OscConfig+0x4c8>)
 8004298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800429c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800429e:	f7fd fe75 	bl	8001f8c <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a4:	e008      	b.n	80042b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a6:	f7fd fe71 	bl	8001f8c <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b64      	cmp	r3, #100	@ 0x64
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e103      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b8:	4b75      	ldr	r3, [pc, #468]	@ (8004490 <HAL_RCC_OscConfig+0x4c8>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d0f0      	beq.n	80042a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d106      	bne.n	80042da <HAL_RCC_OscConfig+0x312>
 80042cc:	4b6f      	ldr	r3, [pc, #444]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	4a6e      	ldr	r2, [pc, #440]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042d2:	f043 0301 	orr.w	r3, r3, #1
 80042d6:	6213      	str	r3, [r2, #32]
 80042d8:	e02d      	b.n	8004336 <HAL_RCC_OscConfig+0x36e>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10c      	bne.n	80042fc <HAL_RCC_OscConfig+0x334>
 80042e2:	4b6a      	ldr	r3, [pc, #424]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	4a69      	ldr	r2, [pc, #420]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042e8:	f023 0301 	bic.w	r3, r3, #1
 80042ec:	6213      	str	r3, [r2, #32]
 80042ee:	4b67      	ldr	r3, [pc, #412]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	4a66      	ldr	r2, [pc, #408]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80042f4:	f023 0304 	bic.w	r3, r3, #4
 80042f8:	6213      	str	r3, [r2, #32]
 80042fa:	e01c      	b.n	8004336 <HAL_RCC_OscConfig+0x36e>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	2b05      	cmp	r3, #5
 8004302:	d10c      	bne.n	800431e <HAL_RCC_OscConfig+0x356>
 8004304:	4b61      	ldr	r3, [pc, #388]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004306:	6a1b      	ldr	r3, [r3, #32]
 8004308:	4a60      	ldr	r2, [pc, #384]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 800430a:	f043 0304 	orr.w	r3, r3, #4
 800430e:	6213      	str	r3, [r2, #32]
 8004310:	4b5e      	ldr	r3, [pc, #376]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	4a5d      	ldr	r2, [pc, #372]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004316:	f043 0301 	orr.w	r3, r3, #1
 800431a:	6213      	str	r3, [r2, #32]
 800431c:	e00b      	b.n	8004336 <HAL_RCC_OscConfig+0x36e>
 800431e:	4b5b      	ldr	r3, [pc, #364]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	4a5a      	ldr	r2, [pc, #360]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004324:	f023 0301 	bic.w	r3, r3, #1
 8004328:	6213      	str	r3, [r2, #32]
 800432a:	4b58      	ldr	r3, [pc, #352]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	4a57      	ldr	r2, [pc, #348]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004330:	f023 0304 	bic.w	r3, r3, #4
 8004334:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d015      	beq.n	800436a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433e:	f7fd fe25 	bl	8001f8c <HAL_GetTick>
 8004342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004344:	e00a      	b.n	800435c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004346:	f7fd fe21 	bl	8001f8c <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004354:	4293      	cmp	r3, r2
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e0b1      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435c:	4b4b      	ldr	r3, [pc, #300]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 800435e:	6a1b      	ldr	r3, [r3, #32]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0ee      	beq.n	8004346 <HAL_RCC_OscConfig+0x37e>
 8004368:	e014      	b.n	8004394 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800436a:	f7fd fe0f 	bl	8001f8c <HAL_GetTick>
 800436e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004370:	e00a      	b.n	8004388 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004372:	f7fd fe0b 	bl	8001f8c <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004380:	4293      	cmp	r3, r2
 8004382:	d901      	bls.n	8004388 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e09b      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004388:	4b40      	ldr	r3, [pc, #256]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1ee      	bne.n	8004372 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004394:	7dfb      	ldrb	r3, [r7, #23]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d105      	bne.n	80043a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800439a:	4b3c      	ldr	r3, [pc, #240]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	4a3b      	ldr	r2, [pc, #236]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80043a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8087 	beq.w	80044be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043b0:	4b36      	ldr	r3, [pc, #216]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f003 030c 	and.w	r3, r3, #12
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	d061      	beq.n	8004480 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	69db      	ldr	r3, [r3, #28]
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d146      	bne.n	8004452 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c4:	4b33      	ldr	r3, [pc, #204]	@ (8004494 <HAL_RCC_OscConfig+0x4cc>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ca:	f7fd fddf 	bl	8001f8c <HAL_GetTick>
 80043ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043d0:	e008      	b.n	80043e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043d2:	f7fd fddb 	bl	8001f8c <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e06d      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043e4:	4b29      	ldr	r3, [pc, #164]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1f0      	bne.n	80043d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043f8:	d108      	bne.n	800440c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043fa:	4b24      	ldr	r3, [pc, #144]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	4921      	ldr	r1, [pc, #132]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004408:	4313      	orrs	r3, r2
 800440a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800440c:	4b1f      	ldr	r3, [pc, #124]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a19      	ldr	r1, [r3, #32]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441c:	430b      	orrs	r3, r1
 800441e:	491b      	ldr	r1, [pc, #108]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004420:	4313      	orrs	r3, r2
 8004422:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004424:	4b1b      	ldr	r3, [pc, #108]	@ (8004494 <HAL_RCC_OscConfig+0x4cc>)
 8004426:	2201      	movs	r2, #1
 8004428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442a:	f7fd fdaf 	bl	8001f8c <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004432:	f7fd fdab 	bl	8001f8c <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e03d      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004444:	4b11      	ldr	r3, [pc, #68]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x46a>
 8004450:	e035      	b.n	80044be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004452:	4b10      	ldr	r3, [pc, #64]	@ (8004494 <HAL_RCC_OscConfig+0x4cc>)
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004458:	f7fd fd98 	bl	8001f8c <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004460:	f7fd fd94 	bl	8001f8c <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e026      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004472:	4b06      	ldr	r3, [pc, #24]	@ (800448c <HAL_RCC_OscConfig+0x4c4>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1f0      	bne.n	8004460 <HAL_RCC_OscConfig+0x498>
 800447e:	e01e      	b.n	80044be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d107      	bne.n	8004498 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e019      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
 800448c:	40021000 	.word	0x40021000
 8004490:	40007000 	.word	0x40007000
 8004494:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004498:	4b0b      	ldr	r3, [pc, #44]	@ (80044c8 <HAL_RCC_OscConfig+0x500>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d106      	bne.n	80044ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d001      	beq.n	80044be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e000      	b.n	80044c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3718      	adds	r7, #24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40021000 	.word	0x40021000

080044cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d101      	bne.n	80044e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e0d0      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044e0:	4b6a      	ldr	r3, [pc, #424]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d910      	bls.n	8004510 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ee:	4b67      	ldr	r3, [pc, #412]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f023 0207 	bic.w	r2, r3, #7
 80044f6:	4965      	ldr	r1, [pc, #404]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044fe:	4b63      	ldr	r3, [pc, #396]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	429a      	cmp	r2, r3
 800450a:	d001      	beq.n	8004510 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e0b8      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d020      	beq.n	800455e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	d005      	beq.n	8004534 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004528:	4b59      	ldr	r3, [pc, #356]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	4a58      	ldr	r2, [pc, #352]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800452e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004532:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d005      	beq.n	800454c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004540:	4b53      	ldr	r3, [pc, #332]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	4a52      	ldr	r2, [pc, #328]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004546:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800454a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800454c:	4b50      	ldr	r3, [pc, #320]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	494d      	ldr	r1, [pc, #308]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800455a:	4313      	orrs	r3, r2
 800455c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b00      	cmp	r3, #0
 8004568:	d040      	beq.n	80045ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d107      	bne.n	8004582 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004572:	4b47      	ldr	r3, [pc, #284]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d115      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e07f      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	2b02      	cmp	r3, #2
 8004588:	d107      	bne.n	800459a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800458a:	4b41      	ldr	r3, [pc, #260]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d109      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e073      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800459a:	4b3d      	ldr	r3, [pc, #244]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e06b      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045aa:	4b39      	ldr	r3, [pc, #228]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f023 0203 	bic.w	r2, r3, #3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	4936      	ldr	r1, [pc, #216]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045bc:	f7fd fce6 	bl	8001f8c <HAL_GetTick>
 80045c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045c2:	e00a      	b.n	80045da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045c4:	f7fd fce2 	bl	8001f8c <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e053      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045da:	4b2d      	ldr	r3, [pc, #180]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f003 020c 	and.w	r2, r3, #12
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d1eb      	bne.n	80045c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045ec:	4b27      	ldr	r3, [pc, #156]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0307 	and.w	r3, r3, #7
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d210      	bcs.n	800461c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fa:	4b24      	ldr	r3, [pc, #144]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f023 0207 	bic.w	r2, r3, #7
 8004602:	4922      	ldr	r1, [pc, #136]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	4313      	orrs	r3, r2
 8004608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800460a:	4b20      	ldr	r3, [pc, #128]	@ (800468c <HAL_RCC_ClockConfig+0x1c0>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	429a      	cmp	r2, r3
 8004616:	d001      	beq.n	800461c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e032      	b.n	8004682 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	d008      	beq.n	800463a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004628:	4b19      	ldr	r3, [pc, #100]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	4916      	ldr	r1, [pc, #88]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004636:	4313      	orrs	r3, r2
 8004638:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0308 	and.w	r3, r3, #8
 8004642:	2b00      	cmp	r3, #0
 8004644:	d009      	beq.n	800465a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004646:	4b12      	ldr	r3, [pc, #72]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	00db      	lsls	r3, r3, #3
 8004654:	490e      	ldr	r1, [pc, #56]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004656:	4313      	orrs	r3, r2
 8004658:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800465a:	f000 f821 	bl	80046a0 <HAL_RCC_GetSysClockFreq>
 800465e:	4602      	mov	r2, r0
 8004660:	4b0b      	ldr	r3, [pc, #44]	@ (8004690 <HAL_RCC_ClockConfig+0x1c4>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	091b      	lsrs	r3, r3, #4
 8004666:	f003 030f 	and.w	r3, r3, #15
 800466a:	490a      	ldr	r1, [pc, #40]	@ (8004694 <HAL_RCC_ClockConfig+0x1c8>)
 800466c:	5ccb      	ldrb	r3, [r1, r3]
 800466e:	fa22 f303 	lsr.w	r3, r2, r3
 8004672:	4a09      	ldr	r2, [pc, #36]	@ (8004698 <HAL_RCC_ClockConfig+0x1cc>)
 8004674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004676:	4b09      	ldr	r3, [pc, #36]	@ (800469c <HAL_RCC_ClockConfig+0x1d0>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4618      	mov	r0, r3
 800467c:	f7fd fc44 	bl	8001f08 <HAL_InitTick>

  return HAL_OK;
 8004680:	2300      	movs	r3, #0
}
 8004682:	4618      	mov	r0, r3
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	40022000 	.word	0x40022000
 8004690:	40021000 	.word	0x40021000
 8004694:	080055ec 	.word	0x080055ec
 8004698:	20000050 	.word	0x20000050
 800469c:	20000054 	.word	0x20000054

080046a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b087      	sub	sp, #28
 80046a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046a6:	2300      	movs	r3, #0
 80046a8:	60fb      	str	r3, [r7, #12]
 80046aa:	2300      	movs	r3, #0
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	2300      	movs	r3, #0
 80046b0:	617b      	str	r3, [r7, #20]
 80046b2:	2300      	movs	r3, #0
 80046b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004734 <HAL_RCC_GetSysClockFreq+0x94>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f003 030c 	and.w	r3, r3, #12
 80046c6:	2b04      	cmp	r3, #4
 80046c8:	d002      	beq.n	80046d0 <HAL_RCC_GetSysClockFreq+0x30>
 80046ca:	2b08      	cmp	r3, #8
 80046cc:	d003      	beq.n	80046d6 <HAL_RCC_GetSysClockFreq+0x36>
 80046ce:	e027      	b.n	8004720 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046d0:	4b19      	ldr	r3, [pc, #100]	@ (8004738 <HAL_RCC_GetSysClockFreq+0x98>)
 80046d2:	613b      	str	r3, [r7, #16]
      break;
 80046d4:	e027      	b.n	8004726 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	0c9b      	lsrs	r3, r3, #18
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	4a17      	ldr	r2, [pc, #92]	@ (800473c <HAL_RCC_GetSysClockFreq+0x9c>)
 80046e0:	5cd3      	ldrb	r3, [r2, r3]
 80046e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d010      	beq.n	8004710 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80046ee:	4b11      	ldr	r3, [pc, #68]	@ (8004734 <HAL_RCC_GetSysClockFreq+0x94>)
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	0c5b      	lsrs	r3, r3, #17
 80046f4:	f003 0301 	and.w	r3, r3, #1
 80046f8:	4a11      	ldr	r2, [pc, #68]	@ (8004740 <HAL_RCC_GetSysClockFreq+0xa0>)
 80046fa:	5cd3      	ldrb	r3, [r2, r3]
 80046fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a0d      	ldr	r2, [pc, #52]	@ (8004738 <HAL_RCC_GetSysClockFreq+0x98>)
 8004702:	fb03 f202 	mul.w	r2, r3, r2
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	617b      	str	r3, [r7, #20]
 800470e:	e004      	b.n	800471a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a0c      	ldr	r2, [pc, #48]	@ (8004744 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004714:	fb02 f303 	mul.w	r3, r2, r3
 8004718:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	613b      	str	r3, [r7, #16]
      break;
 800471e:	e002      	b.n	8004726 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004720:	4b05      	ldr	r3, [pc, #20]	@ (8004738 <HAL_RCC_GetSysClockFreq+0x98>)
 8004722:	613b      	str	r3, [r7, #16]
      break;
 8004724:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004726:	693b      	ldr	r3, [r7, #16]
}
 8004728:	4618      	mov	r0, r3
 800472a:	371c      	adds	r7, #28
 800472c:	46bd      	mov	sp, r7
 800472e:	bc80      	pop	{r7}
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	40021000 	.word	0x40021000
 8004738:	007a1200 	.word	0x007a1200
 800473c:	08005604 	.word	0x08005604
 8004740:	08005614 	.word	0x08005614
 8004744:	003d0900 	.word	0x003d0900

08004748 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004748:	b480      	push	{r7}
 800474a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800474c:	4b02      	ldr	r3, [pc, #8]	@ (8004758 <HAL_RCC_GetHCLKFreq+0x10>)
 800474e:	681b      	ldr	r3, [r3, #0]
}
 8004750:	4618      	mov	r0, r3
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr
 8004758:	20000050 	.word	0x20000050

0800475c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004760:	f7ff fff2 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 8004764:	4602      	mov	r2, r0
 8004766:	4b05      	ldr	r3, [pc, #20]	@ (800477c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	0a1b      	lsrs	r3, r3, #8
 800476c:	f003 0307 	and.w	r3, r3, #7
 8004770:	4903      	ldr	r1, [pc, #12]	@ (8004780 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004772:	5ccb      	ldrb	r3, [r1, r3]
 8004774:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004778:	4618      	mov	r0, r3
 800477a:	bd80      	pop	{r7, pc}
 800477c:	40021000 	.word	0x40021000
 8004780:	080055fc 	.word	0x080055fc

08004784 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004788:	f7ff ffde 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 800478c:	4602      	mov	r2, r0
 800478e:	4b05      	ldr	r3, [pc, #20]	@ (80047a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	0adb      	lsrs	r3, r3, #11
 8004794:	f003 0307 	and.w	r3, r3, #7
 8004798:	4903      	ldr	r1, [pc, #12]	@ (80047a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800479a:	5ccb      	ldrb	r3, [r1, r3]
 800479c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	40021000 	.word	0x40021000
 80047a8:	080055fc 	.word	0x080055fc

080047ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80047b4:	4b0a      	ldr	r3, [pc, #40]	@ (80047e0 <RCC_Delay+0x34>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a0a      	ldr	r2, [pc, #40]	@ (80047e4 <RCC_Delay+0x38>)
 80047ba:	fba2 2303 	umull	r2, r3, r2, r3
 80047be:	0a5b      	lsrs	r3, r3, #9
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	fb02 f303 	mul.w	r3, r2, r3
 80047c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047c8:	bf00      	nop
  }
  while (Delay --);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	1e5a      	subs	r2, r3, #1
 80047ce:	60fa      	str	r2, [r7, #12]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1f9      	bne.n	80047c8 <RCC_Delay+0x1c>
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	bc80      	pop	{r7}
 80047de:	4770      	bx	lr
 80047e0:	20000050 	.word	0x20000050
 80047e4:	10624dd3 	.word	0x10624dd3

080047e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80047f0:	2300      	movs	r3, #0
 80047f2:	613b      	str	r3, [r7, #16]
 80047f4:	2300      	movs	r3, #0
 80047f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b00      	cmp	r3, #0
 8004802:	d07d      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004804:	2300      	movs	r3, #0
 8004806:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004808:	4b4f      	ldr	r3, [pc, #316]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10d      	bne.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004814:	4b4c      	ldr	r3, [pc, #304]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004816:	69db      	ldr	r3, [r3, #28]
 8004818:	4a4b      	ldr	r2, [pc, #300]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800481a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800481e:	61d3      	str	r3, [r2, #28]
 8004820:	4b49      	ldr	r3, [pc, #292]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004828:	60bb      	str	r3, [r7, #8]
 800482a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800482c:	2301      	movs	r3, #1
 800482e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004830:	4b46      	ldr	r3, [pc, #280]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004838:	2b00      	cmp	r3, #0
 800483a:	d118      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800483c:	4b43      	ldr	r3, [pc, #268]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a42      	ldr	r2, [pc, #264]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004842:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004846:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004848:	f7fd fba0 	bl	8001f8c <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800484e:	e008      	b.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004850:	f7fd fb9c 	bl	8001f8c <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b64      	cmp	r3, #100	@ 0x64
 800485c:	d901      	bls.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e06d      	b.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004862:	4b3a      	ldr	r3, [pc, #232]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800486a:	2b00      	cmp	r3, #0
 800486c:	d0f0      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800486e:	4b36      	ldr	r3, [pc, #216]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004876:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d02e      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	429a      	cmp	r2, r3
 800488a:	d027      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800488c:	4b2e      	ldr	r3, [pc, #184]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800488e:	6a1b      	ldr	r3, [r3, #32]
 8004890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004894:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004896:	4b2e      	ldr	r3, [pc, #184]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004898:	2201      	movs	r2, #1
 800489a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800489c:	4b2c      	ldr	r3, [pc, #176]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048a2:	4a29      	ldr	r2, [pc, #164]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d014      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b2:	f7fd fb6b 	bl	8001f8c <HAL_GetTick>
 80048b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048b8:	e00a      	b.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ba:	f7fd fb67 	bl	8001f8c <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d901      	bls.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e036      	b.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0ee      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	4917      	ldr	r1, [pc, #92]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80048ee:	7dfb      	ldrb	r3, [r7, #23]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d105      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048f4:	4b14      	ldr	r3, [pc, #80]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f6:	69db      	ldr	r3, [r3, #28]
 80048f8:	4a13      	ldr	r2, [pc, #76]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d008      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800490c:	4b0e      	ldr	r3, [pc, #56]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	490b      	ldr	r1, [pc, #44]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800491a:	4313      	orrs	r3, r2
 800491c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0310 	and.w	r3, r3, #16
 8004926:	2b00      	cmp	r3, #0
 8004928:	d008      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800492a:	4b07      	ldr	r3, [pc, #28]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	4904      	ldr	r1, [pc, #16]	@ (8004948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004938:	4313      	orrs	r3, r2
 800493a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3718      	adds	r7, #24
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40021000 	.word	0x40021000
 800494c:	40007000 	.word	0x40007000
 8004950:	42420440 	.word	0x42420440

08004954 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e076      	b.n	8004a54 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496a:	2b00      	cmp	r3, #0
 800496c:	d108      	bne.n	8004980 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004976:	d009      	beq.n	800498c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	61da      	str	r2, [r3, #28]
 800497e:	e005      	b.n	800498c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d106      	bne.n	80049ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7fd f91e 	bl	8001be8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80049d4:	431a      	orrs	r2, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	431a      	orrs	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	431a      	orrs	r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049fc:	431a      	orrs	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a06:	431a      	orrs	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a1b      	ldr	r3, [r3, #32]
 8004a0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a10:	ea42 0103 	orr.w	r1, r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a18:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	430a      	orrs	r2, r1
 8004a22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	0c1a      	lsrs	r2, r3, #16
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f002 0204 	and.w	r2, r2, #4
 8004a32:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	69da      	ldr	r2, [r3, #28]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a42:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3708      	adds	r7, #8
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e042      	b.n	8004af4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d106      	bne.n	8004a88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7fd f9b0 	bl	8001de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2224      	movs	r2, #36	@ 0x24
 8004a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68da      	ldr	r2, [r3, #12]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 fcd5 	bl	8005450 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	691a      	ldr	r2, [r3, #16]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ab4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	695a      	ldr	r2, [r3, #20]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ac4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68da      	ldr	r2, [r3, #12]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ad4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	4613      	mov	r3, r2
 8004b08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b20      	cmp	r3, #32
 8004b14:	d112      	bne.n	8004b3c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d002      	beq.n	8004b22 <HAL_UART_Receive_IT+0x26>
 8004b1c:	88fb      	ldrh	r3, [r7, #6]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e00b      	b.n	8004b3e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004b2c:	88fb      	ldrh	r3, [r7, #6]
 8004b2e:	461a      	mov	r2, r3
 8004b30:	68b9      	ldr	r1, [r7, #8]
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 fab7 	bl	80050a6 <UART_Start_Receive_IT>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	e000      	b.n	8004b3e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004b3c:	2302      	movs	r3, #2
  }
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3710      	adds	r7, #16
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
	...

08004b48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b0ba      	sub	sp, #232	@ 0xe8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004b74:	2300      	movs	r3, #0
 8004b76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b7e:	f003 030f 	and.w	r3, r3, #15
 8004b82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004b86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10f      	bne.n	8004bae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b92:	f003 0320 	and.w	r3, r3, #32
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d009      	beq.n	8004bae <HAL_UART_IRQHandler+0x66>
 8004b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b9e:	f003 0320 	and.w	r3, r3, #32
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 fb93 	bl	80052d2 <UART_Receive_IT>
      return;
 8004bac:	e25b      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004bae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f000 80de 	beq.w	8004d74 <HAL_UART_IRQHandler+0x22c>
 8004bb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d106      	bne.n	8004bd2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004bc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bc8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 80d1 	beq.w	8004d74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00b      	beq.n	8004bf6 <HAL_UART_IRQHandler+0xae>
 8004bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d005      	beq.n	8004bf6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bee:	f043 0201 	orr.w	r2, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00b      	beq.n	8004c1a <HAL_UART_IRQHandler+0xd2>
 8004c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d005      	beq.n	8004c1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c12:	f043 0202 	orr.w	r2, r3, #2
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00b      	beq.n	8004c3e <HAL_UART_IRQHandler+0xf6>
 8004c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d005      	beq.n	8004c3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c36:	f043 0204 	orr.w	r2, r3, #4
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d011      	beq.n	8004c6e <HAL_UART_IRQHandler+0x126>
 8004c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c4e:	f003 0320 	and.w	r3, r3, #32
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d105      	bne.n	8004c62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d005      	beq.n	8004c6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c66:	f043 0208 	orr.w	r2, r3, #8
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 81f2 	beq.w	800505c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c7c:	f003 0320 	and.w	r3, r3, #32
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d008      	beq.n	8004c96 <HAL_UART_IRQHandler+0x14e>
 8004c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c88:	f003 0320 	and.w	r3, r3, #32
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 fb1e 	bl	80052d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	bf14      	ite	ne
 8004ca4:	2301      	movne	r3, #1
 8004ca6:	2300      	moveq	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d103      	bne.n	8004cc2 <HAL_UART_IRQHandler+0x17a>
 8004cba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d04f      	beq.n	8004d62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 fa28 	bl	8005118 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d041      	beq.n	8004d5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	3314      	adds	r3, #20
 8004cdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ce4:	e853 3f00 	ldrex	r3, [r3]
 8004ce8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004cec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004cf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	3314      	adds	r3, #20
 8004cfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d02:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004d06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004d0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004d12:	e841 2300 	strex	r3, r2, [r1]
 8004d16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004d1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1d9      	bne.n	8004cd6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d013      	beq.n	8004d52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d2e:	4a7e      	ldr	r2, [pc, #504]	@ (8004f28 <HAL_UART_IRQHandler+0x3e0>)
 8004d30:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7fd fe9c 	bl	8002a74 <HAL_DMA_Abort_IT>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d016      	beq.n	8004d70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d4c:	4610      	mov	r0, r2
 8004d4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d50:	e00e      	b.n	8004d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f993 	bl	800507e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d58:	e00a      	b.n	8004d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f98f 	bl	800507e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d60:	e006      	b.n	8004d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f98b 	bl	800507e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004d6e:	e175      	b.n	800505c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d70:	bf00      	nop
    return;
 8004d72:	e173      	b.n	800505c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	f040 814f 	bne.w	800501c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d82:	f003 0310 	and.w	r3, r3, #16
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 8148 	beq.w	800501c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d90:	f003 0310 	and.w	r3, r3, #16
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 8141 	beq.w	800501c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60bb      	str	r3, [r7, #8]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	60bb      	str	r3, [r7, #8]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	60bb      	str	r3, [r7, #8]
 8004dae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f000 80b6 	beq.w	8004f2c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004dcc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 8145 	beq.w	8005060 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004dda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004dde:	429a      	cmp	r2, r3
 8004de0:	f080 813e 	bcs.w	8005060 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004dea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	2b20      	cmp	r3, #32
 8004df4:	f000 8088 	beq.w	8004f08 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	330c      	adds	r3, #12
 8004dfe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e06:	e853 3f00 	ldrex	r3, [r3]
 8004e0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004e0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	330c      	adds	r3, #12
 8004e20:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004e24:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004e28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004e30:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004e34:	e841 2300 	strex	r3, r2, [r1]
 8004e38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004e3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1d9      	bne.n	8004df8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3314      	adds	r3, #20
 8004e4a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e4e:	e853 3f00 	ldrex	r3, [r3]
 8004e52:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e56:	f023 0301 	bic.w	r3, r3, #1
 8004e5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	3314      	adds	r3, #20
 8004e64:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e68:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e70:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e74:	e841 2300 	strex	r3, r2, [r1]
 8004e78:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1e1      	bne.n	8004e44 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	3314      	adds	r3, #20
 8004e86:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e8a:	e853 3f00 	ldrex	r3, [r3]
 8004e8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	3314      	adds	r3, #20
 8004ea0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004ea4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ea6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004eaa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004eac:	e841 2300 	strex	r3, r2, [r1]
 8004eb0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004eb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1e3      	bne.n	8004e80 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	330c      	adds	r3, #12
 8004ecc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ed0:	e853 3f00 	ldrex	r3, [r3]
 8004ed4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ed6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ed8:	f023 0310 	bic.w	r3, r3, #16
 8004edc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	330c      	adds	r3, #12
 8004ee6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004eea:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004eec:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ef0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ef2:	e841 2300 	strex	r3, r2, [r1]
 8004ef6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ef8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1e3      	bne.n	8004ec6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7fd fd7b 	bl	80029fe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2202      	movs	r2, #2
 8004f0c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f8b6 	bl	8005090 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f24:	e09c      	b.n	8005060 <HAL_UART_IRQHandler+0x518>
 8004f26:	bf00      	nop
 8004f28:	080051dd 	.word	0x080051dd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 808e 	beq.w	8005064 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 8089 	beq.w	8005064 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	330c      	adds	r3, #12
 8004f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5c:	e853 3f00 	ldrex	r3, [r3]
 8004f60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	330c      	adds	r3, #12
 8004f72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004f76:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f78:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f7e:	e841 2300 	strex	r3, r2, [r1]
 8004f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1e3      	bne.n	8004f52 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	3314      	adds	r3, #20
 8004f90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	623b      	str	r3, [r7, #32]
   return(result);
 8004f9a:	6a3b      	ldr	r3, [r7, #32]
 8004f9c:	f023 0301 	bic.w	r3, r3, #1
 8004fa0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	3314      	adds	r3, #20
 8004faa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004fae:	633a      	str	r2, [r7, #48]	@ 0x30
 8004fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fb6:	e841 2300 	strex	r3, r2, [r1]
 8004fba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1e3      	bne.n	8004f8a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2220      	movs	r2, #32
 8004fc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	330c      	adds	r3, #12
 8004fd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	e853 3f00 	ldrex	r3, [r3]
 8004fde:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f023 0310 	bic.w	r3, r3, #16
 8004fe6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	330c      	adds	r3, #12
 8004ff0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004ff4:	61fa      	str	r2, [r7, #28]
 8004ff6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff8:	69b9      	ldr	r1, [r7, #24]
 8004ffa:	69fa      	ldr	r2, [r7, #28]
 8004ffc:	e841 2300 	strex	r3, r2, [r1]
 8005000:	617b      	str	r3, [r7, #20]
   return(result);
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1e3      	bne.n	8004fd0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2202      	movs	r2, #2
 800500c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800500e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005012:	4619      	mov	r1, r3
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 f83b 	bl	8005090 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800501a:	e023      	b.n	8005064 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800501c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005020:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005024:	2b00      	cmp	r3, #0
 8005026:	d009      	beq.n	800503c <HAL_UART_IRQHandler+0x4f4>
 8005028:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800502c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005030:	2b00      	cmp	r3, #0
 8005032:	d003      	beq.n	800503c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 f8e5 	bl	8005204 <UART_Transmit_IT>
    return;
 800503a:	e014      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800503c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00e      	beq.n	8005066 <HAL_UART_IRQHandler+0x51e>
 8005048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800504c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 f924 	bl	80052a2 <UART_EndTransmit_IT>
    return;
 800505a:	e004      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
    return;
 800505c:	bf00      	nop
 800505e:	e002      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
      return;
 8005060:	bf00      	nop
 8005062:	e000      	b.n	8005066 <HAL_UART_IRQHandler+0x51e>
      return;
 8005064:	bf00      	nop
  }
}
 8005066:	37e8      	adds	r7, #232	@ 0xe8
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	bc80      	pop	{r7}
 800507c:	4770      	bx	lr

0800507e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800507e:	b480      	push	{r7}
 8005080:	b083      	sub	sp, #12
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005086:	bf00      	nop
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	bc80      	pop	{r7}
 800508e:	4770      	bx	lr

08005090 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	460b      	mov	r3, r1
 800509a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bc80      	pop	{r7}
 80050a4:	4770      	bx	lr

080050a6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b085      	sub	sp, #20
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	60f8      	str	r0, [r7, #12]
 80050ae:	60b9      	str	r1, [r7, #8]
 80050b0:	4613      	mov	r3, r2
 80050b2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	68ba      	ldr	r2, [r7, #8]
 80050b8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	88fa      	ldrh	r2, [r7, #6]
 80050be:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	88fa      	ldrh	r2, [r7, #6]
 80050c4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2222      	movs	r2, #34	@ 0x22
 80050d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d007      	beq.n	80050ec <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68da      	ldr	r2, [r3, #12]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050ea:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	695a      	ldr	r2, [r3, #20]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f042 0201 	orr.w	r2, r2, #1
 80050fa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0220 	orr.w	r2, r2, #32
 800510a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3714      	adds	r7, #20
 8005112:	46bd      	mov	sp, r7
 8005114:	bc80      	pop	{r7}
 8005116:	4770      	bx	lr

08005118 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005118:	b480      	push	{r7}
 800511a:	b095      	sub	sp, #84	@ 0x54
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	330c      	adds	r3, #12
 8005126:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800512a:	e853 3f00 	ldrex	r3, [r3]
 800512e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005132:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	330c      	adds	r3, #12
 800513e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005140:	643a      	str	r2, [r7, #64]	@ 0x40
 8005142:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005144:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005146:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005148:	e841 2300 	strex	r3, r2, [r1]
 800514c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800514e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1e5      	bne.n	8005120 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3314      	adds	r3, #20
 800515a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515c:	6a3b      	ldr	r3, [r7, #32]
 800515e:	e853 3f00 	ldrex	r3, [r3]
 8005162:	61fb      	str	r3, [r7, #28]
   return(result);
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	f023 0301 	bic.w	r3, r3, #1
 800516a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	3314      	adds	r3, #20
 8005172:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005174:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005176:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005178:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800517a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800517c:	e841 2300 	strex	r3, r2, [r1]
 8005180:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1e5      	bne.n	8005154 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800518c:	2b01      	cmp	r3, #1
 800518e:	d119      	bne.n	80051c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	330c      	adds	r3, #12
 8005196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	e853 3f00 	ldrex	r3, [r3]
 800519e:	60bb      	str	r3, [r7, #8]
   return(result);
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f023 0310 	bic.w	r3, r3, #16
 80051a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	330c      	adds	r3, #12
 80051ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051b0:	61ba      	str	r2, [r7, #24]
 80051b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b4:	6979      	ldr	r1, [r7, #20]
 80051b6:	69ba      	ldr	r2, [r7, #24]
 80051b8:	e841 2300 	strex	r3, r2, [r1]
 80051bc:	613b      	str	r3, [r7, #16]
   return(result);
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d1e5      	bne.n	8005190 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2220      	movs	r2, #32
 80051c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80051d2:	bf00      	nop
 80051d4:	3754      	adds	r7, #84	@ 0x54
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bc80      	pop	{r7}
 80051da:	4770      	bx	lr

080051dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f7ff ff41 	bl	800507e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051fc:	bf00      	nop
 80051fe:	3710      	adds	r7, #16
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b21      	cmp	r3, #33	@ 0x21
 8005216:	d13e      	bne.n	8005296 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005220:	d114      	bne.n	800524c <UART_Transmit_IT+0x48>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	691b      	ldr	r3, [r3, #16]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d110      	bne.n	800524c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	881b      	ldrh	r3, [r3, #0]
 8005234:	461a      	mov	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800523e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	1c9a      	adds	r2, r3, #2
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	621a      	str	r2, [r3, #32]
 800524a:	e008      	b.n	800525e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	1c59      	adds	r1, r3, #1
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	6211      	str	r1, [r2, #32]
 8005256:	781a      	ldrb	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005262:	b29b      	uxth	r3, r3
 8005264:	3b01      	subs	r3, #1
 8005266:	b29b      	uxth	r3, r3
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	4619      	mov	r1, r3
 800526c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10f      	bne.n	8005292 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68da      	ldr	r2, [r3, #12]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005280:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68da      	ldr	r2, [r3, #12]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005290:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005292:	2300      	movs	r3, #0
 8005294:	e000      	b.n	8005298 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005296:	2302      	movs	r3, #2
  }
}
 8005298:	4618      	mov	r0, r3
 800529a:	3714      	adds	r7, #20
 800529c:	46bd      	mov	sp, r7
 800529e:	bc80      	pop	{r7}
 80052a0:	4770      	bx	lr

080052a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b082      	sub	sp, #8
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68da      	ldr	r2, [r3, #12]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2220      	movs	r2, #32
 80052be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7ff fed2 	bl	800506c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3708      	adds	r7, #8
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b08c      	sub	sp, #48	@ 0x30
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b22      	cmp	r3, #34	@ 0x22
 80052e4:	f040 80ae 	bne.w	8005444 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052f0:	d117      	bne.n	8005322 <UART_Receive_IT+0x50>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d113      	bne.n	8005322 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80052fa:	2300      	movs	r3, #0
 80052fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005302:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	b29b      	uxth	r3, r3
 800530c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005310:	b29a      	uxth	r2, r3
 8005312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005314:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531a:	1c9a      	adds	r2, r3, #2
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005320:	e026      	b.n	8005370 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005326:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005328:	2300      	movs	r3, #0
 800532a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005334:	d007      	beq.n	8005346 <UART_Receive_IT+0x74>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10a      	bne.n	8005354 <UART_Receive_IT+0x82>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d106      	bne.n	8005354 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	b2da      	uxtb	r2, r3
 800534e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005350:	701a      	strb	r2, [r3, #0]
 8005352:	e008      	b.n	8005366 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	b2db      	uxtb	r3, r3
 800535c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005360:	b2da      	uxtb	r2, r3
 8005362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005364:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800536a:	1c5a      	adds	r2, r3, #1
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005374:	b29b      	uxth	r3, r3
 8005376:	3b01      	subs	r3, #1
 8005378:	b29b      	uxth	r3, r3
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	4619      	mov	r1, r3
 800537e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005380:	2b00      	cmp	r3, #0
 8005382:	d15d      	bne.n	8005440 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	68da      	ldr	r2, [r3, #12]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f022 0220 	bic.w	r2, r2, #32
 8005392:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68da      	ldr	r2, [r3, #12]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	695a      	ldr	r2, [r3, #20]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f022 0201 	bic.w	r2, r2, #1
 80053b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d135      	bne.n	8005436 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	330c      	adds	r3, #12
 80053d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	e853 3f00 	ldrex	r3, [r3]
 80053de:	613b      	str	r3, [r7, #16]
   return(result);
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f023 0310 	bic.w	r3, r3, #16
 80053e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	330c      	adds	r3, #12
 80053ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053f0:	623a      	str	r2, [r7, #32]
 80053f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	69f9      	ldr	r1, [r7, #28]
 80053f6:	6a3a      	ldr	r2, [r7, #32]
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80053fe:	69bb      	ldr	r3, [r7, #24]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e5      	bne.n	80053d0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0310 	and.w	r3, r3, #16
 800540e:	2b10      	cmp	r3, #16
 8005410:	d10a      	bne.n	8005428 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005412:	2300      	movs	r3, #0
 8005414:	60fb      	str	r3, [r7, #12]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	60fb      	str	r3, [r7, #12]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	60fb      	str	r3, [r7, #12]
 8005426:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800542c:	4619      	mov	r1, r3
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7ff fe2e 	bl	8005090 <HAL_UARTEx_RxEventCallback>
 8005434:	e002      	b.n	800543c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f7fc fb46 	bl	8001ac8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800543c:	2300      	movs	r3, #0
 800543e:	e002      	b.n	8005446 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005440:	2300      	movs	r3, #0
 8005442:	e000      	b.n	8005446 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005444:	2302      	movs	r3, #2
  }
}
 8005446:	4618      	mov	r0, r3
 8005448:	3730      	adds	r7, #48	@ 0x30
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
	...

08005450 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	68da      	ldr	r2, [r3, #12]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	430a      	orrs	r2, r1
 800546c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689a      	ldr	r2, [r3, #8]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	4313      	orrs	r3, r2
 800547e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800548a:	f023 030c 	bic.w	r3, r3, #12
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6812      	ldr	r2, [r2, #0]
 8005492:	68b9      	ldr	r1, [r7, #8]
 8005494:	430b      	orrs	r3, r1
 8005496:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	699a      	ldr	r2, [r3, #24]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a2c      	ldr	r2, [pc, #176]	@ (8005564 <UART_SetConfig+0x114>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d103      	bne.n	80054c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80054b8:	f7ff f964 	bl	8004784 <HAL_RCC_GetPCLK2Freq>
 80054bc:	60f8      	str	r0, [r7, #12]
 80054be:	e002      	b.n	80054c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80054c0:	f7ff f94c 	bl	800475c <HAL_RCC_GetPCLK1Freq>
 80054c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4613      	mov	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	009a      	lsls	r2, r3, #2
 80054d0:	441a      	add	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054dc:	4a22      	ldr	r2, [pc, #136]	@ (8005568 <UART_SetConfig+0x118>)
 80054de:	fba2 2303 	umull	r2, r3, r2, r3
 80054e2:	095b      	lsrs	r3, r3, #5
 80054e4:	0119      	lsls	r1, r3, #4
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	4613      	mov	r3, r2
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	4413      	add	r3, r2
 80054ee:	009a      	lsls	r2, r3, #2
 80054f0:	441a      	add	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80054fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005568 <UART_SetConfig+0x118>)
 80054fe:	fba3 0302 	umull	r0, r3, r3, r2
 8005502:	095b      	lsrs	r3, r3, #5
 8005504:	2064      	movs	r0, #100	@ 0x64
 8005506:	fb00 f303 	mul.w	r3, r0, r3
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	3332      	adds	r3, #50	@ 0x32
 8005510:	4a15      	ldr	r2, [pc, #84]	@ (8005568 <UART_SetConfig+0x118>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	095b      	lsrs	r3, r3, #5
 8005518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800551c:	4419      	add	r1, r3
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	4613      	mov	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4413      	add	r3, r2
 8005526:	009a      	lsls	r2, r3, #2
 8005528:	441a      	add	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	fbb2 f2f3 	udiv	r2, r2, r3
 8005534:	4b0c      	ldr	r3, [pc, #48]	@ (8005568 <UART_SetConfig+0x118>)
 8005536:	fba3 0302 	umull	r0, r3, r3, r2
 800553a:	095b      	lsrs	r3, r3, #5
 800553c:	2064      	movs	r0, #100	@ 0x64
 800553e:	fb00 f303 	mul.w	r3, r0, r3
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	011b      	lsls	r3, r3, #4
 8005546:	3332      	adds	r3, #50	@ 0x32
 8005548:	4a07      	ldr	r2, [pc, #28]	@ (8005568 <UART_SetConfig+0x118>)
 800554a:	fba2 2303 	umull	r2, r3, r2, r3
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	f003 020f 	and.w	r2, r3, #15
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	440a      	add	r2, r1
 800555a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800555c:	bf00      	nop
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	40013800 	.word	0x40013800
 8005568:	51eb851f 	.word	0x51eb851f

0800556c <memset>:
 800556c:	4603      	mov	r3, r0
 800556e:	4402      	add	r2, r0
 8005570:	4293      	cmp	r3, r2
 8005572:	d100      	bne.n	8005576 <memset+0xa>
 8005574:	4770      	bx	lr
 8005576:	f803 1b01 	strb.w	r1, [r3], #1
 800557a:	e7f9      	b.n	8005570 <memset+0x4>

0800557c <__libc_init_array>:
 800557c:	b570      	push	{r4, r5, r6, lr}
 800557e:	2600      	movs	r6, #0
 8005580:	4d0c      	ldr	r5, [pc, #48]	@ (80055b4 <__libc_init_array+0x38>)
 8005582:	4c0d      	ldr	r4, [pc, #52]	@ (80055b8 <__libc_init_array+0x3c>)
 8005584:	1b64      	subs	r4, r4, r5
 8005586:	10a4      	asrs	r4, r4, #2
 8005588:	42a6      	cmp	r6, r4
 800558a:	d109      	bne.n	80055a0 <__libc_init_array+0x24>
 800558c:	f000 f81a 	bl	80055c4 <_init>
 8005590:	2600      	movs	r6, #0
 8005592:	4d0a      	ldr	r5, [pc, #40]	@ (80055bc <__libc_init_array+0x40>)
 8005594:	4c0a      	ldr	r4, [pc, #40]	@ (80055c0 <__libc_init_array+0x44>)
 8005596:	1b64      	subs	r4, r4, r5
 8005598:	10a4      	asrs	r4, r4, #2
 800559a:	42a6      	cmp	r6, r4
 800559c:	d105      	bne.n	80055aa <__libc_init_array+0x2e>
 800559e:	bd70      	pop	{r4, r5, r6, pc}
 80055a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055a4:	4798      	blx	r3
 80055a6:	3601      	adds	r6, #1
 80055a8:	e7ee      	b.n	8005588 <__libc_init_array+0xc>
 80055aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80055ae:	4798      	blx	r3
 80055b0:	3601      	adds	r6, #1
 80055b2:	e7f2      	b.n	800559a <__libc_init_array+0x1e>
 80055b4:	08005618 	.word	0x08005618
 80055b8:	08005618 	.word	0x08005618
 80055bc:	08005618 	.word	0x08005618
 80055c0:	0800561c 	.word	0x0800561c

080055c4 <_init>:
 80055c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055c6:	bf00      	nop
 80055c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ca:	bc08      	pop	{r3}
 80055cc:	469e      	mov	lr, r3
 80055ce:	4770      	bx	lr

080055d0 <_fini>:
 80055d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d2:	bf00      	nop
 80055d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055d6:	bc08      	pop	{r3}
 80055d8:	469e      	mov	lr, r3
 80055da:	4770      	bx	lr
