<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-i</Part>
        <TopModelName>pad2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp (delay=3 cycles)</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.090</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>57605</Best-caseLatency>
            <Average-caseLatency>57605</Average-caseLatency>
            <Worst-caseLatency>57605</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.576 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.576 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.576 ms</Worst-caseRealTimeLatency>
            <Interval-min>57603</Interval-min>
            <Interval-max>57603</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3>
                <Slack>7.30</Slack>
                <TripCount>57600</TripCount>
                <Latency>57603</Latency>
                <AbsoluteTimeLatency>576030</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>5</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3>
                    <Name>VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35</SourceLocation>
                </VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>2</DSP>
            <FF>281</FF>
            <LUT>611</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>pad2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>pad2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>pad2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>pad2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>pad2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>pad2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>inp_img_address0</name>
            <Object>inp_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_img_ce0</name>
            <Object>inp_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_img_q0</name>
            <Object>inp_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_img_address0</name>
            <Object>out_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_img_ce0</name>
            <Object>out_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_img_we0</name>
            <Object>out_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_img_d0</name>
            <Object>out_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>pad2</ModuleName>
            <BindInstances>select_ln34_fu_185_p3 xor_ln34_fu_193_p2 and_ln34_fu_199_p2 c_fu_363_p3 add_ln35_fu_205_p2 empty_fu_211_p2 j_mid2_fu_217_p3 i_fu_225_p3 first_iter_0_fu_233_p2 mac_muladd_9ns_8ns_4ns_16_4_1_U3 mul_9ns_9ns_16_1_1_U1 cmp9_fu_243_p2 empty_4_fu_257_p2 cmp10_fu_263_p2 mac_muladd_4ns_4ns_16ns_16_4_1_U2 mac_muladd_4ns_4ns_16ns_16_4_1_U2 icmp_ln39_fu_269_p2 or_ln39_fu_275_p2 or_ln39_2_fu_281_p2 or_ln39_1_fu_287_p2 mac_muladd_9ns_8ns_4ns_16_4_1_U3 add_ln45_fu_425_p2 mac_muladd_4ns_4ns_16ns_16_4_1_U2 add_ln45_4_fu_402_p2 add_ln45_1_fu_412_p2 empty_6_fu_435_p3 j_fu_293_p2 add_ln35_1_fu_299_p2 select_ln35_1_fu_305_p3 add_ln34_1_fu_313_p2 icmp_ln36_fu_319_p2 icmp_ln35_fu_325_p2 add_ln34_fu_375_p2 icmp_ln34_fu_331_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>pad2</Name>
            <Loops>
                <VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.090</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57605</Best-caseLatency>
                    <Average-caseLatency>57605</Average-caseLatency>
                    <Worst-caseLatency>57605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.576 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.576 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57603</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=3 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3>
                        <Name>VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>57600</TripCount>
                        <Latency>57603</Latency>
                        <AbsoluteTimeLatency>0.576 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3>
                            <Name>VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35</SourceLocation>
                        </VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>281</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>611</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_fu_185_p3" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_fu_193_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln34_fu_199_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="select" PRAGMA="" RTLNAME="c_fu_363_p3" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_205_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_211_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="select" PRAGMA="" RTLNAME="j_mid2_fu_217_p3" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="j_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_225_p3" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_233_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_16_4_1_U3" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="p_cast" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_16_1_1_U1" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp9_fu_243_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_4_fu_257_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp10_fu_263_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln39_fu_269_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_275_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_2_fu_281_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_1_fu_287_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_8ns_4ns_16_4_1_U3" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_425_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_16ns_16_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_402_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_412_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="select" PRAGMA="" RTLNAME="empty_6_fu_435_p3" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_293_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_299_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_305_p3" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_313_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_319_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_325_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_375_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_331_p2" SOURCE="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inp_img" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="inp_img_address0" name="inp_img_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="inp_img_ce0" name="inp_img_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="inp_img_q0" name="inp_img_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_img_address0" name="out_img_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_img_ce0" name="out_img_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_img_we0" name="out_img_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_img_d0" name="out_img_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="inp_img_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="inp_img_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>inp_img_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inp_img"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inp_img_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="inp_img_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>inp_img_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inp_img"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_img_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="out_img_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_img_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_img"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_img_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_img_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_img_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_img"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="inp_img_address0">out, 16</column>
                    <column name="inp_img_q0">in, 32</column>
                    <column name="out_img_address0">out, 16</column>
                    <column name="out_img_d0">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inp_img">in, float*</column>
                    <column name="out_img">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="inp_img">inp_img_address0, port, offset</column>
                    <column name="inp_img">inp_img_ce0, port, </column>
                    <column name="inp_img">inp_img_q0, port, </column>
                    <column name="out_img">out_img_address0, port, offset</column>
                    <column name="out_img">out_img_ce0, port, </column>
                    <column name="out_img">out_img_we0, port, </column>
                    <column name="out_img">out_img_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37" status="valid" parentFunction="pad2" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

