<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>RISC-V Assembler: Logical - Project F</title>
<meta name=theme-color><meta name=description content="This RISC-V assembler post covers bitwise logical instructions, such as and, not, and xori. Bitwise instructions carry out the specified operator on each bit of the sources in turn."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.127.0"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="RISC-V Assembler: Logical"><meta itemprop=description content="This RISC-V assembler post covers bitwise logical instructions, such as and, not, and xori. Bitwise instructions carry out the specified operator on each bit of the sources in turn."><meta itemprop=datePublished content="2024-01-29T00:00:00+00:00"><meta itemprop=dateModified content="2024-06-14T00:00:00+00:00"><meta itemprop=wordCount content="564"><meta itemprop=image content="https://projectf.io/posts/riscv-logical/img/social/riscv-logical.jpeg"><meta itemprop=keywords content="Asm,Maths,Riscv"><meta property="og:url" content="https://projectf.io/posts/riscv-logical/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="RISC-V Assembler: Logical"><meta property="og:description" content="This RISC-V assembler post covers bitwise logical instructions, such as and, not, and xori. Bitwise instructions carry out the specified operator on each bit of the sources in turn."><meta property="og:locale" content="en_gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2024-01-29T00:00:00+00:00"><meta property="article:modified_time" content="2024-06-14T00:00:00+00:00"><meta property="article:tag" content="Asm"><meta property="article:tag" content="Maths"><meta property="article:tag" content="Riscv"><meta property="og:image" content="https://projectf.io/posts/riscv-logical/img/social/riscv-logical.jpeg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/posts/riscv-logical/img/social/riscv-logical.jpeg"><meta name=twitter:title content="RISC-V Assembler: Logical"><meta name=twitter:description content="This RISC-V assembler post covers bitwise logical instructions, such as and, not, and xori. Bitwise instructions carry out the specified operator on each bit of the sources in turn."><link rel=canonical href=https://projectf.io/posts/riscv-logical/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">RISC-V Assembler: Logical</h1><div class="text-sm antialiased opacity-60">Published
<time>29 Jan 2024</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>14 Jun 2024</time></span></div></header><section><p>This RISC-V assembler post covers <a href=https://en.wikipedia.org/wiki/Bitwise_operation>bitwise logical</a> instructions, such as <strong>and</strong>, <strong>not</strong>, and <strong>xori</strong>. Bitwise instructions carry out the specified operator on each bit of the sources in turn. These instructions are included in RV32I, the base integer instruction set. You can also check out my other <a href=/tags/riscv>RISC-V</a> posts.</p><p>In the last few years, we&rsquo;ve seen an explosion of RISC-V CPU designs, especially on FPGA. Thankfully, RISC-V is ideal for assembly programming with its compact, easy-to-learn instruction set. This series will help you learn and understand 32-bit RISC-V instructions and programming.</p><p>Share your thoughts with @WillFlux on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://x.com/WillFlux>X</a>. If you like what I do, <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. üôè</p><h2 id=and>AND</h2><p>The <strong>and</strong> and <strong>andi</strong> instructions perform logical <a href=https://en.wikipedia.org/wiki/AND_gate>AND</a> on individual bits. The AND instructions are commonly used to mask parts of a register. Immediates are sign extended; see <a href=/posts/riscv-arithmetic#sign-extension>arithmetic sign extension</a> for details.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>and</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 &amp; rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>andi</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>imm</span>  <span style=color:#75715e># rd = rs1 &amp; imm
</span></span></span></code></pre></div><p>These examples select the 4 least significant bits from the register <strong>t0</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>42</span>       <span style=color:#75715e># t0 = 42 (0...101010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>15</span>       <span style=color:#75715e># t1 = 15 (0...001111)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>and</span>  <span style=color:#66d9ef>t2</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t1</span>   <span style=color:#75715e># t2 = 42 (0...101010) &amp; 15 (0...001111) = 10 (0...001010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>andi</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>15</span>   <span style=color:#75715e># t3 = 42 (0...101010) &amp; 15 (0...001111) = 10 (0...001010)
</span></span></span></code></pre></div><p>Binary values are in brackets with <code>...</code> indicating many identical bits.</p><h2 id=or>OR</h2><p>The <strong>or</strong> and <strong>ori</strong> instructions perform logical <a href=https://en.wikipedia.org/wiki/OR_gate>OR</a> on individual bits.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>or</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 | rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>ori</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>imm</span>  <span style=color:#75715e># rd = rs1 | imm
</span></span></span></code></pre></div><p>Examples:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>42</span>      <span style=color:#75715e># t0 = 42 (0...101010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>15</span>      <span style=color:#75715e># t1 = 15 (0...001111)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>or</span>   <span style=color:#66d9ef>t2</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t1</span>  <span style=color:#75715e># t2 = 42 (0...101010) | 15 (0...001111) = 47 (0...101111)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>ori</span>  <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>15</span>  <span style=color:#75715e># t3 = 42 (0...101010) | 15 (0...001111) = 47 (0...101111)
</span></span></span></code></pre></div><h2 id=xor>XOR</h2><p>The <strong>xor</strong> and <strong>xori</strong> instructions perform logical <a href=https://en.wikipedia.org/wiki/XOR_gate>XOR</a> (exclusive OR) on individual bits.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>xor</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 ^ rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>xori</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>imm</span>  <span style=color:#75715e># rd = rs1 ^ imm
</span></span></span></code></pre></div><p>Examples:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>42</span>      <span style=color:#75715e># t0 = 42 (0...101010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>15</span>      <span style=color:#75715e># t1 = 15 (0...001111)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>xor</span>  <span style=color:#66d9ef>t2</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t1</span>  <span style=color:#75715e># t2 = 42 (0...101010) ^ 15 (0...001111) = 37 (0...100101)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>xori</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>15</span>  <span style=color:#75715e># t3 = 42 (0...101010) ^ 15 (0...001111) = 37 (0...100101)
</span></span></span></code></pre></div><h2 id=not>NOT</h2><p>The <strong>not</strong> pseudoinstruction inverts the bits in a register (<code>0 ‚Üí 1</code> and <code>1 ‚Üí 0</code>). The assembler converts <strong>not</strong> to <strong>xori</strong> (see example below). Verilog and C use tilde <strong>~</strong> for bitwise NOT, so I have used that notation here.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>not</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>     <span style=color:#75715e># rd = ~rs1 (pseudoinstruction)
</span></span></span></code></pre></div><p>Example:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>42</span>      <span style=color:#75715e># t0 = 42 (0...101010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#75715e># these two examples generate the same machine code
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>not</span>  <span style=color:#66d9ef>t2</span>, <span style=color:#66d9ef>t0</span>      <span style=color:#75715e># t2 = ~(0...101010) = (1...010101)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>xori</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>, -<span style=color:#ae81ff>1</span>  <span style=color:#75715e># t3 = (0...101010) ^ (1...111111) = (1...010101)
</span></span></span></code></pre></div><p>Notice how <strong>-1</strong> is sign extended to 32 bits, so all the bits of the immediate are <strong>1</strong>.</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>The next post looks at RISC-V <strong><a href=/posts/riscv-shift>Shift Instructions</a></strong>, including fast multiplication and division.</p><p>If you enjoyed this post, please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. Sponsors help me create more FPGA and RISC-V projects for everyone, <em>and</em> they get early access to blog posts and source code. üôè</p><p>Check out the <a href=/posts/riscv-cheat-sheet/>RISC-V Assembler Cheat Sheet</a> and all my <a href=/tutorials/>FPGA & RISC-V Tutorials</a>.</p><h3 id=references>References</h3><ul><li><a href=https://wiki.riscv.org/display/HOME/RISC-V+Technical+Specifications>RISC-V Technical Specifications</a> (riscv.org)</li></ul></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/asm>asm</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/maths>maths</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/riscv>riscv</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>