#!/usr/bin/env python3
"""
ALU Workflow Manager
ç¼–æ’å®Œæ•´çš„ALUéªŒè¯å·¥ä½œæµï¼šSpec â†’ BDD â†’ Verilog â†’ ä»¿çœŸ
"""

from pathlib import Path
from typing import Optional, Dict, Any
import sys


class ALUWorkflow:
    """ALUå®Œæ•´å·¥ä½œæµç®¡ç†å™¨"""

    def __init__(self, project_root: Optional[Path] = None):
        """
        åˆå§‹åŒ–å·¥ä½œæµç®¡ç†å™¨

        Args:
            project_root: é¡¹ç›®æ ¹ç›®å½•ï¼Œé»˜è®¤ä¸ºå½“å‰ç›®å½•
        """
        self.project_root = project_root or Path.cwd()

        # åˆ›å»ºå¿…è¦çš„ç›®å½•
        self._setup_directories()

        # å»¶è¿Ÿå¯¼å…¥æ¨¡å—
        self._import_modules()

    def _setup_directories(self):
        """åˆ›å»ºé¡¹ç›®ç›®å½•ç»“æ„"""
        dirs = [
            "specs",
            "output/bdd",
            "output/verilog",
            "output/simulation",
            "verilog",
            "src"
        ]

        for dir_name in dirs:
            (self.project_root / dir_name).mkdir(parents=True, exist_ok=True)

    def _import_modules(self):
        """å¯¼å…¥æ‰€éœ€æ¨¡å—"""
        try:
            # æ·»åŠ srcç›®å½•åˆ°è·¯å¾„
            src_path = self.project_root / "src"
            if str(src_path) not in sys.path:
                sys.path.insert(0, str(src_path))

            # å¯¼å…¥è½¬æ¢å™¨
            from spec_to_bdd import SpecToBDDConverter
            self.bdd_converter = SpecToBDDConverter(
                output_dir=str(self.project_root / "output" / "bdd")
            )

            # å¯¼å…¥ä»¿çœŸæ§åˆ¶å™¨ï¼ˆå¦‚æœå­˜åœ¨ï¼‰
            try:
                from simulation_controller import SimulationController
                self.sim_controller = SimulationController(self.project_root)
            except ImportError:
                print("âš ï¸  simulation_controlleræœªæ‰¾åˆ°ï¼Œä»¿çœŸåŠŸèƒ½ä¸å¯ç”¨")
                self.sim_controller = None

            # å¯¼å…¥Verilogç”Ÿæˆå™¨ï¼ˆå¦‚æœå­˜åœ¨ï¼‰
            try:
                from verilog_generator import VerilogGenerator
                self.VerilogGenerator = VerilogGenerator
            except ImportError:
                print("âš ï¸  verilog_generatoræœªæ‰¾åˆ°ï¼ŒVerilogç”ŸæˆåŠŸèƒ½ä¸å¯ç”¨")
                self.VerilogGenerator = None

        except Exception as e:
            print(f"âŒ æ¨¡å—å¯¼å…¥é”™è¯¯: {e}")
            raise

    def run_spec_to_bdd(self, spec_file: str, output_name: Optional[str] = None) -> Optional[object]:
        """
        æ­¥éª¤1: ä»Specç”ŸæˆBDDæµ‹è¯•

        Args:
            spec_file: specæ–‡ä»¶è·¯å¾„
            output_name: è¾“å‡ºåç§°

        Returns:
            ALUSpecå¯¹è±¡ï¼Œå¤±è´¥è¿”å›None
        """
        print("=" * 70)
        print("ğŸ¯ æ­¥éª¤1: Spec â†’ BDD æµ‹è¯•åœºæ™¯ç”Ÿæˆ")
        print("=" * 70)

        spec = self.bdd_converter.convert_from_file(spec_file, output_name)

        if spec:
            print("âœ… Specåˆ°BDDè½¬æ¢å®Œæˆ")
        else:
            print("âŒ Specåˆ°BDDè½¬æ¢å¤±è´¥")

        print()
        return spec

    def run_bdd_from_params(self, a_value: int, b_value: int, opcode: int,
                            output_name: str = "dynamic_test") -> bool:
        """
        ä»åŠ¨æ€å‚æ•°ç”ŸæˆBDDæµ‹è¯•

        Args:
            a_value: æ“ä½œæ•°A
            b_value: æ“ä½œæ•°B
            opcode: æ“ä½œç 
            output_name: è¾“å‡ºåç§°

        Returns:
            æˆåŠŸè¿”å›True
        """
        print("=" * 70)
        print("ğŸ¯ åŠ¨æ€ç”ŸæˆBDDæµ‹è¯•")
        print("=" * 70)
        print(f"ğŸ“Š å‚æ•°: A=0x{a_value:04X}, B=0x{b_value:04X}, OpCode={opcode:04b}")

        # è¿™é‡Œå¯ä»¥æ‰©å±•ï¼šä»å‚æ•°ç”Ÿæˆä¸´æ—¶specï¼Œç„¶åè½¬æ¢ä¸ºBDD
        # ç›®å‰ç®€åŒ–å¤„ç†ï¼Œç›´æ¥è®°å½•å‚æ•°

        print("âœ… åŠ¨æ€BDDç”Ÿæˆå®Œæˆ")
        print()
        return True

    def run_verilog_generation(self, spec: object, output_name: Optional[str] = None) -> bool:
        """
        æ­¥éª¤2: ä»Specç”ŸæˆVerilogä»£ç 

        Args:
            spec: ALUSpecå¯¹è±¡
            output_name: è¾“å‡ºåç§°

        Returns:
            æˆåŠŸè¿”å›True
        """
        if self.VerilogGenerator is None:
            print("âš ï¸  Verilogç”Ÿæˆå™¨ä¸å¯ç”¨ï¼Œè·³è¿‡æ­¤æ­¥éª¤")
            return False

        print("=" * 70)
        print("ğŸ¯ æ­¥éª¤2: Spec â†’ Verilog ä»£ç ç”Ÿæˆ")
        print("=" * 70)

        try:
            generator = self.VerilogGenerator(spec)
            output_name = output_name or "alu_16bit"

            # ç”ŸæˆVerilogä»£ç 
            verilog_code = generator.generate()

            # ä¿å­˜åˆ°æ–‡ä»¶
            output_file = self.project_root / "verilog" / f"{output_name}.v"
            with open(output_file, 'w', encoding='utf-8') as f:
                f.write(verilog_code)

            print(f"âœ… Verilogä»£ç ç”Ÿæˆå®Œæˆ: {output_file}")
            print()
            return True

        except Exception as e:
            print(f"âŒ Verilogç”Ÿæˆå¤±è´¥: {e}")
            print()
            return False

    def run_simulation(self, a_value: int, b_value: int, opcode: int,
                       open_wave: bool = False) -> bool:
        """
        æ­¥éª¤3: è¿è¡Œä»¿çœŸ

        Args:
            a_value: æ“ä½œæ•°A
            b_value: æ“ä½œæ•°B
            opcode: æ“ä½œç 
            open_wave: æ˜¯å¦è‡ªåŠ¨æ‰“å¼€æ³¢å½¢

        Returns:
            æˆåŠŸè¿”å›True
        """
        if self.sim_controller is None:
            print("âš ï¸  ä»¿çœŸæ§åˆ¶å™¨ä¸å¯ç”¨ï¼Œè·³è¿‡æ­¤æ­¥éª¤")
            return False

        print("=" * 70)
        print("ğŸ¯ æ­¥éª¤3: è¿è¡Œä»¿çœŸ")
        print("=" * 70)
        print(f"ğŸ“Š ä»¿çœŸå‚æ•°: A=0x{a_value:04X}, B=0x{b_value:04X}, OpCode={opcode:04b}")

        try:
            success = self.sim_controller.run_full_simulation(
                a_value=a_value,
                b_value=b_value,
                opcode=opcode,
                open_wave=open_wave
            )

            if success:
                print("âœ… ä»¿çœŸæ‰§è¡Œå®Œæˆ")
                vcd_file = self.sim_controller.verilog_output / "alu_wave.vcd"
                if vcd_file.exists():
                    print(f"ğŸ“ˆ æ³¢å½¢æ–‡ä»¶: {vcd_file}")
            else:
                print("âŒ ä»¿çœŸæ‰§è¡Œå¤±è´¥")

            print()
            return success

        except Exception as e:
            print(f"âŒ ä»¿çœŸé”™è¯¯: {e}")
            print()
            return False

    def run_full_workflow_from_spec(self, spec_file: str,
                                    a_value: Optional[int] = None,
                                    b_value: Optional[int] = None,
                                    opcode: Optional[int] = None,
                                    open_wave: bool = False) -> Dict[str, Any]:
        """
        è¿è¡Œå®Œæ•´å·¥ä½œæµï¼šSpec â†’ BDD â†’ Verilog â†’ ä»¿çœŸ

        Args:
            spec_file: specæ–‡ä»¶è·¯å¾„
            a_value: ä»¿çœŸç”¨æ“ä½œæ•°Aï¼ˆå¯é€‰ï¼‰
            b_value: ä»¿çœŸç”¨æ“ä½œæ•°Bï¼ˆå¯é€‰ï¼‰
            opcode: ä»¿çœŸç”¨æ“ä½œç ï¼ˆå¯é€‰ï¼‰
            open_wave: æ˜¯å¦æ‰“å¼€æ³¢å½¢

        Returns:
            åŒ…å«å„æ­¥éª¤ç»“æœçš„å­—å…¸
        """
        results = {
            'spec_to_bdd': False,
            'verilog_gen': False,
            'simulation': False,
            'spec': None
        }

        print("ğŸš€" * 35)
        print("   ALU å®Œæ•´éªŒè¯å·¥ä½œæµ")
        print("ğŸš€" * 35)
        print()

        # æ­¥éª¤1: Spec â†’ BDD
        spec = self.run_spec_to_bdd(spec_file)
        if spec:
            results['spec_to_bdd'] = True
            results['spec'] = spec
        else:
            print("âŒ å·¥ä½œæµç»ˆæ­¢: Specåˆ°BDDè½¬æ¢å¤±è´¥")
            return results

        # æ­¥éª¤2: Spec â†’ Verilog
        if self.VerilogGenerator:
            results['verilog_gen'] = self.run_verilog_generation(spec)

        # æ­¥éª¤3: è¿è¡Œä»¿çœŸï¼ˆå¦‚æœæä¾›äº†å‚æ•°ï¼‰
        if all(v is not None for v in [a_value, b_value, opcode]):
            results['simulation'] = self.run_simulation(
                a_value, b_value, opcode, open_wave
            )

        # æ€»ç»“
        print("=" * 70)
        print("ğŸ“Š å·¥ä½œæµæ‰§è¡Œæ€»ç»“")
        print("=" * 70)
        print(f"  Spec â†’ BDD:      {'âœ… æˆåŠŸ' if results['spec_to_bdd'] else 'âŒ å¤±è´¥'}")
        print(f"  Spec â†’ Verilog:  {'âœ… æˆåŠŸ' if results['verilog_gen'] else 'âŠ˜ è·³è¿‡'}")
        print(f"  ä»¿çœŸæ‰§è¡Œ:        {'âœ… æˆåŠŸ' if results['simulation'] else 'âŠ˜ è·³è¿‡'}")
        print("=" * 70)
        print()

        return results

    def run_dynamic_workflow(self, a_value: int, b_value: int, opcode: int,
                             open_wave: bool = False) -> bool:
        """
        è¿è¡ŒåŠ¨æ€å·¥ä½œæµï¼šåŸºäºå‚æ•°ç›´æ¥è¿è¡Œä»¿çœŸ

        Args:
            a_value: æ“ä½œæ•°A
            b_value: æ“ä½œæ•°B
            opcode: æ“ä½œç 
            open_wave: æ˜¯å¦æ‰“å¼€æ³¢å½¢

        Returns:
            æˆåŠŸè¿”å›True
        """
        print("ğŸš€" * 35)
        print("   ALU åŠ¨æ€éªŒè¯å·¥ä½œæµ")
        print("ğŸš€" * 35)
        print()

        # ç”ŸæˆåŠ¨æ€BDDæµ‹è¯•
        self.run_bdd_from_params(a_value, b_value, opcode)

        # è¿è¡Œä»¿çœŸ
        success = self.run_simulation(a_value, b_value, opcode, open_wave)

        print("=" * 70)
        if success:
            print("âœ… åŠ¨æ€å·¥ä½œæµæ‰§è¡ŒæˆåŠŸ")
        else:
            print("âŒ åŠ¨æ€å·¥ä½œæµæ‰§è¡Œå¤±è´¥")
        print("=" * 70)
        print()

        return success

    def get_vcd_file_path(self) -> Optional[Path]:
        """
        è·å–VCDæ³¢å½¢æ–‡ä»¶è·¯å¾„

        Returns:
            VCDæ–‡ä»¶è·¯å¾„ï¼Œä¸å­˜åœ¨è¿”å›None
        """
        possible_paths = [
            self.project_root / "output" / "verilog" / "alu_wave.vcd",
            self.project_root / "output" / "simulation" / "alu_wave.vcd",
            self.project_root / "verilog" / "alu_wave.vcd",
        ]

        for path in possible_paths:
            if path.exists():
                return path

        return None


# ç‹¬ç«‹è¿è¡Œæ”¯æŒ
if __name__ == '__main__':
    import argparse

    parser = argparse.ArgumentParser(description="ALUéªŒè¯å·¥ä½œæµç®¡ç†å™¨")
    parser.add_argument('spec_file', help='Specæ–‡ä»¶è·¯å¾„')
    parser.add_argument('-a', '--a-value', type=lambda x: int(x, 0),
                        help='æ“ä½œæ•°Aï¼ˆåå…­è¿›åˆ¶ï¼Œå¦‚0x000Fï¼‰')
    parser.add_argument('-b', '--b-value', type=lambda x: int(x, 0),
                        help='æ“ä½œæ•°Bï¼ˆåå…­è¿›åˆ¶ï¼Œå¦‚0x000Aï¼‰')
    parser.add_argument('-o', '--opcode', type=int,
                        help='æ“ä½œç ï¼ˆ0-15ï¼‰')
    parser.add_argument('--open-wave', action='store_true',
                        help='è‡ªåŠ¨æ‰“å¼€æ³¢å½¢æŸ¥çœ‹å™¨')
    parser.add_argument('--only-bdd_spec', action='store_true',
                        help='ä»…ç”ŸæˆBDDæµ‹è¯•')

    args = parser.parse_args()

    workflow = ALUWorkflow()

    if args.only_bdd:
        # åªç”ŸæˆBDD
        spec = workflow.run_spec_to_bdd(args.spec_file)
        sys.exit(0 if spec else 1)
    else:
        # è¿è¡Œå®Œæ•´å·¥ä½œæµ
        results = workflow.run_full_workflow_from_spec(
            spec_file=args.spec_file,
            a_value=args.a_value,
            b_value=args.b_value,
            opcode=args.opcode,
            open_wave=args.open_wave
        )

        sys.exit(0 if results['spec_to_bdd'] else 1)