/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.38
Hash     : fbfb312
Date     : Oct  7 2023
Type     : Engineering
Log Time   : Sat Oct  7 20:47:14 2023 GMT

[ 01:47:14 ] Packing has started
[ 01:47:14 ] Analysis has started
[ 01:47:14 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/aes_decrypt_gate/AES_DECRYPT_GATE/run_1/synth_1_1/analysis/AES_DECRYPT_GATE_analyzer.cmd
[ 01:47:15 ] Duration: 714 ms. Max utilization: 92 MB
[ 01:47:15 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_07_2023_09_15_01/share/raptor/etc/devices/1GE100-ES1/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/aes_decrypt_gate/decrypt_top.v --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/aes_decrypt_gate/AES_DECRYPT_GATE/run_1/synth_1_1/impl_1_1/packing/AES_DECRYPT_GATE_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report AES_DECRYPT_GATE_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/aes_decrypt_gate/AES_DECRYPT_GATE/run_1/synth_1_1/impl_1_1/packing/decrypt_top.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/aes_decrypt_gate/AES_DECRYPT_GATE/run_1/synth_1_1/impl_1_1/placement/decrypt_top.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/filt_mac_iverilog/aes_decrypt_gate/AES_DECRYPT_GATE/run_1/synth_1_1/impl_1_1/routing/decrypt_top.route --pack
[ 01:47:15 ] Duration: 165 ms. Max utilization: 220 MB
