# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\Memory[0][5:0][0] Memory[0][0] re clk 2
.latch $0\Memory[0][5:0][1] Memory[0][1] re clk 2
.latch $0\Memory[0][5:0][2] Memory[0][2] re clk 2
.latch $0\Memory[0][5:0][3] Memory[0][3] re clk 2
.latch $0\Memory[0][5:0][4] Memory[0][4] re clk 2
.latch $0\Memory[0][5:0][5] Memory[0][5] re clk 2
.names Memory[0][2] ins[2] control.ins_ready $0\Memory[0][5:0][2]
1-0 1
-11 1
.names Memory[0][3] ins[3] control.ins_ready $0\Memory[0][5:0][3]
1-0 1
-11 1
.names Memory[0][4] ins[4] control.ins_ready $0\Memory[0][5:0][4]
1-0 1
-11 1
.names Memory[0][5] ins[5] control.ins_ready $0\Memory[0][5:0][5]
1-0 1
-11 1
.names Memory[0][0] ins[0] control.ins_ready $0\Memory[0][5:0][0]
1-0 1
-11 1
.names Memory[0][1] ins[1] control.ins_ready $0\Memory[0][5:0][1]
1-0 1
-11 1
.latch $flatten\control.$0\valid_reg[0:0] control.valid_reg re clk 2
.names control.valid_reg ins_valid control.ins_ready $flatten\control.$procmux$7_Y
1-0 1
-11 1
.names $flatten\control.$procmux$7_Y $false rst $flatten\control.$0\valid_reg[0:0]
1-0 1
-11 1
.names control.valid_reg $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/shift_reg_break_dv.v:35$5_Y
0 1
.names $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/shift_reg_break_dv.v:35$5_Y outs_ready control.ins_ready
1- 1
-1 1
.names rst control.rst
1 1
.names control.ins_ready control.regEn
1 1
.names control.valid_reg control.outs_valid
1 1
.names outs_ready control.outs_ready
1 1
.names ins_valid control.ins_valid
1 1
.names clk control.clk
1 1
.names control.ins_ready inputReady
1 1
.names control.ins_ready ins_ready
1 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names control.valid_reg outs_valid
1 1
.names control.ins_ready regEn
1 1
.end
