# ZedBoard


# Timing Specification Constraints


# FPGA Pin Location Constrain

set_property PACKAGE_PIN Y11 [get_ports {PmodJA1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PmodJA1[0]}]
set_property PACKAGE_PIN AA11 [get_ports {PmodJA1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PmodJA1[1]}]
set_property PACKAGE_PIN Y10 [get_ports {PmodJA1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PmodJA1[2]}]
set_property PACKAGE_PIN AA9 [get_ports {PmodJA1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PmodJA1[3]}]
set_property PACKAGE_PIN AB11 [get_ports {PmodJA1[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PmodJA1[4]}]
set_property PACKAGE_PIN AB10 [get_ports {PmodJA1[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PmodJA1[5]}]
set_property PACKAGE_PIN AB9 [get_ports {PmodJA1[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PmodJA1[6]}]
set_property PACKAGE_PIN AA8 [get_ports {PmodJA1[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PmodJA1[7]}]
