
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003575                       # Number of seconds simulated
sim_ticks                                  3575300454                       # Number of ticks simulated
final_tick                               533146644708                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336170                       # Simulator instruction rate (inst/s)
host_op_rate                                   425246                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 296421                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916552                       # Number of bytes of host memory used
host_seconds                                 12061.55                       # Real time elapsed on the host
sim_insts                                  4054736965                       # Number of instructions simulated
sim_ops                                    5129132354                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       281088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       298240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       106624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       178304                       # Number of bytes read from this memory
system.physmem.bytes_read::total               885120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       332160                       # Number of bytes written to this memory
system.physmem.bytes_written::total            332160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2196                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2330                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          833                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1393                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6915                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2595                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2595                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1432047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     78619407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1432047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     83416766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1467849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29822389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1503650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     49871053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               247565208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1432047                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1432047                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1467849                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1503650                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5835593                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          92904080                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               92904080                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          92904080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1432047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     78619407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1432047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     83416766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1467849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29822389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1503650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     49871053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              340469288                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8573863                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084085                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531342                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206463                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1277515                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195434                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299156                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8800                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16795310                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084085                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494590                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037253                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        707120                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632469                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8449661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.439173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4851677     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353746      4.19%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336901      3.99%     65.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317135      3.75%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260802      3.09%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189185      2.24%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135517      1.60%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208588      2.47%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796110     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8449661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359708                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.958896                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472732                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       674184                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437820                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41178                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823744                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496615                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3879                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19960121                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10414                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823744                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656256                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         320313                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        75188                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288729                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       285428                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19357326                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        153432                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26838803                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90178693                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90178693                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10043631                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3632                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702453                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897137                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23524                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414298                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18041003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608112                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22989                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5707602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17439587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8449661                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728840                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842406                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2972309     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710545     20.24%     55.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352795     16.01%     71.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816252      9.66%     81.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835262      9.89%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380542      4.50%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244486      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67213      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70257      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8449661                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64125     58.26%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21422     19.46%     77.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24515     22.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012008     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200391      1.37%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545420     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848699      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608112                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.703796                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110063                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007534                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37798936                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23752352                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718175                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45432                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664775                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233889                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823744                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         233850                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14255                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18044519                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897137                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015859                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1893                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1416                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122734                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238162                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366054                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1467055                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242057                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2302006                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019190                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834951                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.675564                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245954                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235519                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201259                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24893173                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660339                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369630                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5806190                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205633                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7625917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117276                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3035697     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050150     26.88%     66.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851225     11.16%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429015      5.63%     83.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450267      5.90%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226108      2.96%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155194      2.04%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89314      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338947      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7625917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338947                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25332195                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36915082                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 124202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857386                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857386                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166335                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166335                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64940169                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477993                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18733486                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8573863                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3137942                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2544396                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213757                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1303540                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1237422                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334022                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9216                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3286555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17298178                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3137942                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1571444                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3652767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122726                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        576223                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1616786                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8419629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.533056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4766862     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228187      2.71%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          262614      3.12%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          474571      5.64%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          212785      2.53%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          329107      3.91%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          179068      2.13%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152297      1.81%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1814138     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8419629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365989                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017548                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3468645                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       527906                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3485404                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35669                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        902002                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534663                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2869                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20591688                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4769                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        902002                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3658058                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         141480                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       125303                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3327338                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       265441                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19786042                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4387                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142401                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77030                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1461                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27705517                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92170724                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92170724                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17058152                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10647352                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4158                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2503                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           680832                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1843458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13215                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       307881                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18585626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4155                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14971459                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29629                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6263004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18758393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          782                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8419629                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778161                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922545                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2938258     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1786988     21.22%     56.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1220446     14.50%     70.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       846754     10.06%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       705959      8.38%     89.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       383272      4.55%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376961      4.48%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86573      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74418      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8419629                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108525     76.74%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15121     10.69%     87.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17764     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12481659     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211933      1.42%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1492274      9.97%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       783943      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14971459                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746174                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141412                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009445                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38533588                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24852935                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14537592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15112871                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29477                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       718274                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238490                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        902002                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57390                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9296                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18589784                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1843458                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943620                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2473                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126473                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248973                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14688032                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1392042                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283427                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2145694                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2080259                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            753652                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713117                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14548989                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14537592                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9515869                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26705192                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695571                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356330                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9998236                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12279805                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6310024                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216500                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7517627                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162952                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2959730     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2050280     27.27%     66.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841290     11.19%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       419748      5.58%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       429123      5.71%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168524      2.24%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183986      2.45%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94895      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370051      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7517627                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9998236                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12279805                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1830314                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125184                       # Number of loads committed
system.switch_cpus1.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1765452                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11063125                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249856                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370051                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25737236                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38082479                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 154234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9998236                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12279805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9998236                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857538                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857538                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.166130                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.166130                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66032614                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20094187                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19052690                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8573863                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3180021                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2589287                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214922                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1318137                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1244425                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336219                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9508                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3335524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17350984                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3180021                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1580644                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3849467                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1103994                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        465657                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1634351                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8537767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.513935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.324382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4688300     54.91%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          397571      4.66%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          398456      4.67%     64.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          497299      5.82%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153684      1.80%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          194300      2.28%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162249      1.90%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149985      1.76%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1895923     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8537767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370897                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023707                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3497477                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       438486                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3680532                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34464                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        886801                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       539623                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20691903                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1830                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        886801                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3655545                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51721                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       203030                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3554794                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       185869                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19981751                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115693                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49792                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28046759                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93110466                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93110466                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17453171                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10593544                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3750                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2013                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           507482                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1849230                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       959816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8868                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       290744                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18788297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3761                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15145112                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31545                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6242547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18862984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          218                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8537767                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773896                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3018629     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1781808     20.87%     56.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1183993     13.87%     70.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       828046      9.70%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       823476      9.65%     89.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       395992      4.64%     94.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374448      4.39%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60372      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71003      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8537767                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96293     76.12%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15437     12.20%     88.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14772     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12655863     83.56%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189473      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1731      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1500703      9.91%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       797342      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15145112                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766428                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126502                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008353                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38986034                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25034733                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14721376                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15271614                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18461                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       710012                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236594                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        886801                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          28537                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4591                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18792062                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1849230                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       959816                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1995                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251245                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14883204                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1400460                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       261904                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2170856                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2125700                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            770396                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735881                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14738636                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14721376                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9558601                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26976415                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717006                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354332                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10152232                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12514613                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6277471                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3543                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216511                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7650966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.635691                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163598                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2998033     39.19%     39.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2095787     27.39%     66.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       853034     11.15%     77.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       463775      6.06%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406471      5.31%     89.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165585      2.16%     91.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       184862      2.42%     93.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       108900      1.42%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       374519      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7650966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10152232                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12514613                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1862437                       # Number of memory references committed
system.switch_cpus2.commit.loads              1139218                       # Number of loads committed
system.switch_cpus2.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1816128                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11265582                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258639                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       374519                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26068349                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38471770                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  36096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10152232                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12514613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10152232                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844530                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844530                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184091                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184091                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66809932                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20457455                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19111638                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3538                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8573863                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3117221                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2537957                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208883                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1269061                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209209                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          328018                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9286                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3111999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17230392                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3117221                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1537227                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3794144                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1125690                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        623235                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1522531                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87243                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8442255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.526400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4648111     55.06%     55.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331458      3.93%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270625      3.21%     62.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652772      7.73%     69.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          175056      2.07%     72.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          233135      2.76%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161732      1.92%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           93733      1.11%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1875633     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8442255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363573                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.009642                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3247443                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       609534                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3649407                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23308                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912561                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       531497                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20653828                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1668                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912561                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3485536                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106064                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       158762                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3429712                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349615                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19925462                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          198                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139124                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       114201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27850147                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93036854                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93036854                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17097168                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10752966                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4212                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2538                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           981909                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1876546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       973609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18286                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       283333                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18818444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14925702                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30701                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6479963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19959765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8442255                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.767976                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2942261     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1821509     21.58%     56.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1154920     13.68%     70.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       877133     10.39%     80.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       767251      9.09%     89.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396929      4.70%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340732      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67247      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74273      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8442255                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88725     69.36%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19837     15.51%     84.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19356     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12403810     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208287      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1666      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1489337      9.98%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822602      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14925702                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.740837                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127920                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008570                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38452278                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25302807                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14544040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15053622                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56990                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       743958                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          400                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247416                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912561                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57983                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8179                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18822662                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1876546                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       973609                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2518                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245868                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14689445                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1396476                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236255                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2196959                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070099                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            800483                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.713282                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14553914                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14544040                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9458389                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26878570                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.696323                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351893                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10019161                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12314663                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6508168                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212361                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7529694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.635480                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149012                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2908581     38.63%     38.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093744     27.81%     66.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       844706     11.22%     77.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486105      6.46%     84.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386278      5.13%     89.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160237      2.13%     91.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189752      2.52%     93.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        93945      1.25%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366346      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7529694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10019161                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12314663                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1858779                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132588                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766454                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11099353                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251085                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366346                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25986010                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38558836                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 131608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10019161                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12314663                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10019161                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.855747                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.855747                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.168570                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.168570                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66087118                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20077340                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19037053                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                           6913                       # number of replacements
system.l2.tagsinuse                      16378.578369                       # Cycle average of tags in use
system.l2.total_refs                          1347478                       # Total number of references to valid blocks.
system.l2.sampled_refs                          23289                       # Sample count of references to valid blocks.
system.l2.avg_refs                          57.858989                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           174.498347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     35.540080                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1092.087363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     33.399984                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1137.795660                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.653047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    428.646851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     35.489659                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    713.181604                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4191.165740                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3513.144396                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1828.807506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3157.168131                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010651                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.066656                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002039                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.069446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.026163                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.043529                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.255808                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.214425                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.111622                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.192698                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999669                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8145                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5204                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3129                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4142                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20627                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6478                       # number of Writeback hits
system.l2.Writeback_hits::total                  6478                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   204                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8193                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3170                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4194                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20831                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8193                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5267                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3170                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4194                       # number of overall hits
system.l2.overall_hits::total                   20831                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2196                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2330                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          833                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1392                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6914                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2330                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1393                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6915                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2196                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2330                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          833                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1393                       # number of overall misses
system.l2.overall_misses::total                  6915                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1896578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    106118071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1708510                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    104841160                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1817747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     38866198                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1943158                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     63083786                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       320275208                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        62331                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         62331                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1896578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    106118071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1708510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    104841160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1817747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     38866198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1943158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     63146117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        320337539                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1896578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    106118071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1708510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    104841160                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1817747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     38866198                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1943158                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     63146117                       # number of overall miss cycles
system.l2.overall_miss_latency::total       320337539                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10341                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27541                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6478                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6478                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               205                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10389                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4003                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27746                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10389                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4003                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27746                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.212359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.309265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.210247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.251536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.251044                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004878                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.211377                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.306700                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.208094                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.249329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.249225                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.211377                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.306700                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.208094                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.249329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.249225                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47414.450000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48323.347450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42712.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44996.206009                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44335.292683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46658.100840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46265.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45318.811782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46322.708707                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        62331                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        62331                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47414.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48323.347450                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42712.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44996.206009                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44335.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46658.100840                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46265.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45331.024408                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46325.023717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47414.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48323.347450                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42712.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44996.206009                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44335.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46658.100840                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46265.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45331.024408                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46325.023717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2595                       # number of writebacks
system.l2.writebacks::total                      2595                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2330                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          833                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1392                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6914                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6915                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6915                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1668302                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     93524606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1478964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     91414663                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1584132                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     34048122                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1701359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     54994369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    280414517                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        56714                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        56714                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1668302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     93524606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1478964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     91414663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1584132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     34048122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1701359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     55051083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    280471231                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1668302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     93524606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1478964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     91414663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1584132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     34048122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1701359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     55051083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    280471231                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.212359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.309265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.210247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.251536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.251044                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004878                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.211377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.306700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.208094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.249329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.249225                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.211377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.306700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.208094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.249329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249225                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41707.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42588.618397                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36974.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39233.760944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38637.365854                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40874.096038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40508.547619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39507.448994                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40557.494504                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        56714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        56714                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41707.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42588.618397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36974.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39233.760944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38637.365854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40874.096038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40508.547619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39519.801149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40559.830947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41707.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42588.618397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36974.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39233.760944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38637.365854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40874.096038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40508.547619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39519.801149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40559.830947                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               576.214271                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641103                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1721032.823024                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.875978                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.338293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060699                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862722                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.923420                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632409                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632409                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632409                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632409                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632409                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3093382                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3093382                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3093382                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3093382                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3093382                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3093382                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632469                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632469                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632469                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632469                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51556.366667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51556.366667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51556.366667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51556.366667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51556.366667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51556.366667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2210449                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2210449                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2210449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2210449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2210449                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2210449                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53913.390244                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53913.390244                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53913.390244                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53913.390244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53913.390244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53913.390244                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10389                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375855                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10645                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16381.010333                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.244052                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.755948                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899391                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100609                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131093                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131093                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778482                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909575                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909575                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909575                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909575                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36931                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36931                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37094                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37094                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37094                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37094                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1145495277                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1145495277                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4932044                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4932044                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1150427321                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1150427321                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1150427321                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1150427321                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168024                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946669                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946669                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946669                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946669                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031618                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019055                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019055                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019055                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019055                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31017.174650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31017.174650                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30257.938650                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30257.938650                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31013.838384                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31013.838384                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31013.838384                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31013.838384                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1730                       # number of writebacks
system.cpu0.dcache.writebacks::total             1730                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26590                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26590                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26705                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26705                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10341                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10341                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10389                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10389                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10389                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    193808578                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    193808578                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1010948                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1010948                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    194819526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    194819526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    194819526                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    194819526                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008853                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008853                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005337                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005337                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005337                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005337                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18741.763659                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18741.763659                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21061.416667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21061.416667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18752.481086                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18752.481086                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18752.481086                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18752.481086                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.176535                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006660977                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950893.366279                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.176535                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062783                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819193                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1616731                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1616731                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1616731                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1616731                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1616731                       # number of overall hits
system.cpu1.icache.overall_hits::total        1616731                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2606596                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2606596                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2606596                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2606596                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2606596                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2606596                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1616786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1616786                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1616786                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1616786                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1616786                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1616786                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47392.654545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47392.654545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47392.654545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47392.654545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47392.654545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47392.654545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2133977                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2133977                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2133977                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2133977                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2133977                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2133977                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48499.477273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48499.477273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48499.477273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48499.477273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48499.477273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48499.477273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7597                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165345944                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7853                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21055.131033                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.059424                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.940576                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886951                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113049                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1084890                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1084890                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701453                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701453                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2399                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2399                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1786343                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1786343                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1786343                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1786343                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14783                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14783                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          239                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          239                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15022                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15022                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15022                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15022                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    470274509                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    470274509                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10019735                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10019735                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    480294244                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    480294244                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    480294244                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    480294244                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1099673                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1099673                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1801365                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1801365                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1801365                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1801365                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013443                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000341                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000341                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008339                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008339                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008339                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008339                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31811.845295                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31811.845295                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41923.577406                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41923.577406                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31972.722940                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31972.722940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31972.722940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31972.722940                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1477                       # number of writebacks
system.cpu1.dcache.writebacks::total             1477                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7249                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7249                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          176                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          176                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7425                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7425                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7425                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7425                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7534                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7534                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7597                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7597                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7597                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    164703941                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    164703941                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1807233                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1807233                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    166511174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    166511174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    166511174                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    166511174                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006851                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006851                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004217                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004217                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004217                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004217                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21861.420361                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21861.420361                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28686.238095                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28686.238095                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21918.016849                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21918.016849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21918.016849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21918.016849                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.163554                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007967045                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1976405.970588                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.163554                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064365                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.814365                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634297                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634297                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634297                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634297                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634297                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634297                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2772301                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2772301                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2772301                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2772301                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2772301                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2772301                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1634351                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1634351                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1634351                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1634351                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1634351                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1634351                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51338.907407                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51338.907407                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51338.907407                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51338.907407                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51338.907407                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51338.907407                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2215462                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2215462                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2215462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2215462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2215462                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2215462                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52749.095238                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52749.095238                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52749.095238                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52749.095238                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52749.095238                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52749.095238                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4003                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148894554                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4259                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34959.979807                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.194924                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.805076                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871855                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128145                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097724                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097724                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       719389                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        719389                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1933                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1933                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1769                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1769                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1817113                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1817113                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1817113                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1817113                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7914                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7914                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          176                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          176                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8090                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8090                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8090                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8090                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    232433854                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    232433854                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6559915                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6559915                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    238993769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    238993769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    238993769                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    238993769                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1105638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1105638                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       719565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719565                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1769                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1769                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825203                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825203                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825203                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825203                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007158                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007158                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000245                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000245                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004432                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004432                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004432                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004432                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29369.958807                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29369.958807                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37272.244318                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37272.244318                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29541.875031                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29541.875031                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29541.875031                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29541.875031                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          950                       # number of writebacks
system.cpu2.dcache.writebacks::total              950                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3952                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3952                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          135                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4087                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4087                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4087                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4087                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3962                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3962                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4003                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4003                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     75885841                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     75885841                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1140008                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1140008                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     77025849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     77025849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     77025849                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     77025849                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002193                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002193                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002193                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002193                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19153.417718                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19153.417718                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27805.073171                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27805.073171                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19242.030727                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19242.030727                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19242.030727                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19242.030727                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.333814                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004739140                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943402.591876                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.333814                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821048                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1522476                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1522476                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1522476                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1522476                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1522476                       # number of overall hits
system.cpu3.icache.overall_hits::total        1522476                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2852057                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2852057                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2852057                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2852057                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2852057                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2852057                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1522531                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1522531                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1522531                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1522531                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1522531                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1522531                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51855.581818                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51855.581818                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51855.581818                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51855.581818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51855.581818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51855.581818                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2188595                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2188595                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2188595                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2188595                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2188595                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2188595                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50897.558140                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50897.558140                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50897.558140                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50897.558140                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50897.558140                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50897.558140                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5587                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158199545                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5843                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27075.054766                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.082608                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.917392                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883135                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116865                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060217                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060217                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722154                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722154                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1873                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1873                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1782371                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1782371                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1782371                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1782371                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14142                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14142                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          462                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          462                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14604                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14604                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14604                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14604                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    510265181                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    510265181                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     21606428                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     21606428                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    531871609                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    531871609                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    531871609                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    531871609                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1074359                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1074359                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722616                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722616                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1796975                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1796975                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1796975                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1796975                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013163                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013163                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000639                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000639                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008127                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008127                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008127                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008127                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36081.542993                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36081.542993                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46767.160173                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46767.160173                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36419.584292                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36419.584292                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36419.584292                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36419.584292                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        87429                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 43714.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2321                       # number of writebacks
system.cpu3.dcache.writebacks::total             2321                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8608                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8608                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          409                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9017                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9017                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9017                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9017                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5534                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5534                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5587                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5587                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5587                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    108586363                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    108586363                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1309277                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1309277                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    109895640                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    109895640                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    109895640                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    109895640                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003109                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003109                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003109                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003109                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19621.677449                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19621.677449                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24703.339623                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24703.339623                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19669.883658                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19669.883658                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19669.883658                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19669.883658                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
