#ifndef V_965_H
#define V_965_H

#define V965_NCHANNELS 32

#define V965_OUT_BUF 0x0000
#define V965_FIRMWARE_REV 0x1000
#define V965_GEO_ADDR 0x1002
#define V965_BIT_SET_1 0x1006
#define V965_BIT_CLR_1 0x1008
#define V965_STAT_REG_1 0x100e
#define V965_CTRL_REG_1 0x1010
#define V965_SINGLE_SHOT_RESET 0x1016
#define V965_EVENT_TRIGGER_REGISTER 0x1020
#define V965_STAT_REG_2 0x1022
#define V965_EVT_CTR_L 0x1024
#define V965_EVT_CTR_H 0x1026
#define V965_INC_EVENT 0x1028
#define V965_INC_OFFSET 0x102A
#define V965_FAST_CLR_WIN 0x102e
#define V965_BIT_SET_2 0x1032
#define V965_BIT_CLR_2 0x1034
#define V965_CRATE_SEL 0x103c
#define V965_EVT_CTR_RESET 0x1040
#define V965_IPED 0x1060
#define V965_SW_COMM 0x1068
#define V965_AAD 0x1070
#define V965_BAD 0x1072
#define V965_THRESH 0x1080
#endif
