-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Wed Oct 31 09:51:27 2018
-- Host        : DESKTOP-8KGDMUN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ rom_pic_sim_netlist.vhdl
-- Design      : rom_pic
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    p_15_out : in STD_LOGIC_VECTOR ( 17 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(8),
      I1 => DOPADOP(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      O => douta(8)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(0),
      O => douta(9)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(1),
      O => douta(10)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(2),
      O => douta(11)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(3),
      O => douta(12)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(4),
      O => douta(13)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(5),
      O => douta(14)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(6),
      O => douta(15)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(16),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(7),
      O => douta(16)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(17),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(0),
      O => douta(17)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      O => douta(0)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(1),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1),
      O => douta(1)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(2),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2),
      O => douta(2)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(3),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3),
      O => douta(3)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(4),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4),
      O => douta(4)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(5),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5),
      O => douta(5)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(6),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6),
      O => douta(6)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCACFC0C0CAC0C"
    )
        port map (
      I0 => p_15_out(7),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFF3D3CE7F7FFFFFFFFFFFFEF7CF8F3A92FFFFFFFFFFBFFBEFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFF77ECFFB557F0FFFFFFFFEBDF7F0FFFFFFFFFFFFF3DB377FFF89B",
      INIT_02 => X"CD779E7FFFFFFFFF2FE1DC5FFFFFFFFFFFFF3FFFBBEEEFCBFFFFFFFFFCFEC5FC",
      INIT_03 => X"B6482807FFFFFFFFFFFFCFF43E7FDBAFFFFFFFFFDD06125EFFFFFFFFFFFFF3EE",
      INIT_04 => X"FFFF73A57FF3CF9FFFFFFFFFC5A3C437FFFFFFFFFFFF7DF7CBFEFC3EFFFFFFFF",
      INIT_05 => X"5FFF1CFFBC0CC44273CEFFFF3FE7EE34BFF5BFEFEDDBED66F321500DF96DFFFF",
      INIT_06 => X"0DF3FFFFDF8A3EFD56C7CBAEC1FCFFFFDF8E80C2F2D7FFFFFAFDFF8FF4DFBBFC",
      INIT_07 => X"DFD1BD3CDFC5DD2FD6A0881FFFCFFFFFBFFFB4EB9FF4FFC3CFFFEFFFF03008AB",
      INIT_08 => X"2010006C9BBDFFFFFE587FC7C6BFE72F6FDC2110D0232D025FF4FFFFEFF4EBFB",
      INIT_09 => X"FAFC1FFED32FD60CE7FECA3D5013304BFFBFFFFFF35EEFBFC8EF565A74A44AFF",
      INIT_0A => X"28B8116550804208BFA7763DBAFB7BD74C0FD4EEDCFCC0CAE807C007FCF7CDF7",
      INIT_0B => X"FDFFBDFB771C06FDAD4404485B55E16BDCC98D172BE7FFC39CF93A745828F9C5",
      INIT_0C => X"EC442DB052C1CC62800600CFEE3D3847EBCC1F3FB680753B0113A6AF35113E37",
      INIT_0D => X"0B3D7FDF7E27B0F0318CFFFFCE6046CF8122C9DA11A83FFDEFF0FBE3BDEFFBBB",
      INIT_0E => X"F8CAFEFFEF10174E933EA9D1102DD7DEE7FEC8C67B7B3BCDEFB00D38DBCFC0D0",
      INIT_0F => X"00007B547036F2904FAD9EFDFFFFFFFFCFE918640000D96001038D187973E31D",
      INIT_10 => X"3253EFD3FFFFFFFFB17CC3E40000DD37ABC1E0C473B6FE86FFFFFFFF3CBFCC69",
      INIT_11 => X"DFF320490000219E0E3C0081837FCF86FFFFFFFFFBFCC6DE000010D34160C440",
      INIT_12 => X"C0A180A4AFDFEBCFFFFFFFFFFE37E4A7000049D2C82903037C2DDFBFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFDFF3720000374221703633F8D73F8BFFFFFFFFFEB6F8010000D1A6",
      INIT_14 => X"72A2C11D76D1C77EF7A5FF5FFFFFFFFFD3F7CA686366CF6B421EB23BABF79FFF",
      INIT_15 => X"77BF3F08FFFFFFFF4FBFD1709DA28B36299043BF7FEAFF6DFFFFFFFFFEF4CF66",
      INIT_16 => X"BFC4A010E7CA8821084000673BDDF7F7FFFFFFFFFEEDDDC0B363CEBC0AA08B67",
      INIT_17 => X"781CD83DB8F777DFFFFFFFFFB2343909182F00279B836CF2BF5D73CFFFFFFFFF",
      INIT_18 => X"FFFFFFFFCDF9F52C81793E308E7FEAD7ECFF303CFFFFFFFF5CED4CA4C5408A85",
      INIT_19 => X"F08237DFFFFFFFCFF3FDCE37FFFFFFFF45E1296BC288923BFFFFE07EBF7FFCE7",
      INIT_1A => X"F8FB6F7FFFFFFFFFFBE3FE0E36D67F2BFFFFBDFF97BC3EBFFFFFFFFF4E26BE19",
      INIT_1B => X"C8D5B76F9219A588FFFF9DDF7DFC133BFFFFFFFFE6C9FD21246FFBFFFFFFFFE9",
      INIT_1C => X"FFFFFBFFBD95BDB0FFFFFFFFE174D7E3F0F7BEBFFFFFFFFCFD7791EBFFFFFFFF",
      INIT_1D => X"FFFFFFFFC03BF61A87FEAAF9FFFFAFCBEF7FCB57FFFFFFFFE6A2F921CFF5FE1F",
      INIT_1E => X"DBEFFFFFFFFFFFFF3FE6FF62FFFFFFFFF5036D332FC3FFFFFFFFFFFFEB974B8B",
      INIT_1F => X"B3C873DDFFFFFFFF6ECCE5D433E3FFFFFFFFFFFFF1F0BE7FFFFFFFFFF7D05FC6",
      INIT_20 => X"8F412564FEFFFFFFFFFFFFFFF75F78EBFFFFFFFF67CDA3E6E3FFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFF3FEFFB2CFFFFFFFFA6611066B9EFFFFFFFFFFFFF77FE73FDFFFFFFFF",
      INIT_22 => X"FFFFFFFF7B31F0811F5CFFFFFFFFFFFFFBE1BE72FFFFFFFF0F2CE4DCC78DFFFF",
      INIT_23 => X"D4FEFFFFFFFFFFFFFFFFFFFFFFFF1FAFFCE41BF3B3C8FFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFF3C6945EB27100D7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91C6F24",
      INIT_25 => X"FFDE40FFC264FFFFFFFFFFFFFFFFFFFFFFFFFFFFC33548C90DCFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFF8BBFFED81DE9D814FFFFFFFFFFFFFFFFFFFFFFFFFA92",
      INIT_27 => X"FFFF76DD6A7B734F6937FFFFFFFFFFFFFFFFFFFFFFFFFFCFBD6FD0632439FFFF",
      INIT_28 => X"58D012F7CEFFFFFFFFFFFFFFBEFDCFCD9EBB20BFC005CF04C88BFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFF7DF8A80B4BA3D1D358C02A4CFFFFFFFFFFFFFFFFFC7E4C1E2B91A0A9",
      INIT_2A => X"4B1E8BC8E442E4CFFFC2FFFFFFFFFFFFBF71A0A880406B4E729216F740E5FFFF",
      INIT_2B => X"9BBFFFFFFFFFFFFFFD0BAEEB90128873C9C3E8A1CFFFFFFFFFFFFFFFFC8FD84B",
      INIT_2C => X"3EF5B3FCC0D3F67E9499CBCD4BBFFFFFFFFFFFFFBDC4CA44F1F0E564A2784254",
      INIT_2D => X"D9146D88C355DFCBFFFFFFFFFBD49B286FB56C13B22DCDF9E50BBD3EFFFFFFFF",
      INIT_2E => X"FFFFFFFFF0F4795313D2605BD8659271F81850ABFFFFFFFFF3F3062DA133A8ED",
      INIT_2F => X"704CAD89E6F7DB9D563493FBFFFFFFFFDAFFB4E8922F9E2E0D05E4A88BC1B1CB",
      INIT_30 => X"4C63C4CFFFFFFFFFFFFF2371DD1FEE25CFC9F32D6C7AA4FBFFFFFFFFD2FFFDEE",
      INIT_31 => X"7FE2F87FA60A823FB20026E8D91D11E7FFFFFFFFBFCD7BC877DAB80763385441",
      INIT_32 => X"318343A11130D8FFFFFFFFFFFFFFFFFFFFFFFFFF11FEB4037A8039B4FFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFF1F824D870942BCF3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFDBEFC4F3EEB57F8FFFFFFFFFFFFFFFFFFFFFFFFFBFF8D84C98D783DF",
      INIT_35 => X"6C87BF6EFFFFFFFFFFFFFFFFFFFFFFFFE1BC6B9C46BBFE87FFFFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE13F5AB",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFF5AE633FFFF9BFFFFFFFF7DBDE9FFFFF79EFFFFFFFEEFA7FFFFCBFFFFFF",
      INITP_01 => X"6E4BFFFFFFFEE7D3FFFFFD8EFFFFFFB3DD37FFFFF50BFFFFFFFD7BDDFFFFDFDC",
      INITP_02 => X"FF6FF0237EFF7FC7777F39DD962BDBFFFFDBFDBFFFFF3596FFFFFFBFD6E4FFFF",
      INITP_03 => X"BBF9FE4AC0807DFF5F7B0CF5FFDF74874BFFFBEF4CBAEE7E81215FFFF63BDA7F",
      INITP_04 => X"7EAF13C19329D0485FFFC7FF219BC47E54489FFF796EEDB373D3C100BFFFB6D5",
      INITP_05 => X"FFC776BF7AC89B2422809FFF7F5C07F3132CD011696D5F598587E4AD6A663FBD",
      INITP_06 => X"377B6B7F82F6ADE128E0115EDFDDF9FFE07DF1ADA2237FD87FFE48A0BB811121",
      INITP_07 => X"007842ECAA7CFFFFFA7C001081AADFDFFF75FE7BD1F88DB37EAF57DFF95164AA",
      INITP_08 => X"FFD5004020481FBAFFFFDB6100984080579DFFFF7FA300B418A348CAFFFFFF55",
      INITP_09 => X"FFFFFB5800E15015C9FFFFFFF6E500130D817BD7FFFFB7E5006DB300BAFBFFFF",
      INITP_0A => X"5FDFFFFFE8F030B9A01AD5FFFFFFFDCF14330B3FF2FFFFFFBFB6E6B813CFFDFF",
      INITP_0B => X"F8A1FFF9FFFFE86143201228DFFDFFFFFE80F155841FD75FFFFFCE2B17308067",
      INITP_0C => X"D3FFFFFF1FBFFFFF7AFE33E5FFD957BBFFFFDD5472488FE4EDF5FFFF7B1421A2",
      INITP_0D => X"3BE67FFCFFF767BFFFFF11D18FFFFFFF9F6DFFFFE9D7CCF8FF7FDD6CFFFFFC5F",
      INITP_0E => X"FFFF69C9DFFFFFF9B55DFFFF017A0FFFFF9FF9BDFFFFE0D3ADFFFFFFBBC3FFFF",
      INITP_0F => X"FD57FFFFDBE13FFFFFFF5CFFFFFFE681DEFFFFFF7AF7FFFF052D9EFFFFFFDDBF",
      INIT_00 => X"FFFFBEFEFFFEFDFFBFFFFFBDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFBF3EFFFF3FFFB59A95541CB9FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFF7FFFFF3E",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DFFFF7F3EFFFF3BFFBE7EFFFFFF7DFC",
      INIT_04 => X"FFFFFFFFFFFFFFFF3EFFFF7DBFFF3CFF7DFE7DFFFDFFFEEFF1FFBF3CBF74BCFF",
      INIT_05 => X"FFBEBEFFFF7EFFFF7FFFFFFF3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFEBEFB717E7E7E7FFFFEFE3D3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFF7EFFFFBEFF3E",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3DFFFFFDBFFF3F7E7FFFFFFE3C",
      INIT_09 => X"FFFFFFFFFFFFFFFF3FFFFFFDFFFFFEFFBEFFBDFFFFB6FFBBFFBFFCFFFF3DBEFF",
      INIT_0A => X"3DBDFFFFFEB9346FE46CF63E7F7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FF3BF07373E57EFFBC7EFFBF7CF1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFCBCFFBD",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFF7B1F0D4A8505480C94677BFFBE",
      INIT_0E => X"FFFFFFFFFFFFFFFFFF3DFFFFFFFF7D3A23F5FFBE7EFFFBFFFF7FBAFBB4BEFFFF",
      INIT_0F => X"BEFF799E45018300008180000B2277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FF3FBCFFFAFFFFBEFDFFF13E3EFFFEBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFF77FFFF69FF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E6143808100C1C100400300C35FFE",
      INIT_13 => X"FFFFFFFFFFFFFFFF7FFF3CFFABA07D7F7FFFFFFFFFFF3EFFFF28FFFFBF7DFFFF",
      INIT_14 => X"BEB7CA80000001C1404001000102CB6DFFFFBE7F7FBEFF7FFFFFFFFFFFFFFFFF",
      INIT_15 => X"BEFFFFFFFEFF7F75A6FFFFFFFFBFFFFFFEBE7EFFBF7FFFBFBEBE7DFFFFFE3DBE",
      INIT_16 => X"7EFF3FFFFF3FFFBEFFFFFFFFFFFFFFFF3EFFFFFFFFBF7DFFFFBDE8A83EFF7F3F",
      INIT_17 => X"FFFFFFBFBFBFBFBF7EFFFF7E3EFFFFBF3C7648818400C000C00041004000039B",
      INIT_18 => X"FFFFBBBFFEFFFF7EF6E2FFFFBD3EFFFFFFFF7E3FFF7EFFE2BEFFBDFFFFFFFF3F",
      INIT_19 => X"FFF34C400000C00080000100C000008DF4FF3EBFFF7F7FFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"7E7F7CBCFF3F7EF4FF3CBFFFBFBEFFBE7EBF3FFFBFFFFF3FBEBFFFBF7FFFBF3F",
      INIT_1B => X"263FFE7EFFFE3FFFFFFFFFFFFFFFFFFFFF7BFFFFBF3CBDB931FFFDBEFFFFFF7F",
      INIT_1C => X"FEBFBFFFFFFFFFFFBF7D7DFFFFBFBFFF7E314C424143000001008000808181C7",
      INIT_1D => X"BEFFFEFDFFFFFFF3BEFF7F3FFFBCBDFF9270FAF8DDE17C3EFFFFFFFBF6393EFF",
      INIT_1E => X"7E718981C30040C0810080000040C0C2D6FDFFFFFF3FFEFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FF7AFFFFFF762D7FBBFFF95F0DCCE03FBEFFFFFFBFBDBCFDB97876B4F6BDFFFF",
      INIT_20 => X"4B7AFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFBEFFFFFCFF6B36FFBBBEFFFCFFB6E3",
      INIT_21 => X"BE7FFFFF7DB8F4332756D5E1A422EB37B7540641410000800080C04000000080",
      INIT_22 => X"FEFFFFBD7D6EAA397CFFFFFEFF3D53FCFF3D598E93FBF8FFFFBE5DC50080CFF5",
      INIT_23 => X"A7C7000141C40000000100004180C0028D7ABEFFBFFFFF7FFFFFFFFFFFFFFFFF",
      INIT_24 => X"F8008100C290F0FF7F784E8141408BB3FFFFFF3A7635B37077B53431EDB2F570",
      INIT_25 => X"D8FFFEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF3EEC7A7DFFBFFFBBFFFFBDF7FBFF",
      INIT_26 => X"BFBEF568E6EEB271999923EF702E71F2F3F4008183C1008100C10000410080C2",
      INIT_27 => X"FEFFB1BFFFFFFF3E3F7EFFFEFFFBF5BFDE4000C10086E7FFFF794A800000CA31",
      INIT_28 => X"AFF2970082014141C0010100000141CCEEFCFF3FFFFF7FFFFF3EFF7FFFFF7CFF",
      INIT_29 => X"5300C0000005D4FFFEF78B004142C4B47FF5AC391FF95E757FF8A5F12FF0B432",
      INIT_2A => X"BEFFFFFEBFBE7EFF7EFF7FBE39FFFE7FBEEFBCBFFDFFBDFF7EFFBEFFFF7E58FF",
      INIT_2B => X"3170BAA6349DBEBE3DE07230EF2CF1F2F1B595C5000300004000008102008215",
      INIT_2C => X"B47BFF3FFFFFBD7736FFBCB375FD78366E4C820000818D29FF7806010142C5A7",
      INIT_2D => X"B1754000400181C28100C040004254F03FBEBEFFFFBF7FFFFFFDFFFFFF3F3FFF",
      INIT_2E => X"BEADD9474100411275F24A000200493352EE44B41CBEBDBF992E753330F331AD",
      INIT_2F => X"FFFFFF7FFDFFFFFFBDFFFE7EFCFFBDFF58FF7DFF3E7DF3223F3877BFFFF9FF7F",
      INIT_30 => X"B10069607D7FED5F2CAE31AFAF702C7037D00281010300C108CACB8A0ED86CFF",
      INIT_31 => X"D2BDBFFFFF15EF2F3B7FFFFF3FFFFFFEBEFF7698850000044A99F349008B3632",
      INIT_32 => X"A8800000018143152E323334F83EFFFFFEBFFFBF3FFFFF7D3FFFBC357D3A7CFE",
      INIT_33 => X"FFBFFF2C4A00440040A732727038ADB130E1B5B7D50040B1EF31EF33702FB22F",
      INIT_34 => X"FFBFFEFFFFFF3F3FFFFFB4FFFBBF36F98DFFFF73D1B6F2FFFFFFBFFFBDFFB9FF",
      INIT_35 => X"712B6D3301D5353370AFEF302E35312B004100824700849F3EFFFEFFFFFFFF7E",
      INIT_36 => X"35EC246AB63EFF3EFFFFFFFFFEFFFFFEFF3CFFBC5F85000140B8F1AE72AEABF2",
      INIT_37 => X"0000C2820141C1D77EFFFFFFFF7EFFFF7EFFFFBE3FBE7FFFBEFB3F3FFFFF3F25",
      INIT_38 => X"FFBFFFFFB7D8000300762DF0EEB03430AEF4F33133F3AE71EFB373EEF3706D00",
      INIT_39 => X"DAAF7DFFFFFFFDBEFF32BD3EFF3D7F997EFFBAFF7EFFBFFF3FFDBEFFFF3FFF7D",
      INIT_3A => X"F2AEF3322F72EEAB34F1ED6FB062000082C30101C3C2C0CBF97E7FFFFE76EB9B",
      INIT_3B => X"FFFFBD3FFF3FBFBFFEFFFFBFFEFFFCFFFFBDFFFF3F6D0D0000F8722EF23471F2",
      INIT_3C => X"0080400100804087A93EFF70194A8B0445C99A6F7FFF3DFFFDBD3EFF3F7FFF59",
      INIT_3D => X"FF3DFFFFFFBCA1444069B13330AD7134B1B1B1B1B1B1B1B1F0AD6F7794C40040",
      INIT_3E => X"4100C3CCADBCFF7EB47FFFBFFFFFFE5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"B1B1B1B1B1B1B1B1B2F1ED08820205C041824000008281C2D1F9198A81410000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF3FBFFFF3D9425070B22D3470B2",
      INIT_41 => X"000000C201000001C3860100C000430140C300C695EC7CB4FDFFFEBCBF3E7DB6",
      INIT_42 => X"BEFF3F7F7FFFFF2F0900F7B36D6FEF71B1B1B1B1B1B1B1B1B22D474700030102",
      INIT_43 => X"00C100835A6935FFFFBEFEFFFF7B3AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"B1B1B1B1B1B1B1B136313271F59780C185C3010103000040C100420044000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFEFF3B1944CAF130F0F1AE",
      INIT_46 => X"0000420101404140000300008100004080003CFF7FFFFDFFFF3EFFFFBD3E7DBE",
      INIT_47 => X"FF7DFFFFFFFF3FFFB008002372B22F70B1B1B1B1B1B1B1B1EEF032AFEFF3B440",
      INIT_48 => X"75F6EF1B3DBEFF7CFF7FFFFDB7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"B1B1B1B1B1B1B1B16A2EB1F1F16B6FF4830041C301000040000006C000001AD4",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBD3EFF7FFFFF1B0400A8B33030",
      INIT_4B => X"EEC40000820100408300000280BA663DBEBDFFFFDF7AFFFFFFBFBEFFFC3FFFFF",
      INIT_4C => X"FFFFFFBDBEFF7FBEBFEE0900009D76F0B1B1B1B1B1B1B1B12F65CAE46EB2B0B0",
      INIT_4D => X"FFFFBE3EFF547CFF3FFFFDFFBD3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"B1B1B1B1B1B1B1B1B359C4A5E76FAF31B5C500C1C140004000C6448F30D33EFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF7EFFFFBFFFDA85C05E872B",
      INIT_50 => X"F2D880404141D0D497C300863FFBBBFFBFBFBFFFFFFF70FFBF7FFFFFF9FFFFFF",
      INIT_51 => X"7FBFBDBEBCBEFFFFFFFFEC4600933780C19D70EF30B2B3584200F3F3DA2EB173",
      INIT_52 => X"FFFF7FFFBEBE717EFFFFFFFF7B7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"85C30001468100174BE333B0B0346FAEB7D2804B11898403C00041CD75FBFFBF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EFFFFFFBFBFFEFFFFFC7B88C187D7A9",
      INIT_55 => X"E88DC48242C30000400000D3B7F8FFFE7FFFFEFFFEBFB8BFFFFFFFFF7DB9FF7F",
      INIT_56 => X"FF3B7FFFBFBFBF7FFFFFF58A8C0100B249804B91CDC82262CE70F2EF71AEF6B5",
      INIT_57 => X"7EFF7EFFBFFFFFFF3FFFFEFF3F37BF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"A88CDC1913579D4AF0B0B2722D64D0004000030000420080800383CC7ABD7DFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3CBF7FBEFFFF3EBDFC689444C1008040",
      INIT_5A => X"8100C081C1C24000000000057F9B7FFF3FFFBEFFFE7FFF7FFEFF7EFFFFF77FFF",
      INIT_5B => X"7EFFFFFFFF7E799CC8064400000000009AA0D75F1FE38DE3AE59CE8040814085",
      INIT_5C => X"BFFFFEFF7F7FFF7F7FFF3FFFFF3BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0017EE948B4BEFA98100808080C3414100C100410202C8494886C100DDDC38BE",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F3EBEFD6B5DCC86880AC4004003C9",
      INIT_5F => X"C84D0B8A8ED96A35EB588D0E02EAD27FBFFFBF3FFFFF7FFF7FFF7FFFFF7EFCFF",
      INIT_60 => X"3EBFFFFF26D44C0C87CD894CD28982C10100CEDF28DFCB000000C18280410409",
      INIT_61 => X"FFBFFF3EFFFFFCFF3FFF3F3F3EFFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"C30300404201C6C100C303060D8CD328F27536F9FEFF7FBFFFBD9B8CCA4144D8",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E2F5F9C0943CB45924D440889C2",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFBF3E3769DCDA9FAAFFFEFF7EFFFDFFFFFEFF2FFFBE75FF",
      INIT_65 => X"7FFEB826FF2E4F41CA35FEFDCD8A09874700010101000304875323AE34F7BCFF",
      INIT_66 => X"FEFA3EFFFFFDFF77FF3EFFA33FFF75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"8DC60082838A116435F97FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DFDFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFE64F67F9290C569FF7F7C50CDC786",
      INIT_69 => X"FFFFFFFFFFFFFFFFBEFDFD7FFFFFFFFFBD797CFFBDFFFE2D36FFFFAAB7FFF4FE",
      INIT_6A => X"BFB7167F7341CA49FFBF7FFE4B08C8C8C94C028793B2FCBE7FFFFFFF3FBEBEFE",
      INIT_6B => X"FFFCB63DFFFFBDFF58BFFFFE55FFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"07C9D0963EFDFF7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBF7F",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE99DFD15420BEAFFFFFEFAC50C0687",
      INIT_6E => X"FFFFFFFFFFFFFFFFBD7FFF7FFE7FFFFF7EFFFB6EFEFFFF3F37703FFF17FFB7FB",
      INIT_6F => X"7F99DCA5C6858A6A7EFFFD0CCE070A86C8C9DBFD7FFF7C3EBFBF7F7FBF3FBE3E",
      INIT_70 => X"FFFEFF7D7FFE7FFFBF4D3E7EE0BAB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"4412EE7DBFFF3FFFBFFFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F5390CF8CC348CBB9FBEC484AC88688",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFEBEFFFFFFFFFFBDFFFF7DB17E7E7FBFD0FD7FA1FF363D",
      INIT_74 => X"BF5D0D86CBC30D498AC7CC898985890A8A52F1FF7BFF7FFEFFFFFFBF3F7FFFFF",
      INIT_75 => X"FFBEFFFD7EFFFEFFFE13BEFF6B7572FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"885578BFFFFFBBFEBFBFBFBFFFFFBF7FFFFFFFFFFFFFFFFFBFBFFFFFFF3EBEFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFA60FC5070B4745CBC9090806C68949",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBEFFBD777CFF7F06BFFDAD33B9FF",
      INIT_79 => X"3F2F1007C905494647C74788C84748C8C6D0BCBF7FFCFE3FFFFFFFFFFFFFFFFF",
      INIT_7A => X"3EFFFFFFFDBC7DBAF1DDFFFF6CAF3DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"46D1B97FBFFCFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF279240470A0B84C747874707088808",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF3E7FFFFF3828B1F9FFBD67F1FFFF",
      INIT_7E => X"7E5C8DCA488D44CA47478707878848C8C81276FF3FFE7FBFFFFFFFFFFFFFFFFF",
      INIT_7F => X"BFFF3FFFFF3FBE3B7CFF3EFFE07FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[9]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"FFFF73FBFFFF32102BFFFFFFDCDEFFFF070437FFFFFFFFFDFFFF95F457FFFFFF",
      INITP_01 => X"1BFFFFFFFFFFFFFFAFA16FFFFFFFFFFFFFFF2BAE47FFFFFFFA3DFFFFDCBF0AFF",
      INITP_02 => X"FD165DFFFFFFFFFFFFFFF5154FFFFFFFFFFFFF9FD88904FFFFFFFFFFFFFFFDAA",
      INITP_03 => X"FFE22FAD86FFFFFFFFFFFFFFFDD1B1FFFFFFFFFFFF7F6EA722FFFFFFFFFFFFFE",
      INITP_04 => X"FFFFE931B491443B31FFFFFFFFF316C8012DC7FFFFFFFBA44ECFCB5BFFFFFFFF",
      INITP_05 => X"7FFFFFFFFEBFCAA092713CFFFFFFBB9542A0305EFBFFFFFFFE5C8ADED03E9FFF",
      INITP_06 => X"3A09CFFEFFFFFE8E194FBCF0ABEFFFFFDA860DED34A2B7FFFFFFAB26B8135137",
      INITP_07 => X"ED428A0807AEFFFF7F0CA3610E6721CCFFFF7C75017FECBA3ADEFFFFF825C3C8",
      INIT_00 => X"089371FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A14CD40890D4A44888888C7C74848C7",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7F7DFFFF7BFFBF2FFFBFBCFF",
      INIT_03 => X"B2978807024A8B8A49890908C8C88807C751A9FEBF7F3FFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"7FFF7EFFFFFFFEBA7FFD3AFDFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"868D5FF7FFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2CD18B89CAC0CAC988C90A898808C846",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EFFFFFFFEBEFFFFFFFFBDFF3FBEFF3F",
      INIT_08 => X"6E5705C407CC8900C5C8CA0987C847870649D52E3EFFFFBDFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFBDFFFFBE3F7EBEFEFFBF7DFF3EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"88C68E68FE7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9E0F0709C88D0D43078A090748C807",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFBF2DDFD788C907C50E8CC504860849054A9469FFFFFDFCFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F7FFFFFBFBFFFFF",
      INIT_0F => X"4D09C42EFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFFFEFB2DDBCF0B0507088A0787CAC7",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FF7D7E3F7C379BC340C10A8D4DD0558900000398F9FFFF3FFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFEFE3F7FBFBF7F",
      INIT_14 => X"0A41C183D6B03E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFBF7FED0B8502414D71FE7922",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"7F3FFFFFFFFF7A1B8604038E7DFF3F3F238A400141E867BDFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFBF7F3FBE",
      INIT_19 => X"7C4E81000046FEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFBE3FBFFFBFFFFFFFFF7F3DFEFEFDFDACCB83C1C8B5FEFCFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"3DFFFFFFFFBC7EBE1581408160FD3EFDFDE388010045A97EFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF",
      INIT_1E => X"FFB40A838282583EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFF7FFF7FBCF876F576F8BEFEBEBF7FBEFFF1C90144103BBFFF",
      INIT_20 => X"FEBEFEFEBDFEBB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"DAA2AC36FEF8FAFFB74480028497F83FFFFB0B848080491EFEFFBFBFFE79BF3B",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E3FBFFDFC7FFFFCFF3C6C9F98D8181A",
      INIT_23 => X"73A1C50002020047D674FDF7BFFFFB3F3F3F3FFEBFBFBFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"7C7F7FFEBE3F7FB96B651BD4100F8F108E11985B613B33B1A304C0400408CA22",
      INIT_25 => X"BFFF3F7F3F7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0DCC4B1712DC8C5CD146004902020056D251D20006C0C7400060DFB9BFFDFFFE",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CBF7FFDBFBF7EB1D4524F0D8C8C4CCC",
      INIT_28 => X"5148D5CB45068003CAD68F283F7FFABFFFBEFEFFFEFEFDBCFFFFFFFFFFFFFFFF",
      INIT_29 => X"FD7FBFBDFF3FB32410D0D0D04F4F10D197CC53CBD14EC013C8D00E0806808A12",
      INIT_2A => X"FFFFFFFFFFFEFEBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"8ED1C8560DCB40120E0B4D5399C84F8D4AC6560C0F8C0E094F8E8F5B68B83FFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F7FFEFDF9241610D15192D1519090",
      INIT_2D => X"080110CE8DD51296D709150C1D10D82EB7BBFDBF7FBF7FBFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FF7F7FFEFE769C0ECD8E0F504F8E8DCC084DDC518C4E52464D95140D46145554",
      INIT_2F => X"A02123B03CBF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"55508E8F9591160FCBC808C3D09206810A0ACE0006C9D10206118214CA4CCFD7",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F3FBEFF3A1E0F0D8E4E0F4FCF4ECE",
      INIT_32 => X"0ACC51D60D4B1117910BCFD0111014520B92D75FA3E877FEFFFFFFFFFFFFFFFF",
      INIT_33 => X"FDBFFF7EFF3FE3521150100F50D152930D538C4A121209D04FC88A550F8B8E8F",
      INIT_34 => X"4A8DCF4F521AE4EB3FFFBF7FBF7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"CE0F4F4E0E0E4ECDCB8C0D0F905051918D0B4C514F52478F8E8DCA4CD1938EC7",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFEFF3F7EEE9FD18E8E8D1311D250",
      INIT_37 => X"47D28A91924ED213110F8D4B0989090BCF500F4C0DD1D71B5C7C3D3FFEFE7EFF",
      INIT_38 => X"3FFEFEFF7FBFF4A79450CECD1150904F5151D110D19253129716D4D310CE8C4B",
      INIT_39 => X"CECF50D08F8ECD4C9A547D7EFEFAFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"8FCF8F4E4E0FCE4C8FCE4E8F10D19110C8D08C9191130D0A49CC1113914F1318",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFEFFBFFBB4E15A11CECD4F8F4F",
      INIT_3C => X"40D4CE4C1214C0D5CECF5152908ECE104ED09213D3D24F4C12DBD9BEFFFE3ABF",
      INIT_3D => X"BFFFFDFDFFFFFFFD362A184F48CDCF93CB8CCD4D4E0ECE4E0BCB4BCCCE8F10D1",
      INIT_3E => X"1211908F50909294D38BDDF57FFFFEBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"9190508F8E8F50D39393D2D14FCF8FD087100DCE8DCC8DD588CA8B8C8F50CE4C",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \douta[9]\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \douta[10]\(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    p_15_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"BAAAA2BFFFFFFFFFFFFF7F9BEFBAAEFF24AEEAE8FAEEDF3EFFFFFFFFBFFFEDBB",
      INITP_01 => X"FBFFED7F50A4F8357B97FFFEBAFBE1B6FFFFFFFFFFFFD7FAD5FA75D4B66BEEBF",
      INITP_02 => X"7A1BBAABAEAABAD3FFFFFFFFFFFFFFFFFFFFFFFFE5AF1BBBB8AAE43FFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFF4E3ABFAC2ABF0AFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFA3FE82EA9D46EF2EFFFFFFFFFFFFFFFFFFFFFFFF3393FAFA7EE6377F",
      INITP_05 => X"403FBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF3F1A9E267F9F3FFFFFFFFFFFFFFFF",
      INITP_06 => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFAF7A23F",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFE9FFE7FFF7FFF9FFF9FFF7FFFDB70165E999EFA19F894D6CC178D",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"F80FD84D790B198B18CB184C97D0F853F691F7CAFC9ABBF19E3F7FBFDFFD7F3B",
      INIT_03 => X"B45B1013178E96C8F992F98E77CE77CFF791F8D2F852978F578FF950B94FB88D",
      INIT_04 => X"9790B810F80FF88FF8CEF74DD74DF78E97CEF80FF80FF88FF78F97D0D893F956",
      INIT_05 => X"FF3FFFBFFFFFFFFFDFFF7FFF7FBF5F7F1E793FFDFFFD96AAD1DD16DFFB1DBA54",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"580C37CCB8CCF94EF90E98CD580E784EF791FA0FF9955B31FFBF7FFF9FFBDFFF",
      INIT_08 => X"D9AB4FDD7958F950B6D0F90CF990F850B654F753F7D1F84FD84DF80FF891F8D2",
      INIT_09 => X"F79B1799B81959DA9ADBBA9C9A5C7A1CFAD71A57F9D71898179A779E7823B9A6",
      INIT_0A => X"FFBEFFBFFF7FFF7FFFBFDFBF9FBE9FBF9FFF5EFC7EFEDFBFFF7FFC77FA6A1923",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"F911F7D1F752F794F714D751784E984DF791798F5A5CDBF63E3F9FFA5F383FFF",
      INIT_0D => X"9FFCDDFFD6D679D4B916F84CD74EF80FF90C988BB80DF8D0F810B70EF74EF8CF",
      INIT_0E => X"9EFF7C395AF33AB03B31DBF25B339BF4DBB5DB34DB333B73BC76FDFBDFFF9FFF",
      INIT_0F => X"FFBEDF3FFFFFFF3FFF7FFFFEFFFEFFFEFEBFFFBF7FFE1FFC5FFFDF3F3FBF9F3F",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"F88FD74EB890D810D70E1850F991B88EF8C8770EDAE5DBF2DF7F3FFF9FFFFFFE",
      INIT_12 => X"3FBE3EBE772DDA23180A99C5F84BF79518CAB84CF910F8D2F891D78ED88CF8CB",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"37D3F894F855F955F9D5F8D2B7D0B7D0D99039DBF319FFBB7FFFBF7FDF3DFFFE",
      INIT_17 => X"FFFE9FFFDE7E70D8DA9CB88FF88DD6CDD8D1B7D177915711F813F994F9935851",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"98CAF98B980877C7F88AF78B370CF91198DC5317FFB75D793FFF7FFF7F7FFFBF",
      INIT_1C => X"BFFE3FFFDF7FFFBFD1DBD81EF915F990F850F891F80FF74D37CC580E180F580E",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"D713F894F8D2F80FF78E78905893D9D51460FFBB1D7A9FFFBFBE7FFFFFFFFF3F",
      INIT_21 => X"FF7D9FFFDFBF1EFFFFBF18ECB89FD857375277D1F84FF8CEF80EF810F8D1F8D3",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"590CD7CB37CDF7117798FA23D96955A4BF7F3DBB9FFF7FFF9FBD1FFDFFFFDF7F",
      INIT_26 => X"FF7FFF3EDF7C3FFF7FFF9EFF1D76359F5B949A1199CD798CB80B378BB74FF812",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"1A909B135A155552F193F6233D39DFBF3FFF3FFF3FFFBEBEFFFEFFFE7EFCFFBF",
      INIT_2B => X"FEFFFEBDFFFD3FFD9E3D3FFFDF7F7D3CFA39552A121A73D4B915FC14FBCEB9C9",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"048C27900A149122BC36FFFD9FFC7FFBFFBD7FFFBF3FFF7F9EFCFFFDFFFE3FBF",
      INIT_30 => X"FFBFFFBF9FBE3F3DBFBEDFFF3E7E7FFFFFFFFFBFDB7B91E707D2624882C9240C",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => p_15_out(16 downto 9),
      DOADO(7 downto 0) => p_15_out(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => p_15_out(17),
      DOPADOP(0) => p_15_out(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[18]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFDFCFFFFFFFFFFFFFFED5769FFFF7FFCFFFFFFBFFF41FFFFFDE7FFFF",
      INITP_01 => X"D20FFFFFFFBDBFF7FFFFBA0FFFFFFFF2DB73FFFF393FFFFFFFEFDFDBFFFFEDFE",
      INITP_02 => X"FFEF4003FFFFFD8FFEFFFFFFB006FFFFFFD9FFBBFFFFD017FFFFFFFDDF5FFFFF",
      INITP_03 => X"FDD1FBD7A001BFFFEFF9A1FBFFBFA401FFFFF85FCEBFFEFEC0007FFFFFF7FFDF",
      INITP_04 => X"DFFD87A2CF3F09017FFFEBF709A3F02F84017FFFE67A9DC2FFEBE100FFFFF7F7",
      INITP_05 => X"F7755BBB91D9DF7E4104FFBF7DD1A09373ABF00AFFF7D5FD81809F9FE100BFFD",
      INITP_06 => X"31FFFFFE1FFFA8FBABF459FFFFDE77F5E837BBFEE3E7FEC5BBFFE02FD77DB579",
      INITP_07 => X"FFCA4410237FFFFFB85BFF9411663D3EDFFDB87DB7FB4D7FDDDAFFBEF957ED7D",
      INITP_08 => X"BF97FF7D22401DF5FFFFFF4FFFE9482019FFFFFFFFB7FFA410C2506DFFFFFE3F",
      INITP_09 => X"FFFFDFC7FFF32057F9D7FFFFEF82FFC70096BFF7FFFFEFEDFF3DB02276EFFFFF",
      INITP_0A => X"FFFFFFFFFF7904BBF41BFDF3FFFFFFE210FEB607FDFBFFFFDF1E365322DFFDF7",
      INITP_0B => X"A39FFFFDFFFF7A5812800D41FFFFFFFFF6A44C94040FFFFFFFFFF77075338569",
      INITP_0C => X"843FFFF9FBFDFFFFA79AC2F5FFF3FDFDFFFFEDC51461A7A8FDFFFFFF9FDA5802",
      INITP_0D => X"86EEFFFFFF7FFFBFFFFFCEC7EDFFFFFFAD77FFFFFD77C3FFFF9F16FDFFFFCA37",
      INITP_0E => X"FFFFFFF6BAFFFFFFEFFBFFFF7F1FB3FFFFFF6796FFFFD8CFCFFFFFFFEFB7FFFF",
      INITP_0F => X"FF77FFFFB5EFDFFFFFFFFC2BFFFF0DFF3FFFFFFFF135FFFFBBFF9FFFFFFFF5E5",
      INIT_00 => X"FFFF5F7FFF7FFEFFDFFFFFDEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFDF1FFFFF9FFFDA4DCA2A0EDCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFBFFFFF1F",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFBF1FFFFF9DFF5F3FFFFFFFBE7E",
      INIT_04 => X"FFFFFFFFFFFFFFFF1FFFFFBEDFFF1EFFBE7FBEFFFEFF7FF7F8FFDF1EDF3A5EFF",
      INIT_05 => X"FF5F5FFFFF3FFFFFBFFFFFFF9F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFF7F5FFDB83F3F3FBFFF7F7F9E9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFF5FFF1F",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9EFFFFFEDFFF9F3FBFFFFF7F1E",
      INIT_09 => X"FFFFFFFFFFFFFFFF9FFFFFFEFFFF7FFF5FFFDEFFFF5BFFDDFFDF7EFFFF9E5FFF",
      INIT_0A => X"9EDEFFFF7FDC1AB772367B1FBF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FF9D78B9B9F23FFF5E3FFFDF3EF8FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9FFF7E5EFFDE",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFBD8F8625C28224064AB3BDFF5F",
      INIT_0E => X"FFFFFFFFFFFFFFFFFF9EFFFFFFFFBE1D91FAFF5F3FFFFDFFFFBF5DFD5A5FFFFF",
      INIT_0F => X"5FFFBC4FA280C10000C040008511BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FF9F5EFF7DFFFF5FFEFFF81F1FFF7F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FFFBBFFFFB4FF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F1FB0A140C000E0E000208100E1AF7F",
      INIT_13 => X"FFFFFFFFFFFFFFFFBFFF1EFFD550BEBFBFFFFFFFFFFF1FFFFF14FFFFDFBEFFFF",
      INIT_14 => X"FFDCE54060A08040202080008001E5B6FFFF5FBFBF5FFFBFFFFFFFFFFFFFFFFF",
      INIT_15 => X"5FFFFFFF7FFFBFBA53FFFFFFFFDFFFFF7F5FDFFFFFDFBFFFFFFF3F9FDFDF9FFF",
      INIT_16 => X"3FFF9FFFFF9FFF5FFFFFFFFFFFFFFFFF1FFFFFFFFFDFBEFFFFDE74541FFFBF9F",
      INIT_17 => X"FFFFFFFFFFFFFFFFBFFFDFBF1FDFFFFFBEDBC4E0620060006000A000200081CD",
      INIT_18 => X"FFFFDDDF7FFFFF3F7B71FFFFDE1FFFFFFFFF3F9FFF3FFF715FFFDEFFFFFFFF9F",
      INIT_19 => X"DF590600000060A040008000600000C67AFF1FDFFFBFBFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"3FBF3E5EFF9F3F7AFF1EDFFFDF5FFF5FDFDF9F7FBFDFDFFFDFFFDF5F1F7F7FBF",
      INIT_1B => X"139F7F3FFF7F9FFFFFFFFFFFFFFFFFFFFFBDFFFFDF1EDEDC98FFFE5FFFFFFFBF",
      INIT_1C => X"FFFFBFDF9FDFFFFFFFFE3FDF9F3F3F7F1F182520008120608000400040C0C0E3",
      INIT_1D => X"5FFF7FFEFFFFFFF95FFFBF9FFF5EDEFF49387D7CEEF03E1FFFFFFFFD7B9C1FFF",
      INIT_1E => X"DFB8C400E10040E0C0004000002060616BFEFFFFFF9F7FFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FF3DFFFFFF3B96BFDDFFFCAF8666709FFFFFDF9FBFDE3EFFFD5CDCBB5B7FFF5F",
      INIT_20 => X"A53DFFFFFFFFBF9FFFFFFFFFFFFFFFFFFF5FFFFF7EFFB51BFFDD5FFF7EFF5BF1",
      INIT_21 => X"DFFFDFDF3FDD7B9B74AC8C52B433F67CFC4A0300000020400040602000000040",
      INIT_22 => X"7FFFFFDEBE37559C3EFFFF7FFF9EA97EFF9EAC47C9FD7CFFFF5FAEE20040E7FA",
      INIT_23 => X"9584808000C1206000800000A0406001C63D5FFFDFFFFFBFFFFFFFFFFFFFFFFF",
      INIT_24 => X"7C00C000614878FFBF3C27C0A020C5D9FFFF5F1D9C1CFC7B7D3C5DBC5A5CFD7B",
      INIT_25 => X"6CFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF1F763DBEFFDFFFDDFFFFDEFBFDFF",
      INIT_26 => X"FF5F5AB45479FCFC4FCFB53CFC5CFDFCDB3BE0E0214020C100E00000A0004061",
      INIT_27 => X"7FFFD8DFFFFFFF1F9F3FFF7FFFFDFADF6F2000E00043F3FFFFBC254000006598",
      INIT_28 => X"9C9C6D80C000A041608080000080A066777EFF9FFFFFBFFFFF1FFFBFFFFF3EFF",
      INIT_29 => X"A900600000826AFF7F5CA6000000421B9E9957BF93BE105ABFFC341CDCDBFD7B",
      INIT_2A => X"5FFFFF7FDF5F3FFF3FFFBF5F9CFF7FBF5FF75EDFFEFFDEFF3FFF5FFFFF3F2CFF",
      INIT_2B => X"D8583E94DCD0FF9E3F519BFC9B5AFCFCFCFDCC6200E10020200000C00100418A",
      INIT_2C => X"5ABDFF9FFFFFDEBB1BFF5ED9BAFE3C1B3726410000C0C6947FDC8300000002F4",
      INIT_2D => X"FC5DE1602000C081C000602000212A789F5F5FFFFFDFBFFFFFFEFFFFFF9F9FFF",
      INIT_2E => X"5FD6ECA3A000A0095978A560A080E55BEAB843DA2EDF5EFF2F9AFDFDFCFDFD9B",
      INIT_2F => X"FFFFFFBFFEFFFFFFDEFF7F3F7EFFDEFF2CFFBEFF1FBEF9119F1CBBDFFFFCFFBF",
      INIT_30 => X"DB60F50F9DFF96503ABB5C3B9BFC5BFDFE0A2240002100000465E545076C36FF",
      INIT_31 => X"69DEDFFFFF8AF7979DBFFFFF9FFFFF7F5FFF3B4CC2000002844D1A666007DD7C",
      INIT_32 => X"156020600040A10B1719991A7C1FFFFF7FDFFFDF9FFFFFBE9FFF5E9ABE1D3E7F",
      INIT_33 => X"FFDFFF162500220000B51CBC3BFF7AFC1C13FB5BCAE040FA5CFD9BFDFB3BFDDC",
      INIT_34 => X"FFDF7FFFFFFF9F9FFFFF5AFFFDDF1BFCC6FFFFB9E85B79FFFFFFDFFFDEFFDCFF",
      INIT_35 => X"FD1918DB212C3D3DBC7BFBFCFBFE3CD9A0C16000630042CF1FFF7FFFFFFFFF3F",
      INIT_36 => X"9A7612355B1FFF1FFFFFFFFF7FFFFF7FFF1EFF5EAFC20080A1FEDC7CFE3B9AFD",
      INIT_37 => X"2020200020A0E0EB3FFFFFFFFF3FFFFF3FFFFF5F9F5FBFFF5FFD9F9FFFFF9F92",
      INIT_38 => X"FFDFFFFFDB6C0081809D5BFCBB3CFE5B3BFD7C1C1D7C7BFD7AFDFD9BFDFB5800",
      INIT_39 => X"6DD7BEFFFFFFFE5FFF19DE1FFF9EBFCC3FFF5DFF3FFFDFFF9FFE5FFFFF9FFFBE",
      INIT_3A => X"FC3AFD9D5CFEFC3AFCFB1AFCFC744020A0610020202060E5FC3FBFFF7F3BF5CD",
      INIT_3B => X"FFFFDE9FFF9FDFDF7FFFFFDF7FFF7EFFFFDEFFFF9FB68600E0FDFCBBFCFDDB7B",
      INIT_3C => X"0000008160600043D41FFF388C25C502A2E44DB7BFFF9EFFFEDE1FFF9FBFFFAC",
      INIT_3D => X"FF9EFFFFFF5ED02220965BFDFC7A3C5DBCBCBCBCBCBCBCBCFC9BBCDDE96000A1",
      INIT_3E => X"A000E166D65EFF3F5ABFFFDFFFFF7F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"BCBCBCBCBCBCBCBC9CDCFA26E020A20081812060608180E1E8FC8C45C0A00000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF9FDFFFF9EC02A97BFC3BFE5C7C",
      INIT_41 => X"00002080C02000C1E14380006000A18020E10063CA763E5AFEFF7F5EDF1FBE5B",
      INIT_42 => X"5FFF9FBFBFFFFF976580DDFDFBFC9BFCBCBCBCBCBCBCBCBC3BBAC726E0C10061",
      INIT_43 => X"00E000C12DB49AFFFF5F7FFFFFBD1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"BCBCBCBCBCBCBCBCFD7CFDBC7D4DE0008220204041000000E000210022000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFF7FFF9DCD02661B7CFCFD9B",
      INIT_46 => X"808040400020210000810000C000002040001EFFBFFFFEFFFF1FFFFFDE1FBE5F",
      INIT_47 => X"FFBEFFFFFFFF9FFFB7A4C033BCFCBCFCBCBCBCBCBCBCBCBCBADBFD9C3CDDBC81",
      INIT_48 => X"BA7BF78D9E5FFF3EFFBFFFFEDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"BCBCBCBCBCBCBCBCD95A9BFCFDDA9BFCE2C02020000080C00000036000000D6A",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFDE1FFFBFFFDF8D02C0D61CFCDC",
      INIT_4B => X"F9638020A08000C0C1000001405D339E5FDEFFFFEF3DFFFFFFDF5FFF7E9FFFFF",
      INIT_4C => X"FFFFFFDE5FFFBF5FFFD664008030FE5BBCBCBCBCBCBCBCBCFC55E6D31BFEFC9B",
      INIT_4D => X"FFFF5F1FFF2A3EFF9FFFFEFFDE9FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"BCBCBCBCBCBCBCBCDD6E6133B6BC5CFCBD0481E040000040006322C718E91FFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF3FFFFF7FDF0C42C0F1C619",
      INIT_50 => X"9C0E00600000C729CBE100439FFDDDFFDFDFDFFFFFFF38FFDFBFFFFFFCFFFFFF",
      INIT_51 => X"FF9FFEFF7EFFFFDFBFFF168380493E22C251FBFC3DDDBD50A1001BFC50BBFCFD",
      INIT_52 => X"FFFFBFFF5F5FB83FFFFFFFFFBDBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0020A061840020CA47D39C3BFCFE5B3AFEEBC1E608C4C1016000A0E6BAFDFFDF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF3F5FFFFFFF1FDFFEFFE500C3EBB5",
      INIT_55 => X"15080201A16160C0200000E9DB7CFF7FBFFF7FFF7FDF5CDFFFFFFFFFBEDCFFBF",
      INIT_56 => X"9F9DFFFFFEFFFFFFBFDFFAE4E5C0207844E086E947E491F1497BFC9BFC7BFEFD",
      INIT_57 => X"3FFF3FFFDFFFFFFF9FFF7FFF9F9BDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"F8EAB1EFEC2E920A7B5B7C3C1AB5EA0040200200006180404081C1663DDEBEFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EFFBF1FFE7B926962E06040E2",
      INIT_5A => X"C00020206020A08000000082BFCDBFFF9FFF5FFF7FBFFFBF7FFF3FFFFFFBBFFF",
      INIT_5B => X"FEFF9F5FBF7F5E510645A3E0C0616080AFF2CD71F1532A16594E898060A10082",
      INIT_5C => X"DFFF7FFFBFBFFFBFBFFF9FFFFF9D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"E06C19ECE787F9D7E160A00000C10000006000A0010123452443E000EE6E1C5F",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFCFD7E376EC362022362A0010140",
      INIT_5F => X"E3A685C4C66C15FAF52CC607017569BFDFFFDF9FFFFFBFFFBFFFBFFFFF3F7EFF",
      INIT_60 => X"FFBF9FFED1A7E3E364E561A1E522E000A040891236908640A00060810000A144",
      INIT_61 => X"FFDFFF1FFFFF7EFF9FFF9F9F1FFF7D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"000100404040410020E1C2E386C68994387A5BBCFEDF5F3FFFDECD4665A0226C",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFEFED7313086E122E14A8701E22462",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFDF1F9BB46E6DCF55FF7FFF3FFFFEFFFF7FFF97FF5FBAFF",
      INIT_65 => X"FFBF1D2FDF78E2E2C25C3F5FC522E3C482C00001C06022E1C3A991571AFB5EFF",
      INIT_66 => X"7F7D1FFFFFFEFFBBFF1FFFD19FFFBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"242101A0016488B29AFCBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFEFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EDFB07AFE4AE461F51FFFFD29E3E182",
      INIT_69 => X"FFFFFFFFFFFFFFFF5FFEFEBFFFFFFFFFDEBC3EFFDEFF7F961BFFFF55DBFF7A7F",
      INIT_6A => X"FE5D48FE7B6263063FDFFFFE27C1E2E3A202E2E4E9D8BEDFBFFFFFFF9F5F5F7F",
      INIT_6B => X"FF7E5B9EFFFFDEFF2CDFFF7FAAFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"E3E1E56DFF7F5FFEFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFBF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17F1DFADA144D2FEFE7F9F00E4C303",
      INIT_6E => X"FFFFFFFFFFFFFFFFDEBFFFBF7FBFFFFF3FFFFD377FFFFF9F9B389FFF8BFFDBFD",
      INIT_6F => X"FF0FEF92E0E4E252DE1F7FC8E2E1E543E5E1EBBFFFBF9EFDDFDFBFBFDF9F5F1F",
      INIT_70 => X"FF7FFFBEBF7FBFFFDFA61F3F705DDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"E2E639FFFF3FFF3FDFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECAC4E1E2E343863F7F9800E2E241C2",
      INIT_73 => X"FFFFFFFFFFFFFFFFFF7F5FFFFFFFFFFFDEFFFFBED83F3FBFDF68FEBFD0FF1B9E",
      INIT_74 => X"3F8E0561E440C6E1C74405E0E363E2E3E4E6FCFF3CBFFE7FFFFFFFDF9FBFFFFF",
      INIT_75 => X"FF5FFFFE3FFF7FFF7F895FFFB5BA39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"41893CDFFE1FDDFFDFDFDFDFFFFFDFBFFFFFFFFFFFFFFFFFDFDFFFFFFF1F5FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35E5E5A4A422E2E3E1E2E3E3A6E342",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5FFFDEBB3EFFBF03DFFED699DCFF",
      INIT_79 => X"FFB948E3856124E2634323A3E2E2834363A5BFFDFF5FDFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"1FFFFFFFFE5EBE5DF8EEFFFF36D79EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"63C59EFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF55C860E2E38521C2632343A3E3E3A3",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF1FBFFFFF1C14D8FCFFDEB3F8FFFF",
      INIT_7E => X"FECE86E2C3E442E4E2E222E323A3E3E2E3A7BC3FFF1FFFBFFFFFFFFFFFFFFFFF",
      INIT_7F => X"DFFF9FFFFF9F5F9D3EFF1FFF70BFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[18]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[19]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[18]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"FFFFFFDFFFFFBB33CFFFFFFFFFAFFFFFFBF3CFFFFFFFFBFDFFFF94E7AFFFFFFF",
      INITP_01 => X"77FFFFFFFFFFFFFFFFB3EFFFFFFFFFFFFFFF9F7BEFFFFFFFDFF7FFFFB77BFBFF",
      INITP_02 => X"FC0747FFFFFFFFFFFFFF3F561DFFFFFFFFFFFFFFFD5EFFFFFFFFFFFFFFFFCFBE",
      INITP_03 => X"FFE5FE59C1FFFFFFFFFFFFFF830794FFFFFFFFFFFFFFD86DD8FFFFFFFFFFFFFF",
      INITP_04 => X"FFFFEE9FEEE5002AFDFFFFFFFFEF3D4393EDFFFFFFFFFEA73F89A0DFFDFFFFFF",
      INITP_05 => X"1FFFFFFFFFFF347F97711FFFFFFFF9FFDBFABFBBFFFFFFFFFEFFF8DAE8BDFFFF",
      INITP_06 => X"DFF8B95FFFFFFDFFFEFFBDD95C3FFFFFE7FFFFDF77EFCDFFFFFFE1FFAFDCF65B",
      INITP_07 => X"FFFF7BFEEFCFFFFFFFFF3FF87E33FFFFFFFFFFFFFFFFFD3FFF2FFFFFFFEFFFFF",
      INIT_00 => X"E3E73A3FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE885E3E283E4C1E2E2A2E2C343E3E2",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFBEFFFFBDFFDF97FFDF5EFF",
      INIT_03 => X"7DE8E1848401E1E323E3E363C3E3E3E2E287B5BFFFFFFF3FFFFFFFFFFFFFFFFF",
      INIT_04 => X"BFFF3FFFFFFF7F5DBFFE1DFEFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"E2852F3DFE3FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7706E2E2E28285E263E3E3E2E3C483E2",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFF7F5FFFFFFFFFDEFF9F5FFF9F",
      INIT_08 => X"94A8C3E1C3E26243E203E2E222A323E2A3632919FE3FDF3FFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFDEFFFF5F9F3F5F7FFFDFBEFF1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"A461A556FEFF7F5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD2F49E5E4A2E14482A3E2E262A323A3",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"7FFF754DE982E3E3E085E3A1A24303E2E2E3E8D49FFF3FFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFDFDFFFFF",
      INIT_0F => X"466481B6BFBFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD9F3F3F78CD65A12162E2E4E3A4E4C2",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FF3EFFFFBE1CEE020263C4E3E2E52923A060C2CC1C7F7EFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F7F7F9FBFDFDFBF",
      INIT_14 => X"C50001224BD7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFEFEFEFF3605A0C000475BBFBE71",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FEFFDF3F7FFFBD0DE080E0855E9FDFFFF16400218114745EFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFBF9F5F",
      INIT_19 => X"FD6680602024FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFF5F9FDFFFDFFFFFFFFFFFDE3F7FBFFF38C52201A5FCFFDEFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"7F5F1F3FFFFEFFFEAB4160A1D1FFFFFE1D91E3406023B5FFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF",
      INIT_1E => X"9F9A054100A04BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFBFFFBF5E7C3BFA3BDCFFFEFEFEFF7E1F17C4002267BCFF1F",
      INIT_20 => X"9F3FDFFFBFFFBE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"F95498DD7F1F9FBF3723C0E0620D9BFF3F9EA5C000A2C22F7FBF1E7F9FFEFF7E",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFF9F9FFF7E7DBA19F9F9FAFA",
      INIT_23 => X"D9B624602180004290BAFF3EDFDFFFDFFF7EFF1EBFFFDF9FFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFF5F9FBFFFFFFE3B5AB99899F99838F8F9BB9A92DADC189CE400010023C9D6",
      INIT_25 => X"FFFFFFFF3F3FBF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"F8F9575617DA09F9774EE0C0004000763833F5A00000230180DAD79CFFDF1FFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFBFFF7EBB7919F8D8F8F8D857",
      INIT_28 => X"AECFF998A9E0202088FA7A5AFDFFBFDFFF5F3F7F9FDFDF9FFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFF3F9FFFFBBAD9F8F8F7F7F7F8F8F6F7F9F8F87391FBF899F4CAC6E85498",
      INIT_2A => X"3F1F1F1F7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"56FB36F7FA584659F8B7F8F9FA75FB56FBEA7858F9D896F7D9B8F9D9775BFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9F7FDE39B9F8F8F8F79777B8F8",
      INIT_2D => X"F1E6A9747A99F9F7D77918C8395CF8775DFEFEDFDF1EFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"DF7EFF7F1FFD7739B7B8D8D87878B8B8D937F878775738A8F2D9F8F8F9FB16FB",
      INIT_2F => X"99D8979BFFFFFF3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"F897F9F7F95878B94CE5CAEC0FCE09C40E92B84B8B2E94D6B5EEC6F977783999",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FDFFFDFFFFE77F8D8B8B8B9D9F8F8F8",
      INIT_32 => X"69F7F99677D8F8F6B85818F7F9F8F877F7F9589938F7FD3FFFFFFFFFFFFFFFFF",
      INIT_33 => X"9FFFFF5EFFFFB7F8F8F8783878F7F7F7F8F8D8F977F7F8F7F898D7F93797F8F7",
      INIT_34 => X"F09497F9F8F837D79F9EFFDF7EFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"18B9B938187939F8389899B9987898B8C61AD8F7F7F897F8F858B8195AF8F20C",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF9F9FFFFE3B79F858F958F9B7F7D7",
      INIT_37 => X"65FC97F7F8B6FAD97AF650AC0B0FF5D957F8F9F857B718B993FFDDFFFFDF7F5F",
      INIT_38 => X"FFDF9F7FFFFF3D3BF91837F7F8B7F8F8F7F7F7B7F7F8F8F8F7F7F7F7F7F7D797",
      INIT_39 => X"F9F9F8F7F7F8F899F870FFBDDF3FFF1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"F8F8F8F8F8F8D716F8F7F7F7F8F8F8F8C7D958F897189713298E75FAFAB836F7",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9F1F9FFFFF1EDAB958F8F8F89878",
      INIT_3C => X"24F9FA77F8F9EF78B9B81838D7D6F7F9D7F7F7F8F8F8F8F7F8B9D2FF9F7FFEFF",
      INIT_3D => X"FFFFDF3F5F9FFFFFDD7CF99917F8F8F957B83879B9B99858B998785878F87837",
      INIT_3E => X"F8F878F81897F7F7F8767ADDBD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"F8F8D8985757F8F857F7F8F8F8785859AA74F9F956D7B6F998D8D898F8F9B877",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \douta[18]\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \douta[19]\(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFD6557EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCFFFFDFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FECCC9FFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFEDB9BDFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFE732112359EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFE71000000028DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8DFFFFEFFFEEDFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFAFFFFFEFFFFFCFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFA8FFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF8000000000007F",
      INIT_0A => X"FFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFE2000000000002BFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFD20100000000006FFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFF",
      INIT_0C => X"FC30000000000003DFFFFFFFFFFFFFFFFFEFFFFFD8FFFFFFFFFFFFF8FFFFFFFF",
      INIT_0D => X"9FFFFFFFFFFFFFFFFEFFFFFECFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFCFFFFFFFF4CEE78FFFFFEDEFFFFFFFFFFFFFFFFFFFC20000000000001",
      INIT_0F => X"FEFFFDBFEFE7338FFFFFFFFFEEEDEFFFFC100000000000005FFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFEEEA66AAABEE5100000000000002EFFFFFFFFFFFFFFFFFFFFADFEFFFFD8",
      INIT_11 => X"B3000000000000003EFFFFFFFFFFFFFFFFFFFBAEFFFFFF4FFF634EEFFF71003D",
      INIT_12 => X"6FFFFFFFFFFFFFFFFFFBEFFFFEFFFDEFE00004CFFE30002CFFFEEFFFFFFFEFFE",
      INIT_13 => X"FFCFFFFFFFFFFEDF7000019FFE20002CFFDAADFF88BFFFFFFF00000000000000",
      INIT_14 => X"4000015FFE30001EFDCF9F8DFEBFFFFFFF70000000000003BFFFFFFFFFFFFFFF",
      INIT_15 => X"CCFAE8FFF9EFFFFFFF61000000000005FFFFFFFFFFFFEFFFFBFFFFFFFFFFFF6F",
      INIT_16 => X"FF1000000000005CFFFFFFFFFFFFFFFFDEFFFFFDDFFCDFEDB300003AFE20001A",
      INIT_17 => X"FFFFFFFFFFFFFFFF6FFFFFC8FEDFFEFFFB610004CC30003E5C2D7FFF8DFFFFFF",
      INIT_18 => X"4FFFF5BBEFFFFFFFFFD6100127E404FFE0B8FFB8EEFFFFFFF6100000222236BF",
      INIT_19 => X"FFFB20100BFFFFEFFBEE500DFFFFFFFFB0000005BCCDEFFFFFFFFFFFFFFDFEFF",
      INIT_1A => X"FEDE17FFFFFFFFFD00001017FFFFFFFFFFFFFFFFFFDFEFDE3FFC4DCFFFFFFFEF",
      INIT_1B => X"00000005FFFFFFFFFFFFFFFFFEFFFFF9DB9ADFFFFFFFFFFFFFFF71000FFFFFEF",
      INIT_1C => X"6BFFFFFFFCFFFFF6FFEFFFFFFFFFFFFFFFFFD6000FFFFFFFFFFFFFFFFFFFFED0",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFB300FFFFFFFFFFFFFFFFFFFFB0000000002EFFFFDA6",
      INIT_1E => X"FFFFFF810BFFFFFFFFFFFFFFFFFF500000000001AFFC6221126BFFFFFFFFFFF6",
      INIT_1F => X"FFFFFFFFFFE40000000000004E6200000003BFFFDFFFFFF7FFFFFFFFFFFFFFFF",
      INIT_20 => X"000000000100000000015BFDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC615EFFFFF",
      INIT_21 => X"00006ADFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFB20FFFFFFFFFFFFFFFE440000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFE614FFFFFFFFFFFFFFFFFF7001000000000001000",
      INIT_23 => X"FFFFFFFFB20AFFFFFFFFFFFFFFFFFFF1000000000000000000FFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFEFFFFEFF1000000000100065DDB6FFFFFFFFDFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"D200000000000E9FFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF610BFFF",
      INIT_26 => X"FFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2009FFFFFFFFFFEB4BFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF61083DFFFFFFFFE71ACFFFF30000000113C4FF",
      INIT_28 => X"FFFFFFFFFFC205F11AFFFEFA10FFAFFFF80000355001FEEFFFFFFFCFFFFFEFFF",
      INIT_29 => X"000010184AFFFFFFF60241010003DEFFFFFFFFCFFFFFEFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"B41000000004DEFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEEFFF2005C",
      INIT_2B => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEFFFFFFFFD2201E216875DE6FFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFEFFFFEFFF9400000C7EFEEFAFFFFEB50001000000003EFFF",
      INIT_2D => X"FFEEFFE7221000007ABFEE8DD8500001000000000001F6FFFFFFFFFFFFFFFDFF",
      INIT_2E => X"07E755DC0000000000000022210077EFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"132236ACA6330A4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFDDDFEC60001",
      INIT_30 => X"FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFB301059B94100000002",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFC9CDFF9ABEFE7000010100001335ACDDEFFFFFF632016",
      INIT_32 => X"FEDDFBFF7DFE9FFFA0100001148BDDFFFFFFFFFFFFFDA767AFFFFFFFFFFBFFDF",
      INIT_33 => X"E9001348DEFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDFFF8FFDFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFEFFFFFBDFFADFDFFFFFFFFFFFFFFFFFFFCDF7FEBFFF8FFF",
      INIT_35 => X"FFDFFFFF6FFF5FDFFFFFFFFFFFFFFFFFFEAFC8E4FFFF7EFFFF325DEEFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFB8D7EFBFFEDAFEFFFB5FEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"F8BBBFFBFFD5FFFFFFDEFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFDCFF5FDE",
      INIT_38 => X"EFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF8EDFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFCFFFF4FF8FDFFFFFFFFFFFFFFFFFF8FFFFF5FFDDFFFF",
      INIT_3A => X"FFFFFFFFF4FFADCFFFFFFFFFFFFFFFFFFCFFFFFF99CFFEFFFFBFFFFEFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFBFDEFFFFFFFFCFFFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FDEFFFFFFFFFFFFFEEEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF1FFBCEF",
      INIT_3D => X"FEDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC7FFBBFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFEACEFF9CFFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFEFFFF8FFFFFFFFFFFFFFFFFFFFCEFEFDFFFFFFFFFFEDFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFEF8FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"CFFD7FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFF7BFEFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFE5CEFFFFFFFFFEFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFEFFFEFEBDFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"EFEEFEFF9EFFFFFFFFCDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"EA5CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCDEADFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7103BFFFFB2115DFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFA11013CED810005BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFF80003FFFF71011A9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"E31002FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2002DFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF61019FFFF92001AFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFEDDDEFFFFFEFC1003EFFFC20006FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FDDEFFFFC20017EFFF200018FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"CB3010028DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEFFFFFFFFEAEFDF200014B",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFEF7EF900002EECC100002ECFFFFF",
      INIT_54 => X"FFFFFFEEFFFFFFFFFFFFFDBFFFB535CFBBFE50007FEEFFFEFFFFFFFFFFFFFFFF",
      INIT_55 => X"EFFFFF6EFFFFFEFFE8FFFFFFFFEEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"847CFFFFFFF7FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFF",
      INIT_57 => X"FEDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFEF7CFFFFFEF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF636798638AD778BCDA7FEFFF",
      INIT_59 => X"FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF8EFFFFFFEEFFFFFFFFFECBEFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFF5FFFFFFFFFFFFEB8ACFFFEEDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"4FFFFEFFFDB99BDFEFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_5C => X"FFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5EFFFFEC8ADFFFFF",
      INIT_5E => X"FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF4EFFFFAFFFFFFFFFFFFFFFFFFFAFFFEF",
      INIT_5F => X"FFFFFFFFFFFFFFFF7CFFFFEFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"BAFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFFFEF",
      INIT_61 => X"FFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFCAEFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDDEEFFFFFFFFFEEEEC9FFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFEFFFEDDDDEEDDDEEEFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFFFFFEFFFFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFF9FFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFEBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEFFFFFFFFFFFFFFFEBFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEBFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFEFFEECBCEFFFFFFCABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"4569EFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE95223",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[9]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      \douta[10]\(0) => \douta[10]\(0),
      \douta[9]\(7 downto 0) => \douta[9]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    p_15_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0),
      p_15_out(17 downto 0) => p_15_out(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[18]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      \douta[18]\(7 downto 0) => \douta[18]\(7 downto 0),
      \douta[19]\(0) => \douta[19]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[18]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      \douta[18]\(7 downto 0) => \douta[18]\(7 downto 0),
      \douta[19]\(0) => \douta[19]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_15_out : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(12 downto 10),
      ena_array(0) => ena_array(6)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      DOADO(7) => \ramloop[1].ram.r_n_0\,
      DOADO(6) => \ramloop[1].ram.r_n_1\,
      DOADO(5) => \ramloop[1].ram.r_n_2\,
      DOADO(4) => \ramloop[1].ram.r_n_3\,
      DOADO(3) => \ramloop[1].ram.r_n_4\,
      DOADO(2) => \ramloop[1].ram.r_n_5\,
      DOADO(1) => \ramloop[1].ram.r_n_6\,
      DOADO(0) => \ramloop[1].ram.r_n_7\,
      DOPADOP(0) => \ramloop[1].ram.r_n_8\,
      addra(2 downto 0) => addra(12 downto 10),
      clka => clka,
      douta(17 downto 0) => douta(19 downto 2),
      p_15_out(17 downto 0) => p_15_out(17 downto 0)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[1].ram.r_n_9\,
      DOADO(7) => \ramloop[1].ram.r_n_0\,
      DOADO(6) => \ramloop[1].ram.r_n_1\,
      DOADO(5) => \ramloop[1].ram.r_n_2\,
      DOADO(4) => \ramloop[1].ram.r_n_3\,
      DOADO(3) => \ramloop[1].ram.r_n_4\,
      DOADO(2) => \ramloop[1].ram.r_n_5\,
      DOADO(1) => \ramloop[1].ram.r_n_6\,
      DOADO(0) => \ramloop[1].ram.r_n_7\,
      DOPADOP(0) => \ramloop[1].ram.r_n_8\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ => \ramloop[2].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      \douta[10]\(0) => \ramloop[2].ram.r_n_8\,
      \douta[9]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[9]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[9]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[9]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[9]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[9]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[9]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[9]\(0) => \ramloop[2].ram.r_n_7\
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      ena_array(0) => ena_array(6),
      p_15_out(17 downto 0) => p_15_out(17 downto 0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[1].ram.r_n_9\,
      clka => clka,
      \douta[18]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[18]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[18]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[18]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[18]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[18]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[18]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[18]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[19]\(0) => \ramloop[4].ram.r_n_8\
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      \addra[12]\ => \ramloop[2].ram.r_n_9\,
      clka => clka,
      \douta[18]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[18]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[18]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[18]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[18]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[18]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[18]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[18]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[19]\(0) => \ramloop[5].ram.r_n_8\
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(23 downto 20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "4";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     7.14097 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "rom_pic.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "rom_pic.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 6970;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 6970;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 6970;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 6970;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "rom_pic,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "4";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.14097 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_pic.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_pic.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6970;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6970;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6970;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6970;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => B"000000000000000000000000",
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => NLW_U0_doutb_UNCONNECTED(23 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
