Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/ --output-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/ --report-file=bsf:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.qsys
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ram
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding rom [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module rom
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding i2c_ctrl [i2c_opencores 13.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding penirq [altera_avalon_pio 13.1]
Progress: Parameterizing module penirq
Progress: Adding vram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module vram
Progress: Adding trig_period [altera_avalon_pio 13.1]
Progress: Parameterizing module trig_period
Progress: Adding trig_level [altera_avalon_pio 13.1]
Progress: Parameterizing module trig_level
Progress: Adding fifo_data [altera_avalon_pio 13.1]
Progress: Parameterizing module fifo_data
Progress: Adding trig_ctrl [altera_avalon_pio 13.1]
Progress: Parameterizing module trig_ctrl
Progress: Adding fifo_full [altera_avalon_pio 13.1]
Progress: Parameterizing module fifo_full
Progress: Adding trig_delay [altera_avalon_pio 13.1]
Progress: Parameterizing module trig_delay
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_scope_sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys.penirq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys.fifo_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys.fifo_full: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/ --output-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.html --report-file=sopcinfo:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.sopcinfo --report-file=cmp:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.cmp --report-file=qip:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.qip --report-file=svd --report-file=regmap:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.regmap --report-file=debuginfo:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.qsys --language=VHDL
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ram
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding rom [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module rom
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding i2c_ctrl [i2c_opencores 13.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding penirq [altera_avalon_pio 13.1]
Progress: Parameterizing module penirq
Progress: Adding vram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module vram
Progress: Adding trig_period [altera_avalon_pio 13.1]
Progress: Parameterizing module trig_period
Progress: Adding trig_level [altera_avalon_pio 13.1]
Progress: Parameterizing module trig_level
Progress: Adding fifo_data [altera_avalon_pio 13.1]
Progress: Parameterizing module fifo_data
Progress: Adding trig_ctrl [altera_avalon_pio 13.1]
Progress: Parameterizing module trig_ctrl
Progress: Adding fifo_full [altera_avalon_pio 13.1]
Progress: Parameterizing module fifo_full
Progress: Adding trig_delay [altera_avalon_pio 13.1]
Progress: Parameterizing module trig_delay
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_scope_sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys.penirq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys.fifo_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys.fifo_full: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys: Generating sopc_scope_sys "sopc_scope_sys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 84 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 15 modules, 68 connections
Info: merlin_translator_transform: After transform: 31 modules, 132 connections
Info: merlin_domain_transform: After transform: 62 modules, 334 connections
Info: merlin_router_transform: After transform: 78 modules, 398 connections
Info: merlin_traffic_limiter_transform: After transform: 80 modules, 408 connections
Info: merlin_burst_transform: After transform: 82 modules, 416 connections
Info: merlin_network_to_switch_transform: After transform: 113 modules, 516 connections
Info: merlin_width_transform: After transform: 117 modules, 532 connections
Info: limiter_update_transform: After transform: 117 modules, 534 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 119 modules, 652 connections
Info: merlin_hierarchy_transform: After transform: 18 modules, 77 connections
Info: merlin_mm_transform: After transform: 18 modules, 77 connections
Info: merlin_interrupt_mapper_transform: After transform: 19 modules, 81 connections
Info: reset_adaptation_transform: After transform: 21 modules, 84 connections
Info: nios: Starting RTL generation for module 'sopc_scope_sys_nios'
Info: nios:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sopc_scope_sys_nios --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0001_nios_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0001_nios_gen//sopc_scope_sys_nios_processor_configuration.pl  --do_build_sim=0  ]
Info: nios: # 2014.05.30 17:09:37 (*) Starting Nios II generation
Info: nios: # 2014.05.30 17:09:37 (*)   Checking for plaintext license.
Info: nios: # 2014.05.30 17:09:38 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios: # 2014.05.30 17:09:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios: # 2014.05.30 17:09:38 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios: # 2014.05.30 17:09:38 (*)   Plaintext license not found.
Info: nios: # 2014.05.30 17:09:38 (*)   Checking for encrypted license (non-evaluation).
Info: nios: # 2014.05.30 17:09:39 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios: # 2014.05.30 17:09:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios: # 2014.05.30 17:09:39 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios: # 2014.05.30 17:09:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios: # 2014.05.30 17:09:39 (*)   Elaborating CPU configuration settings
Info: nios: # 2014.05.30 17:09:39 (*)   Creating all objects for CPU
Info: nios: # 2014.05.30 17:09:39 (*)     Testbench
Info: nios: # 2014.05.30 17:09:40 (*)     Instruction decoding
Info: nios: # 2014.05.30 17:09:40 (*)       Instruction fields
Info: nios: # 2014.05.30 17:09:40 (*)       Instruction decodes
Info: nios: # 2014.05.30 17:09:41 (*)       Signals for RTL simulation waveforms
Info: nios: # 2014.05.30 17:09:41 (*)       Instruction controls
Info: nios: # 2014.05.30 17:09:41 (*)     Pipeline frontend
Info: nios: # 2014.05.30 17:09:41 (*)     Pipeline backend
Info: nios: # 2014.05.30 17:09:45 (*)   Generating RTL from CPU objects
Info: nios: # 2014.05.30 17:09:50 (*)   Creating encrypted RTL
Info: nios: # 2014.05.30 17:09:51 (*) Done Nios II generation
Info: nios: Done RTL generation for module 'sopc_scope_sys_nios'
Info: nios: "sopc_scope_sys" instantiated altera_nios2_qsys "nios"
Info: jtag: Starting RTL generation for module 'sopc_scope_sys_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_scope_sys_jtag --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0002_jtag_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0002_jtag_gen//sopc_scope_sys_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'sopc_scope_sys_jtag'
Info: jtag: "sopc_scope_sys" instantiated altera_avalon_jtag_uart "jtag"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: ram: "sopc_scope_sys" instantiated altera_generic_tristate_controller "ram"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 9 connections
Info: No custom instruction connections, skipping transform 
Info: pin_sharer: "sopc_scope_sys" instantiated altera_tristate_conduit_pin_sharer "pin_sharer"
Info: bridge: "sopc_scope_sys" instantiated altera_tristate_conduit_bridge "bridge"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: rom: "sopc_scope_sys" instantiated altera_generic_tristate_controller "rom"
Info: pio_0: Starting RTL generation for module 'sopc_scope_sys_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_scope_sys_pio_0 --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0004_pio_0_gen//sopc_scope_sys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'sopc_scope_sys_pio_0'
Info: pio_0: "sopc_scope_sys" instantiated altera_avalon_pio "pio_0"
Info: i2c_ctrl: "sopc_scope_sys" instantiated i2c_opencores "i2c_ctrl"
Info: penirq: Starting RTL generation for module 'sopc_scope_sys_penirq'
Info: penirq:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_scope_sys_penirq --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0006_penirq_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0006_penirq_gen//sopc_scope_sys_penirq_component_configuration.pl  --do_build_sim=0  ]
Info: penirq: Done RTL generation for module 'sopc_scope_sys_penirq'
Info: penirq: "sopc_scope_sys" instantiated altera_avalon_pio "penirq"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: vram: "sopc_scope_sys" instantiated altera_generic_tristate_controller "vram"
Info: trig_period: Starting RTL generation for module 'sopc_scope_sys_trig_period'
Info: trig_period:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_scope_sys_trig_period --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0007_trig_period_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0007_trig_period_gen//sopc_scope_sys_trig_period_component_configuration.pl  --do_build_sim=0  ]
Info: trig_period: Done RTL generation for module 'sopc_scope_sys_trig_period'
Info: trig_period: "sopc_scope_sys" instantiated altera_avalon_pio "trig_period"
Info: trig_level: Starting RTL generation for module 'sopc_scope_sys_trig_level'
Info: trig_level:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_scope_sys_trig_level --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0008_trig_level_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0008_trig_level_gen//sopc_scope_sys_trig_level_component_configuration.pl  --do_build_sim=0  ]
Info: trig_level: Done RTL generation for module 'sopc_scope_sys_trig_level'
Info: trig_level: "sopc_scope_sys" instantiated altera_avalon_pio "trig_level"
Info: fifo_data: Starting RTL generation for module 'sopc_scope_sys_fifo_data'
Info: fifo_data:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_scope_sys_fifo_data --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0009_fifo_data_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0009_fifo_data_gen//sopc_scope_sys_fifo_data_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_data: Done RTL generation for module 'sopc_scope_sys_fifo_data'
Info: fifo_data: "sopc_scope_sys" instantiated altera_avalon_pio "fifo_data"
Info: trig_ctrl: Starting RTL generation for module 'sopc_scope_sys_trig_ctrl'
Info: trig_ctrl:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_scope_sys_trig_ctrl --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0010_trig_ctrl_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0010_trig_ctrl_gen//sopc_scope_sys_trig_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: trig_ctrl: Done RTL generation for module 'sopc_scope_sys_trig_ctrl'
Info: trig_ctrl: "sopc_scope_sys" instantiated altera_avalon_pio "trig_ctrl"
Info: fifo_full: Starting RTL generation for module 'sopc_scope_sys_fifo_full'
Info: fifo_full:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_scope_sys_fifo_full --dir=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0011_fifo_full_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6221_7866437330500404940.dir/0011_fifo_full_gen//sopc_scope_sys_fifo_full_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_full: Done RTL generation for module 'sopc_scope_sys_fifo_full'
Info: fifo_full: "sopc_scope_sys" instantiated altera_avalon_pio "fifo_full"
Info: pipeline_bridge_swap_transform: After transform: 104 modules, 375 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 104 modules, 375 connections
Info: mm_interconnect_0: "sopc_scope_sys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "sopc_scope_sys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sopc_scope_sys" instantiated altera_reset_controller "rst_controller"
Info: tdt: "ram" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "ram" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "ram" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "pin_sharer" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "pin_sharer" instantiated altera_merlin_std_arbitrator "arbiter"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: nios_data_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_translator_avalon_universal_master_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: sopc_scope_sys: Done "sopc_scope_sys" with 44 modules, 70 files, 1966071 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
