// and_beh_before.v
// AND gate - BEHAVIORAL style, delay before assignment

module and_beh_before (
    input a,
    input b,
    output reg y
);

    always @(a or b) begin
        #5 y = a & b;
    end

endmodule