0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Fib_Test/Fib_Test.sim/sim_1/impl/timing/xsim/testbench_time_impl.v,1651735273,verilog,,C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Fib_Test/Fib_Test.srcs/sim_1/new/testbench.v,,ALU;Adder;Adder_0;CPU;Data_Memory;EX_MEM;ID_EX;IF_ID;Inst_Memory;MEM_WB;PDU;Predict;RAM128X1D_HD1;RAM128X1D_HD10;RAM128X1D_HD11;RAM128X1D_HD12;RAM128X1D_HD13;RAM128X1D_HD14;RAM128X1D_HD15;RAM128X1D_HD16;RAM128X1D_HD17;RAM128X1D_HD18;RAM128X1D_HD19;RAM128X1D_HD2;RAM128X1D_HD20;RAM128X1D_HD21;RAM128X1D_HD22;RAM128X1D_HD23;RAM128X1D_HD24;RAM128X1D_HD25;RAM128X1D_HD26;RAM128X1D_HD27;RAM128X1D_HD28;RAM128X1D_HD29;RAM128X1D_HD3;RAM128X1D_HD30;RAM128X1D_HD31;RAM128X1D_HD32;RAM128X1D_HD33;RAM128X1D_HD34;RAM128X1D_HD35;RAM128X1D_HD36;RAM128X1D_HD37;RAM128X1D_HD38;RAM128X1D_HD39;RAM128X1D_HD4;RAM128X1D_HD40;RAM128X1D_HD41;RAM128X1D_HD42;RAM128X1D_HD43;RAM128X1D_HD44;RAM128X1D_HD45;RAM128X1D_HD46;RAM128X1D_HD47;RAM128X1D_HD48;RAM128X1D_HD49;RAM128X1D_HD5;RAM128X1D_HD50;RAM128X1D_HD51;RAM128X1D_HD52;RAM128X1D_HD53;RAM128X1D_HD54;RAM128X1D_HD55;RAM128X1D_HD56;RAM128X1D_HD57;RAM128X1D_HD58;RAM128X1D_HD59;RAM128X1D_HD6;RAM128X1D_HD60;RAM128X1D_HD61;RAM128X1D_HD62;RAM128X1D_HD63;RAM128X1D_HD7;RAM128X1D_HD8;RAM128X1D_HD9;RAM128X1D_UNIQ_BASE_;RAM256X1S_HD64;RAM256X1S_HD65;RAM256X1S_HD66;RAM256X1S_HD67;RAM256X1S_HD68;RAM256X1S_HD69;RAM256X1S_HD70;RAM256X1S_HD71;RAM256X1S_HD72;RAM256X1S_HD73;RAM256X1S_HD74;RAM256X1S_HD75;RAM256X1S_HD76;RAM256X1S_HD77;RAM256X1S_HD78;RAM256X1S_HD79;RAM256X1S_HD80;RAM256X1S_HD81;RAM256X1S_HD82;RAM256X1S_HD83;RAM256X1S_HD84;RAM256X1S_HD85;RAM256X1S_HD86;RAM256X1S_HD87;RAM256X1S_HD88;RAM256X1S_HD89;RAM256X1S_HD90;RAM256X1S_HD91;RAM256X1S_HD92;RAM256X1S_HD93;RAM256X1S_HD94;RAM256X1S_UNIQ_BASE_;Registers;Top;dist_mem_data;dist_mem_data_dist_mem_gen_v8_0_13;dist_mem_data_dist_mem_gen_v8_0_13_synth;dist_mem_data_dpram;dist_mem_inst;dist_mem_inst_dist_mem_gen_v8_0_13;dist_mem_inst_dist_mem_gen_v8_0_13_synth;dist_mem_inst_spram;glbl,,,,,,,,
C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Fib_Test/Fib_Test.srcs/sim_1/new/testbench.v,1650988781,verilog,,,,testbench,,,,,,,,
