<stg><name>RNI_Pipeline_VITIS_LOOP_197_1</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_13

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_stream_V_dest_V, i5 %out_stream_V_id_V, i1 %out_stream_V_last_V, i2 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %in_pkts_dest_3_1_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_3_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_dest_3_1_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %in_pkts_id_3_1_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_3_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_id_3_1_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %in_pkts_last_3_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_3_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_last_3_1_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %in_pkts_user_3_1_reload_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_3_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_user_3_1_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %in_pkts_strb_3_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_3_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_strb_3_1_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %in_pkts_keep_3_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_3_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_keep_3_1_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:9 %in_pkts_dest_0_1_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_dest_0_1_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %in_pkts_id_0_1_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_id_0_1_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %in_pkts_last_0_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_last_0_1_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %in_pkts_user_0_1_reload_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_user_0_1_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %in_pkts_strb_0_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_strb_0_1_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:14 %in_pkts_keep_0_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_1_reload

]]></Node>
<StgValue><ssdm name="in_pkts_keep_0_1_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i8 0, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.body.i89

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i89:0 %i = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i89:8 %icmp_ln197 = icmp_eq  i8 %i, i8 243

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i89:9 %add_ln197 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i89:10 %br_ln197 = br i1 %icmp_ln197, void %for.body.i89.split, void %_Z22output_stream_dispatchRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_S7_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.body.i89.split:0 %i_1_cast = zext i8 %i

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i89.split:1 %speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 243, i64 243, i64 243

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln197"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i89.split:2 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89.split:3 %out_pkts_keep_addr_1 = getelementptr i4 %out_pkts_keep, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="out_pkts_keep_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89.split:4 %out_pkts_strb_addr_1 = getelementptr i4 %out_pkts_strb, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="out_pkts_strb_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89.split:5 %out_pkts_user_addr_1 = getelementptr i2 %out_pkts_user, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="out_pkts_user_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89.split:6 %out_pkts_last_addr_1 = getelementptr i1 %out_pkts_last, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="out_pkts_last_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89.split:7 %out_pkts_id_addr_1 = getelementptr i5 %out_pkts_id, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="out_pkts_id_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89.split:8 %out_pkts_dest_addr_1 = getelementptr i6 %out_pkts_dest, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="out_pkts_dest_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.i89.split:9 %store_ln199 = store i4 %in_pkts_keep_0_1_reload_read, i8 %out_pkts_keep_addr_1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.i89.split:10 %store_ln199 = store i4 %in_pkts_strb_0_1_reload_read, i8 %out_pkts_strb_addr_1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.body.i89.split:11 %store_ln199 = store i2 %in_pkts_user_0_1_reload_read, i8 %out_pkts_user_addr_1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="8">
<![CDATA[
for.body.i89.split:12 %store_ln199 = store i1 %in_pkts_last_0_1_reload_read, i8 %out_pkts_last_addr_1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="5" op_1_bw="8">
<![CDATA[
for.body.i89.split:13 %store_ln199 = store i5 %in_pkts_id_0_1_reload_read, i8 %out_pkts_id_addr_1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="6" op_1_bw="8">
<![CDATA[
for.body.i89.split:14 %store_ln199 = store i6 %in_pkts_dest_0_1_reload_read, i8 %out_pkts_dest_addr_1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i89.split:15 %icmp_ln200 = icmp_eq  i8 %i, i8 242

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i89.split:16 %br_ln200 = br i1 %icmp_ln200, void %for.inc.i98, void %if.then.i90

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89:1 %out_pkts_dest_addr = getelementptr i6 %out_pkts_dest, i64 0, i64 242

]]></Node>
<StgValue><ssdm name="out_pkts_dest_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89:2 %out_pkts_id_addr = getelementptr i5 %out_pkts_id, i64 0, i64 242

]]></Node>
<StgValue><ssdm name="out_pkts_id_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89:3 %out_pkts_last_addr = getelementptr i1 %out_pkts_last, i64 0, i64 242

]]></Node>
<StgValue><ssdm name="out_pkts_last_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89:4 %out_pkts_user_addr = getelementptr i2 %out_pkts_user, i64 0, i64 242

]]></Node>
<StgValue><ssdm name="out_pkts_user_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89:5 %out_pkts_strb_addr = getelementptr i4 %out_pkts_strb, i64 0, i64 242

]]></Node>
<StgValue><ssdm name="out_pkts_strb_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i89:6 %out_pkts_keep_addr = getelementptr i4 %out_pkts_keep, i64 0, i64 242

]]></Node>
<StgValue><ssdm name="out_pkts_keep_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i89:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i90:0 %store_ln202 = store i4 %in_pkts_keep_3_1_reload_read, i8 %out_pkts_keep_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="4" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i90:1 %store_ln202 = store i4 %in_pkts_strb_3_1_reload_read, i8 %out_pkts_strb_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="2" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i90:2 %store_ln202 = store i2 %in_pkts_user_3_1_reload_read, i8 %out_pkts_user_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i90:3 %store_ln202 = store i1 %in_pkts_last_3_1_reload_read, i8 %out_pkts_last_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="5" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i90:4 %store_ln202 = store i5 %in_pkts_id_3_1_reload_read, i8 %out_pkts_id_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="6" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i90:5 %store_ln202 = store i6 %in_pkts_dest_3_1_reload_read, i8 %out_pkts_dest_addr

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
if.then.i90:6 %br_ln203 = br void %for.inc.i98

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i98:10 %store_ln197 = store i8 %add_ln197, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
_Z22output_stream_dispatchRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_S7_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i98:0 %NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i98:1 %out_pkts_data = load i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="out_pkts_data"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:3 %out_pkts_keep_load = load i8 %out_pkts_keep_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_keep_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:4 %out_pkts_strb_load = load i8 %out_pkts_strb_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_strb_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:5 %out_pkts_user_load = load i8 %out_pkts_user_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_user_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:6 %out_pkts_last_load = load i8 %out_pkts_last_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_last_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:7 %out_pkts_id_load = load i8 %out_pkts_id_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_id_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:8 %out_pkts_dest_load = load i8 %out_pkts_dest_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_dest_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i98:1 %out_pkts_data = load i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="out_pkts_data"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i98:2 %sext_ln204 = sext i16 %out_pkts_data

]]></Node>
<StgValue><ssdm name="sext_ln204"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:3 %out_pkts_keep_load = load i8 %out_pkts_keep_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_keep_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:4 %out_pkts_strb_load = load i8 %out_pkts_strb_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_strb_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:5 %out_pkts_user_load = load i8 %out_pkts_user_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_user_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:6 %out_pkts_last_load = load i8 %out_pkts_last_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_last_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:7 %out_pkts_id_load = load i8 %out_pkts_id_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_id_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:8 %out_pkts_dest_load = load i8 %out_pkts_dest_addr_1

]]></Node>
<StgValue><ssdm name="out_pkts_dest_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
for.inc.i98:9 %write_ln205 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %sext_ln204, i4 %out_pkts_keep_load, i4 %out_pkts_strb_load, i2 %out_pkts_user_load, i1 %out_pkts_last_load, i5 %out_pkts_id_load, i6 %out_pkts_dest_load

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i98:11 %br_ln197 = br void %for.body.i89

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
