

================================================================
== Vivado HLS Report for 'mpc_AND_2'
================================================================
* Date:           Thu May 14 18:42:17 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.114 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.120 us | 0.120 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          -|          -|     3|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     324|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|     102|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      77|    -|
|Register         |        -|      -|     118|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|     118|     503|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |crypto_sign_mux_3VhK_U94  |crypto_sign_mux_3VhK  |        0|      0|  0|  17|    0|
    |crypto_sign_mux_3VhK_U95  |crypto_sign_mux_3VhK  |        0|      0|  0|  17|    0|
    |crypto_sign_mux_3VhK_U96  |crypto_sign_mux_3VhK  |        0|      0|  0|  17|    0|
    |crypto_sign_mux_3VhK_U97  |crypto_sign_mux_3VhK  |        0|      0|  0|  17|    0|
    |crypto_sign_mux_3VhK_U98  |crypto_sign_mux_3VhK  |        0|      0|  0|  17|    0|
    |crypto_sign_mux_3VhK_U99  |crypto_sign_mux_3VhK  |        0|      0|  0|  17|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0| 102|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |crypto_sign_mac_mWhU_U100  |crypto_sign_mac_mWhU  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln1349_fu_575_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln54_1_fu_297_p2       |     +    |      0|  0|  17|           9|          10|
    |add_ln54_fu_287_p2         |     +    |      0|  0|  17|           8|          10|
    |add_ln66_fu_398_p2         |     +    |      0|  0|  19|          12|          12|
    |i_fu_388_p2                |     +    |      0|  0|  10|           2|           1|
    |sub_ln66_fu_337_p2         |     -    |      0|  0|  18|          11|          11|
    |and_ln1343_1_fu_473_p2     |    and   |      0|  0|   8|           8|           8|
    |and_ln1343_2_fu_479_p2     |    and   |      0|  0|   8|           8|           8|
    |and_ln1343_fu_449_p2       |    and   |      0|  0|   8|           8|           8|
    |and_ln66_fu_629_p2         |    and   |      0|  0|   8|           8|           8|
    |icmp_ln1342_fu_382_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln1343_fu_420_p2      |   icmp   |      0|  0|   8|           2|           2|
    |grp_fu_228_p2              |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_6_fu_358_p2      |   lshr   |      0|  0|  19|           8|           8|
    |views_communicatedBi_d0    |    or    |      0|  0|   8|           8|           8|
    |select_ln1343_fu_432_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln1350_1_fu_587_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln1350_2_fu_594_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln1350_fu_580_p3    |  select  |      0|  0|   8|           1|           8|
    |shl_ln66_6_fu_625_p2       |    shl   |      0|  0|  19|           8|           8|
    |shl_ln66_fu_371_p2         |    shl   |      0|  0|  19|           1|           8|
    |xor_ln1343_1_fu_509_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1343_2_fu_515_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1343_3_fu_426_p2     |    xor   |      0|  0|   3|           2|           3|
    |xor_ln1343_4_fu_521_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1343_fu_503_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln54_fu_307_p2         |    xor   |      0|  0|   3|           3|           2|
    |xor_ln66_fu_376_p2         |    xor   |      0|  0|   8|           8|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 324|         192|         186|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  38|          7|    1|          7|
    |grp_fu_228_p1       |  15|          3|    8|         24|
    |i_0_reg_217         |   9|          2|    2|          4|
    |rand_tape_address0  |  15|          3|    9|         27|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  77|         15|   20|         62|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |i_0_reg_217                     |   2|   0|    2|          0|
    |i_reg_819                       |   2|   0|    2|          0|
    |out5_02_fu_94                   |   8|   0|    8|          0|
    |out6_01_fu_82                   |   8|   0|    8|          0|
    |out_03_fu_98                    |   8|   0|    8|          0|
    |r_0_reg_732                     |   1|   0|    1|          0|
    |sext_ln66_reg_788               |  12|   0|   12|          0|
    |trunc_ln54_reg_709              |   3|   0|    3|          0|
    |views_communicatedBi_3_reg_824  |  16|   0|   16|          0|
    |write_flag3_0_fu_102            |   1|   0|    1|          0|
    |write_flag6_0_fu_90             |   1|   0|    1|          0|
    |write_flag_0_fu_86              |   1|   0|    1|          0|
    |xor_ln1343_4_reg_829            |   8|   0|    8|          0|
    |xor_ln66_reg_811                |   8|   0|    8|          0|
    |zext_ln54_11_reg_724            |   3|   0|    8|          5|
    |zext_ln54_12_reg_793            |   1|   0|    8|          7|
    |zext_ln54_13_reg_799            |   1|   0|    8|          7|
    |zext_ln54_14_reg_805            |   1|   0|    8|          7|
    |zext_ln54_cast1_reg_693         |  17|   0|   17|          0|
    |zext_ln54_cast_reg_698          |  10|   0|   10|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 118|   0|  144|         26|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_done                        | out |    1| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_return_0                    | out |   32| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_return_1                    | out |    8| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_return_2                    | out |    8| ap_ctrl_hs |           mpc_AND_2           | return value |
|ap_return_3                    | out |    8| ap_ctrl_hs |           mpc_AND_2           | return value |
|in1_0_read                     |  in |    8|   ap_none  |           in1_0_read          |    scalar    |
|in1_1_read                     |  in |    8|   ap_none  |           in1_1_read          |    scalar    |
|in1_2_read                     |  in |    8|   ap_none  |           in1_2_read          |    scalar    |
|in2_0_read                     |  in |    8|   ap_none  |           in2_0_read          |    scalar    |
|in2_1_read                     |  in |    8|   ap_none  |           in2_1_read          |    scalar    |
|in2_2_read                     |  in |    8|   ap_none  |           in2_2_read          |    scalar    |
|out_0_read                     |  in |    8|   ap_none  |           out_0_read          |    scalar    |
|out_1_read                     |  in |    8|   ap_none  |           out_1_read          |    scalar    |
|out_2_read                     |  in |    8|   ap_none  |           out_2_read          |    scalar    |
|rand_tape_address0             | out |    9|  ap_memory |           rand_tape           |     array    |
|rand_tape_ce0                  | out |    1|  ap_memory |           rand_tape           |     array    |
|rand_tape_q0                   |  in |    8|  ap_memory |           rand_tape           |     array    |
|rand_tape_address1             | out |    9|  ap_memory |           rand_tape           |     array    |
|rand_tape_ce1                  | out |    1|  ap_memory |           rand_tape           |     array    |
|rand_tape_q1                   |  in |    8|  ap_memory |           rand_tape           |     array    |
|rand_pos_read                  |  in |   32|   ap_none  |         rand_pos_read         |    scalar    |
|views_communicatedBi_address0  | out |   16|  ap_memory |      views_communicatedBi     |     array    |
|views_communicatedBi_ce0       | out |    1|  ap_memory |      views_communicatedBi     |     array    |
|views_communicatedBi_we0       | out |    1|  ap_memory |      views_communicatedBi     |     array    |
|views_communicatedBi_d0        | out |    8|  ap_memory |      views_communicatedBi     |     array    |
|views_communicatedBi_q0        |  in |    8|  ap_memory |      views_communicatedBi     |     array    |
|views_communicatedBits_offset  |  in |    8|   ap_none  | views_communicatedBits_offset |    scalar    |
+-------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out6_01 = alloca i8"   --->   Operation 7 'alloca' 'out6_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i1"   --->   Operation 8 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i1"   --->   Operation 9 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out5_02 = alloca i8"   --->   Operation 10 'alloca' 'out5_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_03 = alloca i8"   --->   Operation 11 'alloca' 'out_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i1"   --->   Operation 12 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rand_pos_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rand_pos_read)"   --->   Operation 13 'read' 'rand_pos_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %rand_pos_read_1, i32 3, i32 31)" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i29 %lshr_ln to i64" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 15 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln54_cast1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_pos_read_1, i32 3, i32 19)" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 16 'partselect' 'zext_ln54_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln54_cast = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %rand_pos_read_1, i32 3, i32 12)" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 17 'partselect' 'zext_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rand_tape_addr = getelementptr [498 x i8]* %rand_tape, i64 0, i64 %zext_ln54" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 18 'getelementptr' 'rand_tape_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.77ns)   --->   "%rand_tape_load = load i8* %rand_tape_addr, align 1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 19 'load' 'rand_tape_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %rand_pos_read_1 to i3" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 20 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.35ns)   --->   "store i1 false, i1* %write_flag3_0" [picnic_impl.c:1342]   --->   Operation 21 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "store i1 false, i1* %write_flag6_0" [picnic_impl.c:1342]   --->   Operation 22 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "store i1 false, i1* %write_flag_0" [picnic_impl.c:1342]   --->   Operation 23 'store' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 24 [1/1] (1.74ns)   --->   "%add_ln54 = add i10 166, %zext_ln54_cast" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 24 'add' 'add_ln54' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i10 %add_ln54 to i64" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 25 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rand_tape_addr_1 = getelementptr [498 x i8]* %rand_tape, i64 0, i64 %sext_ln54" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 26 'getelementptr' 'rand_tape_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.74ns)   --->   "%add_ln54_1 = add i10 332, %zext_ln54_cast" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 27 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i10 %add_ln54_1 to i64" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 28 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rand_tape_addr_2 = getelementptr [498 x i8]* %rand_tape, i64 0, i64 %sext_ln54_1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 29 'getelementptr' 'rand_tape_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (2.77ns)   --->   "%rand_tape_load = load i8* %rand_tape_addr, align 1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 30 'load' 'rand_tape_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.80ns)   --->   "%xor_ln54 = xor i3 %trunc_ln54, -1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 31 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 32 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.42ns)   --->   "%lshr_ln54 = lshr i8 %rand_tape_load, %zext_ln54_11" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 33 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_0 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 34 'trunc' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.77ns)   --->   "%rand_tape_load_1 = load i8* %rand_tape_addr_1, align 1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 35 'load' 'rand_tape_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [2/2] (2.77ns)   --->   "%rand_tape_load_2 = load i8* %rand_tape_addr_2, align 1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 36 'load' 'rand_tape_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%views_communicatedBi_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %views_communicatedBits_offset)"   --->   Operation 37 'read' 'views_communicatedBi_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %out_2_read)"   --->   Operation 38 'read' 'out_2_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%out_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %out_1_read)"   --->   Operation 39 'read' 'out_1_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%out_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %out_0_read)"   --->   Operation 40 'read' 'out_0_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in2_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in2_2_read)"   --->   Operation 41 'read' 'in2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in2_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in2_1_read)"   --->   Operation 42 'read' 'in2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%in2_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in2_0_read)"   --->   Operation 43 'read' 'in2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%in1_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in1_2_read)"   --->   Operation 44 'read' 'in1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%in1_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in1_1_read)"   --->   Operation 45 'read' 'in1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in1_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in1_0_read)"   --->   Operation 46 'read' 'in1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i8 %views_communicatedBi_2 to i11" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 47 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %views_communicatedBi_2, i2 0)" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 48 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln66_36 = zext i10 %tmp_18 to i11" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 49 'zext' 'zext_ln66_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.74ns)   --->   "%sub_ln66 = sub i11 %zext_ln66_36, %zext_ln66" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 50 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i11 %sub_ln66 to i12" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 51 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i1 %r_0 to i8" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 52 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (2.77ns)   --->   "%rand_tape_load_1 = load i8* %rand_tape_addr_1, align 1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 53 'load' 'rand_tape_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/1] (2.42ns)   --->   "%lshr_ln54_5 = lshr i8 %rand_tape_load_1, %zext_ln54_11" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 54 'lshr' 'lshr_ln54_5' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%r_1 = trunc i8 %lshr_ln54_5 to i1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 55 'trunc' 'r_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i1 %r_1 to i8" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 56 'zext' 'zext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (2.77ns)   --->   "%rand_tape_load_2 = load i8* %rand_tape_addr_2, align 1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 57 'load' 'rand_tape_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/1] (2.42ns)   --->   "%lshr_ln54_6 = lshr i8 %rand_tape_load_2, %zext_ln54_11" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 58 'lshr' 'lshr_ln54_6' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%r_2 = trunc i8 %lshr_ln54_6 to i1" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 59 'trunc' 'r_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i1 %r_2 to i8" [picnic_impl.c:54->picnic_impl.c:1340]   --->   Operation 60 'zext' 'zext_ln54_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln54_11" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 61 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.68ns) (out node of the LUT)   --->   "%xor_ln66 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 62 'xor' 'xor_ln66' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:1342]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 8.11>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %branch0 ]"   --->   Operation 64 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.79ns)   --->   "%icmp_ln1342 = icmp eq i2 %i_0, -1" [picnic_impl.c:1342]   --->   Operation 65 'icmp' 'icmp_ln1342' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.20ns)   --->   "%i = add i2 %i_0, 1" [picnic_impl.c:1343]   --->   Operation 67 'add' 'i' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1342, label %3, label %2" [picnic_impl.c:1342]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln66_37 = zext i2 %i_0 to i12" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 69 'zext' 'zext_ln66_37' <Predicate = (!icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.76ns)   --->   "%add_ln66 = add i12 %zext_ln66_37, %sext_ln66" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 70 'add' 'add_ln66' <Predicate = (!icmp_ln1342)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i12 %add_ln66 to i17" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 71 'sext' 'sext_ln66_1' <Predicate = (!icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.82ns) (grouped into DSP with root node add_ln66_1)   --->   "%mul_ln66 = mul i17 %sext_ln66_1, 75" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 72 'mul' 'mul_ln66' <Predicate = (!icmp_ln1342)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln66_1 = add i17 %zext_ln54_cast1, %mul_ln66" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 73 'add' 'add_ln66_1' <Predicate = (!icmp_ln1342)> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i17 %add_ln66_1 to i64" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 74 'sext' 'sext_ln66_2' <Predicate = (!icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%views_communicatedBi_3 = getelementptr [49275 x i8]* %views_communicatedBi, i64 0, i64 %sext_ln66_2" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 75 'getelementptr' 'views_communicatedBi_3' <Predicate = (!icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.37ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %in1_0_read_1, i8 %in1_1_read_1, i8 %in1_2_read_1, i2 %i_0)" [picnic_impl.c:1343]   --->   Operation 76 'mux' 'tmp' <Predicate = (!icmp_ln1342)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.79ns)   --->   "%icmp_ln1343 = icmp ne i2 %i, -1" [picnic_impl.c:1343]   --->   Operation 77 'icmp' 'icmp_ln1343' <Predicate = (!icmp_ln1342)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln1343)   --->   "%xor_ln1343_3 = xor i2 %i_0, -2" [picnic_impl.c:1343]   --->   Operation 78 'xor' 'xor_ln1343_3' <Predicate = (!icmp_ln1342)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln1343 = select i1 %icmp_ln1343, i2 %i, i2 %xor_ln1343_3" [picnic_impl.c:1343]   --->   Operation 79 'select' 'select_ln1343' <Predicate = (!icmp_ln1342)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.37ns)   --->   "%tmp_s = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %in2_0_read_1, i8 %in2_1_read_1, i8 %in2_2_read_1, i2 %select_ln1343)" [picnic_impl.c:1343]   --->   Operation 80 'mux' 'tmp_s' <Predicate = (!icmp_ln1342)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1343_2)   --->   "%and_ln1343 = and i8 %tmp_s, %tmp" [picnic_impl.c:1343]   --->   Operation 81 'and' 'and_ln1343' <Predicate = (!icmp_ln1342)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.37ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %in1_0_read_1, i8 %in1_1_read_1, i8 %in1_2_read_1, i2 %select_ln1343)" [picnic_impl.c:1343]   --->   Operation 82 'mux' 'tmp_1' <Predicate = (!icmp_ln1342)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.37ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %in2_0_read_1, i8 %in2_1_read_1, i8 %in2_2_read_1, i2 %i_0)" [picnic_impl.c:1343]   --->   Operation 83 'mux' 'tmp_2' <Predicate = (!icmp_ln1342)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1343_2)   --->   "%and_ln1343_1 = and i8 %tmp_2, %tmp_1" [picnic_impl.c:1343]   --->   Operation 84 'and' 'and_ln1343_1' <Predicate = (!icmp_ln1342)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1343_4)   --->   "%and_ln1343_2 = and i8 %tmp_2, %tmp" [picnic_impl.c:1343]   --->   Operation 85 'and' 'and_ln1343_2' <Predicate = (!icmp_ln1342)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.37ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %zext_ln54_12, i8 %zext_ln54_13, i8 %zext_ln54_14, i2 %i_0)" [picnic_impl.c:1343]   --->   Operation 86 'mux' 'tmp_3' <Predicate = (!icmp_ln1342)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.37ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %zext_ln54_12, i8 %zext_ln54_13, i8 %zext_ln54_14, i2 %select_ln1343)" [picnic_impl.c:1343]   --->   Operation 87 'mux' 'tmp_4' <Predicate = (!icmp_ln1342)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1343_4)   --->   "%xor_ln1343 = xor i8 %and_ln1343_2, %tmp_3" [picnic_impl.c:1343]   --->   Operation 88 'xor' 'xor_ln1343' <Predicate = (!icmp_ln1342)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1343_2)   --->   "%xor_ln1343_1 = xor i8 %and_ln1343_1, %tmp_4" [picnic_impl.c:1343]   --->   Operation 89 'xor' 'xor_ln1343_1' <Predicate = (!icmp_ln1342)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln1343_2 = xor i8 %xor_ln1343_1, %and_ln1343" [picnic_impl.c:1343]   --->   Operation 90 'xor' 'xor_ln1343_2' <Predicate = (!icmp_ln1342)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln1343_4 = xor i8 %xor_ln1343_2, %xor_ln1343" [picnic_impl.c:1343]   --->   Operation 91 'xor' 'xor_ln1343_4' <Predicate = (!icmp_ln1342)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.00ns)   --->   "switch i2 %i_0, label %branch2 [
    i2 0, label %.branch0_crit_edge
    i2 1, label %branch1
  ]" [picnic_impl.c:1343]   --->   Operation 92 'switch' <Predicate = (!icmp_ln1342)> <Delay = 1.00>
ST_4 : Operation 93 [1/1] (1.35ns)   --->   "store i1 true, i1* %write_flag3_0" [picnic_impl.c:1343]   --->   Operation 93 'store' <Predicate = (!icmp_ln1342 & i_0 == 1)> <Delay = 1.35>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "store i8 %xor_ln1343_4, i8* %out5_02" [picnic_impl.c:1343]   --->   Operation 94 'store' <Predicate = (!icmp_ln1342 & i_0 == 1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br label %branch0" [picnic_impl.c:1343]   --->   Operation 95 'br' <Predicate = (!icmp_ln1342 & i_0 == 1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %xor_ln1343_4, i8* %out_03" [picnic_impl.c:1343]   --->   Operation 96 'store' <Predicate = (!icmp_ln1342 & i_0 == 0)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.35ns)   --->   "store i1 true, i1* %write_flag_0" [picnic_impl.c:1343]   --->   Operation 97 'store' <Predicate = (!icmp_ln1342 & i_0 == 0)> <Delay = 1.35>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %branch0" [picnic_impl.c:1343]   --->   Operation 98 'br' <Predicate = (!icmp_ln1342 & i_0 == 0)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.35ns)   --->   "store i1 true, i1* %write_flag6_0" [picnic_impl.c:1343]   --->   Operation 99 'store' <Predicate = (!icmp_ln1342 & i_0 != 0 & i_0 != 1)> <Delay = 1.35>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "store i8 %xor_ln1343_4, i8* %out6_01" [picnic_impl.c:1343]   --->   Operation 100 'store' <Predicate = (!icmp_ln1342 & i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %branch0" [picnic_impl.c:1343]   --->   Operation 101 'br' <Predicate = (!icmp_ln1342 & i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%out6_01_load = load i8* %out6_01" [picnic_impl.c:1350]   --->   Operation 102 'load' 'out6_01_load' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1* %write_flag_0" [picnic_impl.c:1350]   --->   Operation 103 'load' 'write_flag_0_load' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1* %write_flag6_0" [picnic_impl.c:1350]   --->   Operation 104 'load' 'write_flag6_0_load' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%out5_02_load = load i8* %out5_02" [picnic_impl.c:1350]   --->   Operation 105 'load' 'out5_02_load' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%out_03_load = load i8* %out_03" [picnic_impl.c:1350]   --->   Operation 106 'load' 'out_03_load' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1* %write_flag3_0" [picnic_impl.c:1350]   --->   Operation 107 'load' 'write_flag3_0_load' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.18ns)   --->   "%add_ln1349 = add i32 %rand_pos_read_1, 1" [picnic_impl.c:1349]   --->   Operation 108 'add' 'add_ln1349' <Predicate = (icmp_ln1342)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.07ns)   --->   "%select_ln1350 = select i1 %write_flag_0_load, i8 %out_03_load, i8 %out_0_read_1" [picnic_impl.c:1350]   --->   Operation 109 'select' 'select_ln1350' <Predicate = (icmp_ln1342)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.07ns)   --->   "%select_ln1350_1 = select i1 %write_flag3_0_load, i8 %out5_02_load, i8 %out_1_read_1" [picnic_impl.c:1350]   --->   Operation 110 'select' 'select_ln1350_1' <Predicate = (icmp_ln1342)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.07ns)   --->   "%select_ln1350_2 = select i1 %write_flag6_0_load, i8 %out6_01_load, i8 %out_2_read_1" [picnic_impl.c:1350]   --->   Operation 111 'select' 'select_ln1350_2' <Predicate = (icmp_ln1342)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i8, i8, i8 } undef, i32 %add_ln1349, 0" [picnic_impl.c:1350]   --->   Operation 112 'insertvalue' 'mrv' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i8, i8, i8 } %mrv, i8 %select_ln1350, 1" [picnic_impl.c:1350]   --->   Operation 113 'insertvalue' 'mrv_1' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i8, i8, i8 } %mrv_1, i8 %select_ln1350_1, 2" [picnic_impl.c:1350]   --->   Operation 114 'insertvalue' 'mrv_2' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i8, i8, i8 } %mrv_2, i8 %select_ln1350_2, 3" [picnic_impl.c:1350]   --->   Operation 115 'insertvalue' 'mrv_3' <Predicate = (icmp_ln1342)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "ret { i32, i8, i8, i8 } %mrv_3" [picnic_impl.c:1350]   --->   Operation 116 'ret' <Predicate = (icmp_ln1342)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 117 [2/2] (2.77ns)   --->   "%views_communicatedBi_4 = load i8* %views_communicatedBi_3, align 1" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 117 'load' 'views_communicatedBi_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 7.96>
ST_6 : Operation 118 [1/2] (2.77ns)   --->   "%views_communicatedBi_4 = load i8* %views_communicatedBi_3, align 1" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 118 'load' 'views_communicatedBi_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66_6 = shl i8 %xor_ln1343_4, %zext_ln54_11" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 119 'shl' 'shl_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %views_communicatedBi_4, %xor_ln66" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 120 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (2.42ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_6" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 121 'or' 'or_ln66' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (2.77ns)   --->   "store i8 %or_ln66, i8* %views_communicatedBi_3, align 1" [picnic_impl.c:66->picnic_impl.c:1346]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:1342]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rand_tape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rand_pos_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ views_communicatedBi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ views_communicatedBits_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out6_01                (alloca           ) [ 0011111]
write_flag_0           (alloca           ) [ 0111111]
write_flag6_0          (alloca           ) [ 0111111]
out5_02                (alloca           ) [ 0011111]
out_03                 (alloca           ) [ 0011111]
write_flag3_0          (alloca           ) [ 0111111]
rand_pos_read_1        (read             ) [ 0011111]
lshr_ln                (partselect       ) [ 0000000]
zext_ln54              (zext             ) [ 0000000]
zext_ln54_cast1        (partselect       ) [ 0011111]
zext_ln54_cast         (partselect       ) [ 0010000]
rand_tape_addr         (getelementptr    ) [ 0010000]
trunc_ln54             (trunc            ) [ 0010000]
store_ln1342           (store            ) [ 0000000]
store_ln1342           (store            ) [ 0000000]
store_ln1342           (store            ) [ 0000000]
add_ln54               (add              ) [ 0000000]
sext_ln54              (sext             ) [ 0000000]
rand_tape_addr_1       (getelementptr    ) [ 0001000]
add_ln54_1             (add              ) [ 0000000]
sext_ln54_1            (sext             ) [ 0000000]
rand_tape_addr_2       (getelementptr    ) [ 0001000]
rand_tape_load         (load             ) [ 0000000]
xor_ln54               (xor              ) [ 0000000]
zext_ln54_11           (zext             ) [ 0001111]
lshr_ln54              (lshr             ) [ 0000000]
r_0                    (trunc            ) [ 0001000]
views_communicatedBi_2 (read             ) [ 0000000]
out_2_read_1           (read             ) [ 0000111]
out_1_read_1           (read             ) [ 0000111]
out_0_read_1           (read             ) [ 0000111]
in2_2_read_1           (read             ) [ 0000111]
in2_1_read_1           (read             ) [ 0000111]
in2_0_read_1           (read             ) [ 0000111]
in1_2_read_1           (read             ) [ 0000111]
in1_1_read_1           (read             ) [ 0000111]
in1_0_read_1           (read             ) [ 0000111]
zext_ln66              (zext             ) [ 0000000]
tmp_18                 (bitconcatenate   ) [ 0000000]
zext_ln66_36           (zext             ) [ 0000000]
sub_ln66               (sub              ) [ 0000000]
sext_ln66              (sext             ) [ 0000111]
zext_ln54_12           (zext             ) [ 0000111]
rand_tape_load_1       (load             ) [ 0000000]
lshr_ln54_5            (lshr             ) [ 0000000]
r_1                    (trunc            ) [ 0000000]
zext_ln54_13           (zext             ) [ 0000111]
rand_tape_load_2       (load             ) [ 0000000]
lshr_ln54_6            (lshr             ) [ 0000000]
r_2                    (trunc            ) [ 0000000]
zext_ln54_14           (zext             ) [ 0000111]
shl_ln66               (shl              ) [ 0000000]
xor_ln66               (xor              ) [ 0000111]
br_ln1342              (br               ) [ 0001111]
i_0                    (phi              ) [ 0000111]
icmp_ln1342            (icmp             ) [ 0000111]
empty                  (speclooptripcount) [ 0000000]
i                      (add              ) [ 0001111]
br_ln1342              (br               ) [ 0000000]
zext_ln66_37           (zext             ) [ 0000000]
add_ln66               (add              ) [ 0000000]
sext_ln66_1            (sext             ) [ 0000000]
mul_ln66               (mul              ) [ 0000000]
add_ln66_1             (add              ) [ 0000000]
sext_ln66_2            (sext             ) [ 0000000]
views_communicatedBi_3 (getelementptr    ) [ 0000011]
tmp                    (mux              ) [ 0000000]
icmp_ln1343            (icmp             ) [ 0000000]
xor_ln1343_3           (xor              ) [ 0000000]
select_ln1343          (select           ) [ 0000000]
tmp_s                  (mux              ) [ 0000000]
and_ln1343             (and              ) [ 0000000]
tmp_1                  (mux              ) [ 0000000]
tmp_2                  (mux              ) [ 0000000]
and_ln1343_1           (and              ) [ 0000000]
and_ln1343_2           (and              ) [ 0000000]
tmp_3                  (mux              ) [ 0000000]
tmp_4                  (mux              ) [ 0000000]
xor_ln1343             (xor              ) [ 0000000]
xor_ln1343_1           (xor              ) [ 0000000]
xor_ln1343_2           (xor              ) [ 0000000]
xor_ln1343_4           (xor              ) [ 0000011]
switch_ln1343          (switch           ) [ 0000000]
store_ln1343           (store            ) [ 0000000]
store_ln1343           (store            ) [ 0000000]
br_ln1343              (br               ) [ 0000000]
store_ln1343           (store            ) [ 0000000]
store_ln1343           (store            ) [ 0000000]
br_ln1343              (br               ) [ 0000000]
store_ln1343           (store            ) [ 0000000]
store_ln1343           (store            ) [ 0000000]
br_ln1343              (br               ) [ 0000000]
out6_01_load           (load             ) [ 0000000]
write_flag_0_load      (load             ) [ 0000000]
write_flag6_0_load     (load             ) [ 0000000]
out5_02_load           (load             ) [ 0000000]
out_03_load            (load             ) [ 0000000]
write_flag3_0_load     (load             ) [ 0000000]
add_ln1349             (add              ) [ 0000000]
select_ln1350          (select           ) [ 0000000]
select_ln1350_1        (select           ) [ 0000000]
select_ln1350_2        (select           ) [ 0000000]
mrv                    (insertvalue      ) [ 0000000]
mrv_1                  (insertvalue      ) [ 0000000]
mrv_2                  (insertvalue      ) [ 0000000]
mrv_3                  (insertvalue      ) [ 0000000]
ret_ln1350             (ret              ) [ 0000000]
views_communicatedBi_4 (load             ) [ 0000000]
shl_ln66_6             (shl              ) [ 0000000]
and_ln66               (and              ) [ 0000000]
or_ln66                (or               ) [ 0000000]
store_ln66             (store            ) [ 0000000]
br_ln1342              (br               ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in1_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in2_0_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_0_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2_1_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_1_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in2_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_2_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rand_tape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_tape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rand_pos_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_pos_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="views_communicatedBi">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="views_communicatedBi"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="views_communicatedBits_offset">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="views_communicatedBits_offset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="out6_01_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out6_01/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_flag_0_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_flag6_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="out5_02_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out5_02/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="out_03_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_03/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_flag3_0_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="rand_pos_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rand_pos_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="views_communicatedBi_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="views_communicatedBi_2/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_2_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_2_read_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_1_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_1_read_1/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_0_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_0_read_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in2_2_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_2_read_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in2_1_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_1_read_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in2_0_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_0_read_1/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="in1_2_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_2_read_1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="in1_1_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_1_read_1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="in1_0_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_0_read_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="rand_tape_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="29" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rand_tape_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
<pin id="203" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rand_tape_load/1 rand_tape_load_1/2 rand_tape_load_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="rand_tape_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rand_tape_addr_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="rand_tape_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rand_tape_addr_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="views_communicatedBi_3_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="17" slack="0"/>
<pin id="209" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="views_communicatedBi_3/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="views_communicatedBi_4/5 store_ln66/6 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54/2 lshr_ln54_5/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="lshr_ln_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="29" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln54_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="29" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln54_cast1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="17" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="0" index="3" bw="6" slack="0"/>
<pin id="253" dir="1" index="4" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln54_cast1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln54_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln54_cast/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln54_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln1342_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1342/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln1342_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1342/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln1342_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1342/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln54_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="1"/>
<pin id="290" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln54_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln54_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="1"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln54_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln54_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln54_11_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_11/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="r_0_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln66_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_18_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln66_36_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_36/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln66_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln66_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln54_12_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_12/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="r_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln54_13_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_13/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="lshr_ln54_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="3" slack="1"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_6/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="r_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln54_14_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_14/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="shl_ln66_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="1"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln66_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln1342_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1342/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln66_37_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_37/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln66_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="1"/>
<pin id="401" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln66_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln66_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="17" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_2/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="1"/>
<pin id="414" dir="0" index="2" bw="8" slack="1"/>
<pin id="415" dir="0" index="3" bw="8" slack="1"/>
<pin id="416" dir="0" index="4" bw="2" slack="0"/>
<pin id="417" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln1343_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1343/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="xor_ln1343_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="2" slack="0"/>
<pin id="429" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1343_3/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln1343_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="0" index="2" bw="2" slack="0"/>
<pin id="436" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1343/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_s_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="1"/>
<pin id="443" dir="0" index="2" bw="8" slack="1"/>
<pin id="444" dir="0" index="3" bw="8" slack="1"/>
<pin id="445" dir="0" index="4" bw="2" slack="0"/>
<pin id="446" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln1343_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1343/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="1"/>
<pin id="458" dir="0" index="2" bw="8" slack="1"/>
<pin id="459" dir="0" index="3" bw="8" slack="1"/>
<pin id="460" dir="0" index="4" bw="2" slack="0"/>
<pin id="461" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="1"/>
<pin id="467" dir="0" index="2" bw="8" slack="1"/>
<pin id="468" dir="0" index="3" bw="8" slack="1"/>
<pin id="469" dir="0" index="4" bw="2" slack="0"/>
<pin id="470" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln1343_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1343_1/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln1343_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1343_2/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="1"/>
<pin id="488" dir="0" index="2" bw="1" slack="1"/>
<pin id="489" dir="0" index="3" bw="1" slack="1"/>
<pin id="490" dir="0" index="4" bw="2" slack="0"/>
<pin id="491" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="1"/>
<pin id="497" dir="0" index="2" bw="1" slack="1"/>
<pin id="498" dir="0" index="3" bw="1" slack="1"/>
<pin id="499" dir="0" index="4" bw="2" slack="0"/>
<pin id="500" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="xor_ln1343_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="0"/>
<pin id="506" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1343/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="xor_ln1343_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1343_1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln1343_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1343_2/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="xor_ln1343_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1343_4/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln1343_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="3"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1343/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln1343_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="3"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1343/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln1343_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="3"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1343/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln1343_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="3"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1343/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln1343_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="3"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1343/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln1343_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="3"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1343/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="out6_01_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="3"/>
<pin id="559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out6_01_load/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="write_flag_0_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="3"/>
<pin id="562" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="write_flag6_0_load_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_0_load/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="out5_02_load_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="3"/>
<pin id="568" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out5_02_load/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="out_03_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="3"/>
<pin id="571" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_03_load/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="write_flag3_0_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="3"/>
<pin id="574" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_0_load/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln1349_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="3"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1349/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln1350_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="1"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1350/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln1350_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="1"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1350_1/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln1350_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="0" index="2" bw="8" slack="1"/>
<pin id="598" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1350_2/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="mrv_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="56" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="mrv_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="56" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="mrv_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="56" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="mrv_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="56" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="56" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="shl_ln66_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="2"/>
<pin id="627" dir="0" index="1" bw="3" slack="4"/>
<pin id="628" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_6/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="and_ln66_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="3"/>
<pin id="632" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln66_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/6 "/>
</bind>
</comp>

<comp id="641" class="1007" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="0"/>
<pin id="643" dir="0" index="1" bw="17" slack="0"/>
<pin id="644" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="645" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln66/4 add_ln66_1/4 "/>
</bind>
</comp>

<comp id="649" class="1005" name="out6_01_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="3"/>
<pin id="651" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="out6_01 "/>
</bind>
</comp>

<comp id="655" class="1005" name="write_flag_0_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="662" class="1005" name="write_flag6_0_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_0 "/>
</bind>
</comp>

<comp id="669" class="1005" name="out5_02_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="3"/>
<pin id="671" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="out5_02 "/>
</bind>
</comp>

<comp id="675" class="1005" name="out_03_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="3"/>
<pin id="677" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="out_03 "/>
</bind>
</comp>

<comp id="681" class="1005" name="write_flag3_0_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_0 "/>
</bind>
</comp>

<comp id="688" class="1005" name="rand_pos_read_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="3"/>
<pin id="690" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rand_pos_read_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln54_cast1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="17" slack="3"/>
<pin id="695" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln54_cast1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="zext_ln54_cast_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="1"/>
<pin id="700" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_cast "/>
</bind>
</comp>

<comp id="704" class="1005" name="rand_tape_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="1"/>
<pin id="706" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rand_tape_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="trunc_ln54_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="1"/>
<pin id="711" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="714" class="1005" name="rand_tape_addr_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="9" slack="1"/>
<pin id="716" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rand_tape_addr_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="rand_tape_addr_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="1"/>
<pin id="721" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rand_tape_addr_2 "/>
</bind>
</comp>

<comp id="724" class="1005" name="zext_ln54_11_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_11 "/>
</bind>
</comp>

<comp id="732" class="1005" name="r_0_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_0 "/>
</bind>
</comp>

<comp id="737" class="1005" name="out_2_read_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="1"/>
<pin id="739" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_2_read_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="out_1_read_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_1_read_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="out_0_read_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="1"/>
<pin id="749" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_0_read_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="in2_2_read_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in2_2_read_1 "/>
</bind>
</comp>

<comp id="758" class="1005" name="in2_1_read_1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in2_1_read_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="in2_0_read_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="1"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in2_0_read_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="in1_2_read_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="1"/>
<pin id="772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in1_2_read_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="in1_1_read_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="1"/>
<pin id="778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in1_1_read_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="in1_0_read_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="1"/>
<pin id="784" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in1_0_read_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="sext_ln66_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="1"/>
<pin id="790" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln66 "/>
</bind>
</comp>

<comp id="793" class="1005" name="zext_ln54_12_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="1"/>
<pin id="795" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_12 "/>
</bind>
</comp>

<comp id="799" class="1005" name="zext_ln54_13_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="1"/>
<pin id="801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_13 "/>
</bind>
</comp>

<comp id="805" class="1005" name="zext_ln54_14_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54_14 "/>
</bind>
</comp>

<comp id="811" class="1005" name="xor_ln66_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="3"/>
<pin id="813" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln66 "/>
</bind>
</comp>

<comp id="819" class="1005" name="i_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="0"/>
<pin id="821" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="824" class="1005" name="views_communicatedBi_3_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="views_communicatedBi_3 "/>
</bind>
</comp>

<comp id="829" class="1005" name="xor_ln1343_4_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="2"/>
<pin id="831" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln1343_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="185" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="179" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="106" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="246"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="106" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="106" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="106" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="311"><net_src comp="52" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="320"><net_src comp="228" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="112" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="112" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="321" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="228" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="179" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="221" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="221" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="221" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="221" pin="4"/><net_sink comp="411" pin=4"/></net>

<net id="424"><net_src comp="388" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="221" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="420" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="388" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="447"><net_src comp="74" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="432" pin="3"/><net_sink comp="440" pin=4"/></net>

<net id="453"><net_src comp="440" pin="5"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="411" pin="5"/><net_sink comp="449" pin=1"/></net>

<net id="462"><net_src comp="74" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="432" pin="3"/><net_sink comp="455" pin=4"/></net>

<net id="471"><net_src comp="74" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="221" pin="4"/><net_sink comp="464" pin=4"/></net>

<net id="477"><net_src comp="464" pin="5"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="455" pin="5"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="464" pin="5"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="411" pin="5"/><net_sink comp="479" pin=1"/></net>

<net id="492"><net_src comp="74" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="221" pin="4"/><net_sink comp="485" pin=4"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="432" pin="3"/><net_sink comp="494" pin=4"/></net>

<net id="507"><net_src comp="479" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="485" pin="5"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="473" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="494" pin="5"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="449" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="503" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="521" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="521" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="78" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="78" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="521" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="579"><net_src comp="26" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="560" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="569" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="572" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="566" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="563" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="557" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="80" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="575" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="580" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="587" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="594" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="633"><net_src comp="212" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="625" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="634" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="646"><net_src comp="403" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="72" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="641" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="652"><net_src comp="82" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="658"><net_src comp="86" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="665"><net_src comp="90" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="672"><net_src comp="94" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="678"><net_src comp="98" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="684"><net_src comp="102" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="691"><net_src comp="106" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="696"><net_src comp="248" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="701"><net_src comp="258" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="707"><net_src comp="172" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="712"><net_src comp="268" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="717"><net_src comp="185" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="722"><net_src comp="192" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="727"><net_src comp="312" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="735"><net_src comp="317" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="740"><net_src comp="118" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="745"><net_src comp="124" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="750"><net_src comp="130" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="755"><net_src comp="136" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="440" pin=3"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="464" pin=3"/></net>

<net id="761"><net_src comp="142" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="767"><net_src comp="148" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="773"><net_src comp="154" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="455" pin=3"/></net>

<net id="779"><net_src comp="160" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="785"><net_src comp="166" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="791"><net_src comp="343" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="796"><net_src comp="347" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="802"><net_src comp="354" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="808"><net_src comp="367" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="485" pin=3"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="494" pin=3"/></net>

<net id="814"><net_src comp="376" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="822"><net_src comp="388" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="827"><net_src comp="205" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="832"><net_src comp="521" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="625" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rand_tape | {}
	Port: views_communicatedBi | {6 }
 - Input state : 
	Port: mpc_AND_2 : in1_0_read | {3 }
	Port: mpc_AND_2 : in1_1_read | {3 }
	Port: mpc_AND_2 : in1_2_read | {3 }
	Port: mpc_AND_2 : in2_0_read | {3 }
	Port: mpc_AND_2 : in2_1_read | {3 }
	Port: mpc_AND_2 : in2_2_read | {3 }
	Port: mpc_AND_2 : out_0_read | {3 }
	Port: mpc_AND_2 : out_1_read | {3 }
	Port: mpc_AND_2 : out_2_read | {3 }
	Port: mpc_AND_2 : rand_tape | {1 2 3 }
	Port: mpc_AND_2 : rand_pos_read | {1 }
	Port: mpc_AND_2 : views_communicatedBi | {5 6 }
	Port: mpc_AND_2 : views_communicatedBits_offset | {3 }
  - Chain level:
	State 1
		zext_ln54 : 1
		rand_tape_addr : 2
		rand_tape_load : 3
		store_ln1342 : 1
		store_ln1342 : 1
		store_ln1342 : 1
	State 2
		sext_ln54 : 1
		rand_tape_addr_1 : 2
		sext_ln54_1 : 1
		rand_tape_addr_2 : 2
		lshr_ln54 : 1
		r_0 : 2
		rand_tape_load_1 : 3
		rand_tape_load_2 : 3
	State 3
		zext_ln66_36 : 1
		sub_ln66 : 2
		sext_ln66 : 3
		lshr_ln54_5 : 1
		r_1 : 2
		zext_ln54_13 : 3
		lshr_ln54_6 : 1
		r_2 : 2
		zext_ln54_14 : 3
		xor_ln66 : 1
	State 4
		icmp_ln1342 : 1
		i : 1
		br_ln1342 : 2
		zext_ln66_37 : 1
		add_ln66 : 2
		sext_ln66_1 : 3
		mul_ln66 : 4
		add_ln66_1 : 5
		sext_ln66_2 : 6
		views_communicatedBi_3 : 7
		tmp : 1
		icmp_ln1343 : 2
		xor_ln1343_3 : 1
		select_ln1343 : 3
		tmp_s : 4
		and_ln1343 : 5
		tmp_1 : 4
		tmp_2 : 1
		and_ln1343_1 : 5
		and_ln1343_2 : 2
		tmp_3 : 1
		tmp_4 : 4
		xor_ln1343 : 2
		xor_ln1343_1 : 5
		xor_ln1343_2 : 5
		xor_ln1343_4 : 5
		switch_ln1343 : 1
		store_ln1343 : 5
		store_ln1343 : 5
		store_ln1343 : 5
		select_ln1350 : 1
		select_ln1350_1 : 1
		select_ln1350_2 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln1350 : 5
	State 5
	State 6
		and_ln66 : 1
		or_ln66 : 1
		store_ln66 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             tmp_fu_411             |    0    |    0    |    17   |
|          |            tmp_s_fu_440            |    0    |    0    |    17   |
|    mux   |            tmp_1_fu_455            |    0    |    0    |    17   |
|          |            tmp_2_fu_464            |    0    |    0    |    17   |
|          |            tmp_3_fu_485            |    0    |    0    |    17   |
|          |            tmp_4_fu_494            |    0    |    0    |    17   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln54_fu_287          |    0    |    0    |    17   |
|          |          add_ln54_1_fu_297         |    0    |    0    |    17   |
|    add   |              i_fu_388              |    0    |    0    |    10   |
|          |           add_ln66_fu_398          |    0    |    0    |    18   |
|          |          add_ln1349_fu_575         |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|
|          |           xor_ln54_fu_307          |    0    |    0    |    3    |
|          |           xor_ln66_fu_376          |    0    |    0    |    8    |
|          |         xor_ln1343_3_fu_426        |    0    |    0    |    2    |
|    xor   |          xor_ln1343_fu_503         |    0    |    0    |    8    |
|          |         xor_ln1343_1_fu_509        |    0    |    0    |    8    |
|          |         xor_ln1343_2_fu_515        |    0    |    0    |    8    |
|          |         xor_ln1343_4_fu_521        |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|   lshr   |             grp_fu_228             |    0    |    0    |    19   |
|          |         lshr_ln54_6_fu_358         |    0    |    0    |    19   |
|----------|------------------------------------|---------|---------|---------|
|          |          and_ln1343_fu_449         |    0    |    0    |    8    |
|    and   |         and_ln1343_1_fu_473        |    0    |    0    |    8    |
|          |         and_ln1343_2_fu_479        |    0    |    0    |    8    |
|          |           and_ln66_fu_629          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|    shl   |           shl_ln66_fu_371          |    0    |    0    |    10   |
|          |          shl_ln66_6_fu_625         |    0    |    0    |    19   |
|----------|------------------------------------|---------|---------|---------|
|          |        select_ln1343_fu_432        |    0    |    0    |    2    |
|  select  |        select_ln1350_fu_580        |    0    |    0    |    8    |
|          |       select_ln1350_1_fu_587       |    0    |    0    |    8    |
|          |       select_ln1350_2_fu_594       |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|    sub   |           sub_ln66_fu_337          |    0    |    0    |    17   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln1342_fu_382         |    0    |    0    |    8    |
|          |         icmp_ln1343_fu_420         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|    or    |           or_ln66_fu_634           |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_641             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |     rand_pos_read_1_read_fu_106    |    0    |    0    |    0    |
|          | views_communicatedBi_2_read_fu_112 |    0    |    0    |    0    |
|          |      out_2_read_1_read_fu_118      |    0    |    0    |    0    |
|          |      out_1_read_1_read_fu_124      |    0    |    0    |    0    |
|          |      out_0_read_1_read_fu_130      |    0    |    0    |    0    |
|   read   |      in2_2_read_1_read_fu_136      |    0    |    0    |    0    |
|          |      in2_1_read_1_read_fu_142      |    0    |    0    |    0    |
|          |      in2_0_read_1_read_fu_148      |    0    |    0    |    0    |
|          |      in1_2_read_1_read_fu_154      |    0    |    0    |    0    |
|          |      in1_1_read_1_read_fu_160      |    0    |    0    |    0    |
|          |      in1_0_read_1_read_fu_166      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           lshr_ln_fu_233           |    0    |    0    |    0    |
|partselect|       zext_ln54_cast1_fu_248       |    0    |    0    |    0    |
|          |        zext_ln54_cast_fu_258       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln54_fu_243          |    0    |    0    |    0    |
|          |         zext_ln54_11_fu_312        |    0    |    0    |    0    |
|          |          zext_ln66_fu_321          |    0    |    0    |    0    |
|   zext   |         zext_ln66_36_fu_333        |    0    |    0    |    0    |
|          |         zext_ln54_12_fu_347        |    0    |    0    |    0    |
|          |         zext_ln54_13_fu_354        |    0    |    0    |    0    |
|          |         zext_ln54_14_fu_367        |    0    |    0    |    0    |
|          |         zext_ln66_37_fu_394        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          trunc_ln54_fu_268         |    0    |    0    |    0    |
|   trunc  |             r_0_fu_317             |    0    |    0    |    0    |
|          |             r_1_fu_350             |    0    |    0    |    0    |
|          |             r_2_fu_363             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln54_fu_292          |    0    |    0    |    0    |
|          |         sext_ln54_1_fu_302         |    0    |    0    |    0    |
|   sext   |          sext_ln66_fu_343          |    0    |    0    |    0    |
|          |         sext_ln66_1_fu_403         |    0    |    0    |    0    |
|          |         sext_ln66_2_fu_407         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_18_fu_325           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             mrv_fu_601             |    0    |    0    |    0    |
|insertvalue|            mrv_1_fu_607            |    0    |    0    |    0    |
|          |            mrv_2_fu_613            |    0    |    0    |    0    |
|          |            mrv_3_fu_619            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |    0    |   414   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          i_0_reg_217         |    2   |
|           i_reg_819          |    2   |
|     in1_0_read_1_reg_782     |    8   |
|     in1_1_read_1_reg_776     |    8   |
|     in1_2_read_1_reg_770     |    8   |
|     in2_0_read_1_reg_764     |    8   |
|     in2_1_read_1_reg_758     |    8   |
|     in2_2_read_1_reg_752     |    8   |
|        out5_02_reg_669       |    8   |
|        out6_01_reg_649       |    8   |
|        out_03_reg_675        |    8   |
|     out_0_read_1_reg_747     |    8   |
|     out_1_read_1_reg_742     |    8   |
|     out_2_read_1_reg_737     |    8   |
|          r_0_reg_732         |    1   |
|    rand_pos_read_1_reg_688   |   32   |
|   rand_tape_addr_1_reg_714   |    9   |
|   rand_tape_addr_2_reg_719   |    9   |
|    rand_tape_addr_reg_704    |    9   |
|       sext_ln66_reg_788      |   12   |
|      trunc_ln54_reg_709      |    3   |
|views_communicatedBi_3_reg_824|   16   |
|     write_flag3_0_reg_681    |    1   |
|     write_flag6_0_reg_662    |    1   |
|     write_flag_0_reg_655     |    1   |
|     xor_ln1343_4_reg_829     |    8   |
|       xor_ln66_reg_811       |    8   |
|     zext_ln54_11_reg_724     |    8   |
|     zext_ln54_12_reg_793     |    8   |
|     zext_ln54_13_reg_799     |    8   |
|     zext_ln54_14_reg_805     |    8   |
|    zext_ln54_cast1_reg_693   |   17   |
|    zext_ln54_cast_reg_698    |   10   |
+------------------------------+--------+
|             Total            |   269  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_179 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_179 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_228    |  p1  |   2  |   3  |    6   ||    9    |
|     grp_fu_641    |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   66   ||  5.6035 ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   414  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   48   |
|  Register |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   269  |   462  |
+-----------+--------+--------+--------+--------+
