
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007091                       # Number of seconds simulated
sim_ticks                                  7090881500                       # Number of ticks simulated
final_tick                                 7090881500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207670                       # Simulator instruction rate (inst/s)
host_op_rate                                   343208                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205149161                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661556                       # Number of bytes of host memory used
host_seconds                                    34.56                       # Real time elapsed on the host
sim_insts                                     7178009                       # Number of instructions simulated
sim_ops                                      11862827                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           71168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          162496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              233664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        71168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          71168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1112                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2539                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3651                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   9                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10036552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22916192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               32952744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10036552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10036552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           81231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 81231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           81231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10036552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22916192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              33033975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1113.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2537.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7404                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3652                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           9                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  233600                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   233728                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                294                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                300                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                307                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               210                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               217                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7090843500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3652                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     9                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2841                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      734                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       72                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          697                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     333.589670                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    197.897444                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    342.170587                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           232     33.29%     33.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          164     23.53%     56.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           91     13.06%     69.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           37      5.31%     75.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           32      4.59%     79.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      1.72%     81.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           16      2.30%     83.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           16      2.30%     86.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           97     13.92%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           697                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        71232                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       162368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 10045577.549138283357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22898140.379302628338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1113                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2539                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            9                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     37169250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     81797500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33395.55                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32216.42                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      50529250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                118966750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18250000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13843.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32593.63                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         32.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      32.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.06                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2947                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.74                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1936859.74                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.54                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3041640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1612875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 14958300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              33268050                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1216320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        177876480                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         15942720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1581063180                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1868931165                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             263.568241                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7014775500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1044500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16900000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6583161500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     41509250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       58161500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    390104750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1977780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1032240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11102700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25777110                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2914560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        150866460                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         15052320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1598716680                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1841245050                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             259.663774                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7026752750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5784500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6656717500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     39193250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       44044250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    330842000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1146500                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1146500                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             23341                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               917623                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   15138                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                736                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          917623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             424851                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           492772                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4272                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2027395                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1034122                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            97                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            24                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      818459                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           120                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  2030                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14181764                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1083455                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7487392                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1146500                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             439989                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13020732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   46822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            84                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           84                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    818450                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2455                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14127775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.876824                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.328639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1740196     12.32%     12.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12387579     87.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14127775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.080843                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.527959                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1450533                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                382468                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12139471                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                131892                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  23411                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12250688                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20675                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  23411                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1573437                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  224544                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          48826                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12108446                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                149111                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12208842                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 20788                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   122                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  38074                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    175                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  21993                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             3685                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            15531239                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              34388881                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19840293                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             94903                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15105385                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   425854                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2074                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2062                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    122003                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2038401                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1061146                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36946                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12101                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12163980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2571                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12048813                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19440                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          303723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       436548                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            523                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14127775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.852846                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.354260                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2078962     14.72%     14.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12048813     85.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14127775                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3595      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8799229     73.03%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               126484      1.05%     74.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1420      0.01%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17281      0.14%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  819      0.01%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3077      0.03%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1095      0.01%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2761      0.02%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                403      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            5000      0.04%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6005      0.05%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            1013      0.01%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5005      0.04%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2003338     16.63%     91.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1037427      8.61%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26698      0.22%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8131      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12048813                       # Type of FU issued
system.cpu.iq.rate                           0.849599                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38088930                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12356807                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11918265                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              155911                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             113534                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        70431                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11967314                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   77904                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           601131                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        31112                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        29215                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         5011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           180                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  23411                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   94532                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2119                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12166551                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             15947                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2038401                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1061146                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2190                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1016                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6821                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        16788                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                23609                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12012085                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2027351                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36728                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3061473                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1108113                       # Number of branches executed
system.cpu.iew.exec_stores                    1034122                       # Number of stores executed
system.cpu.iew.exec_rate                     0.847009                       # Inst execution rate
system.cpu.iew.wb_sent                       12003866                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11988696                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8930896                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12483168                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.845360                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.715435                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          282483                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             23349                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14085856                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.842180                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.364572                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2223029     15.78%     15.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11862827     84.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14085856                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7178009                       # Number of instructions committed
system.cpu.commit.committedOps               11862827                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3039220                       # Number of memory references committed
system.cpu.commit.loads                       2007289                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1103279                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      63628                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11824409                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14698                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2533      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8656765     72.97%     73.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          126139      1.06%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1342      0.01%     74.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12144      0.10%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             786      0.01%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2796      0.02%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             970      0.01%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2730      0.02%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           370      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         5000      0.04%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6000      0.05%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         1000      0.01%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         5000      0.04%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1989095     16.77%     91.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1023888      8.63%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        18194      0.15%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8043      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11862827                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11862827                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     14368339                       # The number of ROB reads
system.cpu.rob.rob_writes                    24332562                       # The number of ROB writes
system.cpu.timesIdled                             909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           53989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7178009                       # Number of Instructions Simulated
system.cpu.committedOps                      11862827                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.975724                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.975724                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.506144                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.506144                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19510726                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9925359                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     69859                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    61800                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8891248                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5305974                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5292085                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2440143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.362280                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4932988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4932988                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1385860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1385860                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1027083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1027083                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2412943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2412943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2412943                       # number of overall hits
system.cpu.dcache.overall_hits::total         2412943                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35201                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         4848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4848                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        40049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          40049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        40049                       # number of overall misses
system.cpu.dcache.overall_misses::total         40049                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1044601500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1044601500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114825000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114825000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1159426500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1159426500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1159426500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1159426500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1421061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1421061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1031931                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1031931                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2452992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2452992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2452992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2452992                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024771                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004698                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016327                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016327                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29675.335928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29675.335928                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23685.024752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23685.024752                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28950.198507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28950.198507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28950.198507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28950.198507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2784                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.540541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17196                       # number of writebacks
system.cpu.dcache.writebacks::total             17196                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12842                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12842                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12851                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12851                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12851                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12851                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22359                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4839                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4839                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        27198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        27198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        27198                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        27198                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    487863027                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    487863027                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109792500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109792500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    597655527                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    597655527                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    597655527                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    597655527                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011088                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011088                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21819.536965                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21819.536965                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22689.088655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22689.088655                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21974.245422                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21974.245422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21974.245422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21974.245422                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26988                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.997986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              818120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.063852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.997986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3312640                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3312640                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       779280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          779280                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       779280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           779280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       779280                       # number of overall hits
system.cpu.icache.overall_hits::total          779280                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        39170                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39170                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        39170                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39170                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        39170                       # number of overall misses
system.cpu.icache.overall_misses::total         39170                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    633815000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    633815000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    633815000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    633815000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    633815000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    633815000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       818450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       818450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       818450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       818450                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       818450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       818450                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.047859                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.047859                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.047859                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.047859                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.047859                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.047859                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16181.133521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16181.133521                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16181.133521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16181.133521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16181.133521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16181.133521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          329                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          329                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          329                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          329                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          329                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          329                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        38841                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        38841                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        38841                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        38841                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        38841                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        38841                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    603072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    603072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    603072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    603072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    603072000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    603072000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047457                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047457                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047457                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047457                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15526.685719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15526.685719                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15526.685719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15526.685719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15526.685719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15526.685719                       # average overall mshr miss latency
system.cpu.icache.replacements                  38824                       # number of replacements
system.l2bus.snoop_filter.tot_requests         131853                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1453                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1452                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               61198                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         19168                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             55240                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               196                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               4646                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              4646                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          61199                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       116505                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        81192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  197697                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2485760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2828800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5314560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8596                       # Total snoops (count)
system.l2bus.snoopTraffic                      126208                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              74637                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019936                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.139879                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    73150     98.01%     98.01% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1486      1.99%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                74637                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            100318500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            98728237                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            67615289                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.910605                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  83039                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8702                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.542519                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     1.236616                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    85.453019                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    41.220970                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009661                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.667602                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.322039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999302                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               174784                       # Number of tag accesses
system.l2cache.tags.data_accesses              174784                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        17196                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17196                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         3854                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3854                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst        35528                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        18189                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        53717                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst           35528                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           22043                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               57571                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          35528                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          22043                       # number of overall hits
system.l2cache.overall_hits::total              57571                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          792                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            792                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3313                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4169                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7482                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3313                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4961                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8274                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3313                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4961                       # number of overall misses
system.l2cache.overall_misses::total             8274                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     49775500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     49775500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    164299000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    235482000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    399781000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    164299000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    285257500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    449556500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    164299000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    285257500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    449556500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        17196                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17196                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         4646                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4646                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst        38841                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        22358                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        61199                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst        38841                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        27004                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65845                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        38841                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        27004                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65845                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.170469                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.170469                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.085296                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.186466                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.122257                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.085296                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.183714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.125659                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.085296                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.183714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.125659                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62847.853535                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62847.853535                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 49592.212496                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56484.048933                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 53432.371024                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 49592.212496                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        57500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54333.635485                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 49592.212496                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        57500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54333.635485                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1972                       # number of writebacks
system.l2cache.writebacks::total                 1972                       # number of writebacks
system.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data          792                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          792                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3312                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4169                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7481                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3312                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4961                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8273                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3312                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4961                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8273                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     48191500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     48191500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    157653000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    227144000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    384797000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    157653000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    275335500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    432988500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    157653000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    275335500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    432988500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.170469                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.170469                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.085271                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.186466                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.122241                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.085271                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.183714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.125644                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.085271                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.183714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.125644                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60847.853535                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60847.853535                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 47600.543478                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54484.048933                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 51436.572651                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 47600.543478                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        55500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 52337.543817                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 47600.543478                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        55500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 52337.543817                       # average overall mshr miss latency
system.l2cache.replacements                      8574                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15470                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               22                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           22                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7480                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1978                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5432                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                792                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               792                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7481                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        23742                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       655424                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               213                       # Total snoops (count)
system.l3bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8486                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.002593                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.050854                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8464     99.74%     99.74% # Request fanout histogram
system.l3bus.snoop_fanout::1                       22      0.26%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8486                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             11673000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            20680000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2312.560867                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10241                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3651                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.804985                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   758.931343                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1553.629524                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.185286                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.379304                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.564590                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3438                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          657                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          538                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2141                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.839355                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                44619                       # Number of tag accesses
system.l3cache.tags.data_accesses               44619                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1969                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1969                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          270                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              270                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2199                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2152                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4351                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2199                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2422                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4621                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2199                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2422                       # number of overall hits
system.l3cache.overall_hits::total               4621                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          522                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            522                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1113                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2017                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3130                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1113                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2539                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3652                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1113                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2539                       # number of overall misses
system.l3cache.overall_misses::total             3652                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     34897000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     34897000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     78525500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    141359500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    219885000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     78525500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    176256500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    254782000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     78525500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    176256500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    254782000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1969                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1969                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          792                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          792                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3312                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4169                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7481                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3312                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         4961                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8273                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3312                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         4961                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8273                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.659091                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.659091                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.336051                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.483809                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.418393                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.336051                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.511792                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.441436                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.336051                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.511792                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.441436                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 66852.490421                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 66852.490421                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70553.009883                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 70084.035697                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70250.798722                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70553.009883                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69419.653407                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69765.060241                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70553.009883                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69419.653407                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69765.060241                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks              9                       # number of writebacks
system.l3cache.writebacks::total                    9                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          522                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          522                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1113                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2017                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3130                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1113                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2539                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3652                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1113                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2539                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3652                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     33853000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     33853000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     76301500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    137325500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    213627000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     76301500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    171178500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    247480000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     76301500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    171178500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    247480000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.659091                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.659091                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.336051                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.483809                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.418393                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.336051                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.511792                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.441436                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.336051                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.511792                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.441436                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64852.490421                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 64852.490421                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68554.806828                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68084.035697                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68251.437700                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68554.806828                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67419.653407                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67765.607886                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68554.806828                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67419.653407                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67765.607886                       # average overall mshr miss latency
system.l3cache.replacements                       213                       # number of replacements
system.membus.snoop_filter.tot_requests          3865                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7090881500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              204                       # Transaction distribution
system.membus.trans_dist::ReadExReq               522                       # Transaction distribution
system.membus.trans_dist::ReadExResp              522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3130                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       234240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       234240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  234240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3652                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3652    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3652                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1950500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9898500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
