<module name="PCIE_PWR_REGS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_PMCAP" acronym="PCIE_PMCAP" offset="0x1040" width="32" description="">
    <bitfield id="PME_SUPP_N" width="5" begin="31" end="27" resetval="0x0" description="PME Support. Identifies the power states from which generates PME Messages. A value of 0 for any bit indicates that the device (or function) is not capable of generating PME Messages while in that power state. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="D2_SUPP_N" width="1" begin="26" end="26" resetval="0x0" description="D2 Support. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="D1_SUPP_N" width="1" begin="25" end="25" resetval="0x0" description="D1 Support. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="AUX_CURR_N" width="3" begin="24" end="22" resetval="0x0" description="Auxiliary Current. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="DSI_N" width="1" begin="21" end="21" resetval="0x0" description="Device Specific Initialization. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PME_CLK" width="1" begin="19" end="19" resetval="0x0" description="PME Clock. Hardwired to zero." range="" rwaccess="R"/>
    <bitfield id="PME_SPEC_VER" width="3" begin="18" end="16" resetval="0x3" description="Power Management Specification Version. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="PM_NEXT_PTR" width="8" begin="15" end="8" resetval="0x50" description="Next capability pointer. By default, it points to Message Signaled Interrupt structure.Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="PM_CAP_ID" width="8" begin="7" end="0" resetval="0x1" description="Power Management Capability ID." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_PM_CTL_STAT" acronym="PCIE_PM_CTL_STAT" offset="0x1044" width="32" description="">
    <bitfield id="DATA_REG" width="8" begin="31" end="24" resetval="0x0" description="Data register for additional information. Not supported." range="" rwaccess="R"/>
    <bitfield id="CLK_CTRL_EN" width="1" begin="23" end="23" resetval="0x0" description="Bus Power/Clock Control Enable. Hardwired to zero." range="" rwaccess="R"/>
    <bitfield id="B2_B3_SUPPORT" width="1" begin="22" end="22" resetval="0x0" description="B2 and B3 support. Hardwired to zero." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PME_STATUS" width="1" begin="15" end="15" resetval="0x0" description="PME Status. Indicates if a previously enabled PME event occurred or not." range="" rwaccess="RW1C"/>
    <bitfield id="DATA_SCALE" width="2" begin="14" end="13" resetval="0x0" description="Data Scale. Not supported." range="" rwaccess="R"/>
    <bitfield id="DATA_SELECT" width="4" begin="12" end="9" resetval="0x0" description="Data Select. Not supported." range="" rwaccess="R"/>
    <bitfield id="PME_EN" width="1" begin="8" end="8" resetval="0x0" description="PME Enable. Value of 1 indicates device is enabled to generate PME. Writable from internal bus interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="NO_SOFT_RST" width="1" begin="3" end="3" resetval="0x0" description="No Soft Reset. It is set to disable reset during a transition from D3 to D0. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PWR_STATE" width="2" begin="1" end="0" resetval="0x0" description="Power State. Controls the device power state. Writes are ignored if the state is not supported. Writable from internal bus interface." range="" rwaccess="RW"/>
  </register>
</module>
