# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project TheSuperProject
vsim work.bench
# vsim work.bench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/bench/CLK \
sim:/bench/RESET \
sim:/bench/iY \
sim:/bench/oY
wave import /tp/xph3sic/xph3sic508/TheSuperProject/wave.do
# "onerror" not allowed before $enddefinitions
run wave.do
# Invalid time value: wave.do
quit -sim
vsim work.bench
# vsim work.bench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run wave.do
# Invalid time value: wave.do
do wave.do
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
add wave -position insertpoint  \
sim:/bench/filtre/u_2/memoire
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 1 failed with 1 error. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 1 failed with 1 error. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 1 failed with 1 error. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful with warnings.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# Warning in wave window restart: (vish-4014) No objects found matching '/bench/RESET'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/bench/filtre/synchro_curr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/bench/filtre/synchro_next'. 
quit -sim
vsim work.bench
# vsim work.bench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/bench/CLK \
sim:/bench/VGA_X \
sim:/bench/VGA_Y \
sim:/bench/iY \
sim:/bench/oY
add wave -position insertpoint  \
sim:/bench/filtre/pixel_in \
sim:/bench/filtre/Y_cpt \
sim:/bench/filtre/X_cpt \
sim:/bench/filtre/adresse_memoire_ligne_current \
sim:/bench/filtre/adresse_memoire_ligne_next \
sim:/bench/filtre/read_write_memoire_ligne \
sim:/bench/filtre/out_memoire_ligne \
sim:/bench/filtre/X_curr \
sim:/bench/filtre/out_gradient
add wave -position insertpoint  \
sim:/bench/filtre/pixel_in \
sim:/bench/filtre/Y_cpt \
sim:/bench/filtre/X_cpt \
sim:/bench/filtre/in_active_area \
sim:/bench/filtre/adresse_memoire_ligne_current \
sim:/bench/filtre/adresse_memoire_ligne_next \
sim:/bench/filtre/read_write_memoire_ligne \
sim:/bench/filtre/out_memoire_ligne \
sim:/bench/filtre/X_curr \
sim:/bench/filtre/out_gradient
add wave -position insertpoint  \
sim:/bench/filtre/in_active_area
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 11 (10 downto 0).
#    Time: 0 ns  Iteration: 1  Process: /bench/filtre/process_com File: /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd
# Fatal error in Process process_com at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd line 143
# 
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd 143 Process process_com
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd 143 Process process_com
# 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful with warnings.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 11 (10 downto 0).
#    Time: 0 ns  Iteration: 1  Process: /bench/filtre/process_com File: /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd
# Fatal error in Process process_com at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd line 143
# 
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd 143 Process process_com
# 
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 11 (10 downto 0).
#    Time: 0 ns  Iteration: 1  Process: /bench/filtre/process_com File: /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd
# Fatal error in Process process_com at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd line 143
# 
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd 143 Process process_com
# 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful with warnings.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 11 (10 downto 0).
#    Time: 0 ns  Iteration: 1  Process: /bench/filtre/process_com File: /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd
# Fatal error in Process process_com at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd line 156
# 
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd 156 Process process_com
# 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
quit -sim
vsim work.bench
# vsim work.bench 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/bench/CLK \
sim:/bench/RESET \
sim:/bench/VGA_X \
sim:/bench/VGA_Y \
sim:/bench/iY \
sim:/bench/oY
add wave -position insertpoint  \
sim:/bench/filtre/pixel_in \
sim:/bench/filtre/Y_cpt \
sim:/bench/filtre/X_cpt \
sim:/bench/filtre/in_active_area \
sim:/bench/filtre/adresse_memoire_ligne_current \
sim:/bench/filtre/adresse_memoire_ligne_next \
sim:/bench/filtre/read_write_memoire_ligne \
sim:/bench/filtre/out_memoire_ligne \
sim:/bench/filtre/X_curr \
sim:/bench/filtre/X_next \
sim:/bench/filtre/out_gradient
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /tp/xph3sic/xph3sic508/TheSuperProject/wave.do
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 1  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 1  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 1  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 1  Instance: /bench/filtre/u_2
# Causality operation skipped due to absence of debug database file
run
run
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 1  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 1  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 90 ns  Iteration: 1  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 130 ns  Iteration: 1  Instance: /bench/filtre/u_2
run
run
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 2 (1 downto 0). Right is 8 (7 downto 0).
#    Time: 0 ns  Iteration: 1  Process: /bench/filtre/process_com File: /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd
# Fatal error in Process process_com at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd line 159
# 
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd 159 Process process_com
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd 159 Process process_com
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/filtre_video.vhd 159 Process process_com
# 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /bench/filtre/u_2
run
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /bench/filtre/u_2
run
run
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
run
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /bench/filtre/u_2
run
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# Warning in wave window restart: (vish-4014) No objects found matching '/bench/filtre/X_curr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/bench/filtre/X_next'. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
add wave -position insertpoint  \
sim:/bench/filtre/synchro_curr \
sim:/bench/filtre/synchro_next
restart
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
run
run
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
run
run
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 1  Instance: /bench/filtre/u_2
add wave -position insertpoint  \
sim:/bench/filtre/u_2/memoire
restart
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ns  Iteration: 1  Instance: /bench/filtre/u_2
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful.
# 8 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd failed with 2 errors.
# 8 compiles, 2 failed with 3 errors. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd failed with 2 errors.
# 8 compiles, 2 failed with 3 errors. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd failed with 2 errors.
# 8 compiles, 2 failed with 3 errors. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd failed with 2 errors.
# 8 compiles, 2 failed with 3 errors. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd failed with 2 errors.
# 8 compiles, 2 failed with 3 errors. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful with warnings.
# 8 compiles, 1 failed with 1 error. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd failed with 1 errors.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful with warnings.
# 8 compiles, 1 failed with 1 error. 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful with warnings.
# 8 compiles, 0 failed with no errors. 
vsim work.bench
# vsim work.bench 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
add wave -position insertpoint  \
sim:/bench/CLK \
sim:/bench/RESET \
sim:/bench/VGA_X \
sim:/bench/VGA_Y \
sim:/bench/iY \
sim:/bench/oY
add wave -position insertpoint  \
sim:/bench/filtre/pixel_in \
sim:/bench/filtre/Y_cpt \
sim:/bench/filtre/X_cpt \
sim:/bench/filtre/in_active_area \
sim:/bench/filtre/adresse_memoire_ligne_current \
sim:/bench/filtre/adresse_memoire_ligne_next \
sim:/bench/filtre/read_write_memoire_ligne \
sim:/bench/filtre/out_memoire_ligne \
sim:/bench/filtre/out_gradient \
sim:/bench/filtre/synchro_curr \
sim:/bench/filtre/synchro_next
add wave -position insertpoint  \
sim:/bench/filtre/u_3/iYd \
sim:/bench/filtre/u_3/iYu \
sim:/bench/filtre/u_3/oY \
sim:/bench/filtre/u_3/Rs_curr \
sim:/bench/filtre/u_3/Rs_next \
sim:/bench/filtre/u_3/Rg_curr \
sim:/bench/filtre/u_3/Rg_next \
sim:/bench/filtre/u_3/Gh_next \
sim:/bench/filtre/u_3/Gv_next
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Fatal: (vsim-3607) Slice range direction (downto) does not match slice prefix direction (to).
#    Time: 0 ns  Iteration: 1  Process: /bench/filtre/u_3/process_grad File: /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/module_gradient.vhd
# Fatal error in Process process_grad at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/module_gradient.vhd line 57
# 
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/module_gradient.vhd 57 Process process_grad
# 
# Compile of bench.vhd was successful.
# Compile of sram.vhd was successful.
# Compile of filtre_video.vhd was successful.
# Compile of memoire_ligne.vhd was successful.
# Compile of module_diff.vhd was successful.
# Compile of module_fenetrage.vhd was successful.
# Compile of module_SRAM.vhd was successful.
# Compile of module_gradient.vhd was successful with warnings.
# 8 compiles, 0 failed with no errors. 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/module_gradient.vhd 57 Process process_grad
# 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bench(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCb(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench/filtre/oCr(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench/filtre/u_2
# ** Fatal: (vsim-3607) Slice range direction (downto) does not match slice prefix direction (to).
#    Time: 0 ns  Iteration: 1  Process: /bench/filtre/u_3/process_grad File: /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/module_gradient.vhd
# Fatal error in Process process_grad at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/module_gradient.vhd line 57
# 
# HDL call sequence:
# Stopped at /tp/xph3sic/xph3sic508/TheSuperProject/vhd_mouvement/module_gradient.vhd 57 Process process_grad
# 
