{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512761871776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512761871782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 17:37:51 2017 " "Processing started: Fri Dec 08 17:37:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512761871782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512761871782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto_final -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto_final -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512761871782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512761872623 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_85c_slow.vho C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/ simulation " "Generated file main_7_1200mv_85c_slow.vho in folder \"C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512761872921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_0c_slow.vho C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/ simulation " "Generated file main_7_1200mv_0c_slow.vho in folder \"C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512761873026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_fast.vho C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_fast.vho in folder \"C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512761873120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vho C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/ simulation " "Generated file main.vho in folder \"C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512761873226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_85c_vhd_slow.sdo C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/ simulation " "Generated file main_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512761873310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_0c_vhd_slow.sdo C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/ simulation " "Generated file main_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512761873398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_vhd_fast.sdo C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512761873491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_vhd.sdo C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/ simulation " "Generated file main_vhd.sdo in folder \"C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512761873607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512761873676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 17:37:53 2017 " "Processing ended: Fri Dec 08 17:37:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512761873676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512761873676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512761873676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512761873676 ""}
