// Seed: 1804416749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign id_5 = id_3;
  tri id_7;
  wire id_8, id_9, id_10;
  supply0 id_11;
  wire id_12;
  always $display(id_3, -1, 1'h0);
  assign id_3 = id_7;
  assign id_7 = 1;
  assign id_7.id_3 = 1'b0;
  wire id_13;
  wire id_14, id_15, id_16;
  wand id_17, id_18, id_19, id_20 = {id_6, -1, 1} - id_11 && -1;
  assign id_7 = -1;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
);
  assign id_1 = id_0 | -1;
  assign id_1 = -1'b0 & id_0;
  logic id_3;
  assign id_1 = -1;
  uwire id_4, id_5, id_6, id_7;
  always begin : LABEL_0
    begin : LABEL_0
      #id_8;
    end
    $display(-1 + 1);
  end
  assign id_3 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
  wire id_9;
  generate
    wire id_10;
    assign id_5 = 1;
    assign id_1 = id_3;
    always id_1 <= -1;
    wire id_11 = id_11;
  endgenerate
endmodule
