{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx.v@99:109@HdlIdDef", "\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\n"], "Clone Blocks": [["verilog-ethernet/lib/axis/rtl/axis_rate_limit_64.v@66:76", "    input  wire                   rate_by_frame\n);\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@86:96", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@87:97", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@120:130", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@104:114", "reg [31:0] crc_check = 0;\n\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@106:116", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign busy = busy_reg;\n\ninteger offset, i, bit_cnt;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@91:101", "reg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@101:111", "reg [FRAME_COUNT_WIDTH-1:0] frame_count_output_reg = 0;\n\nreg busy_reg = 1'b0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@105:115", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap_64.v@59:69", "    output wire                   output_axis_tuser\n);\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap.v@58:68", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@103:113", "reg busy_reg = 1'b0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@98:108", "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@107:117", "reg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@108:118", "reg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign busy = busy_reg;\n\ninteger offset, i, bit_cnt;\n\nalways @* begin\n    state_next = STATE_IDLE;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@82:92", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"], ["verilog-ethernet/lib/axis/rtl/axis_rate_limit.v@63:73", "    input  wire                   rate_by_frame\n);\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@102:112", "\nreg busy_reg = 1'b0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@84:94", "wire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap.v@59:69", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_TRANSFER = 2'd1,\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@92:102", "wire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@105:115", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign busy = busy_reg;\n\ninteger offset, i, bit_cnt;\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap.v@57:67", ");\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nlocalparam [1:0]\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@88:98", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@83:93", "reg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@100:110", "reg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_rate_limit.v@62:72", "    input  wire [7:0]             rate_denom,\n    input  wire                   rate_by_frame\n);\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@85:95", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap.v@56:66", "    output wire                   output_axis_tuser\n);\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_stat_counter.v@104:114", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int_reg = 1'b0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign busy = busy_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap.v@55:65", "    output wire                   output_axis_tlast,\n    output wire                   output_axis_tuser\n);\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/lib/axis/rtl/axis_rate_limit.v@65:75", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 24'd0, acc_next;\nreg pause;\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap_64.v@61:71", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nlocalparam [1:0]\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@93:103", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap_64.v@60:70", ");\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap.v@60:70", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_TRANSFER = 2'd1,\n    STATE_TRUNCATE = 2'd2,\n"], ["verilog-ethernet/lib/axis/rtl/axis_rate_limit.v@64:74", ");\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 24'd0, acc_next;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@119:129", "reg shift_eth_payload_extra_cycle;\n\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@85:95", "\nreg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@90:100", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"], ["verilog-ethernet/lib/axis/rtl/axis_rate_limit_64.v@67:77", ");\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@111:121", "reg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@94:104", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_tap_64.v@62:72", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@106:116", "// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@109:119", "// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@110:120", "reg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@107:117", "wire [31:0] crc_next7;\n\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@87:97", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@103:113", "\nreg [31:0] crc_check = 0;\n\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@108:118", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"]], "Diff Content": {"Delete": [[104, "reg        output_axis_tvalid_int;\n"]], "Add": []}}