13:35:27 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
13:35:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
13:35:30 INFO  : Registering command handlers for Vitis TCF services
13:35:31 INFO  : Platform repository initialization has completed.
13:35:32 INFO  : XSCT server has started successfully.
13:35:35 INFO  : Successfully done setting XSCT server connection channel  
13:35:35 INFO  : plnx-install-location is set to ''
13:35:35 INFO  : Successfully done query RDI_DATADIR 
13:35:35 INFO  : Successfully done setting workspace for the tool. 
13:37:26 INFO  : Result from executing command 'getProjects': fclk_test_wrapper
13:37:26 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:37:27 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:37:28 INFO  : Platform 'fclk_test_wrapper' is added to custom repositories.
13:37:40 INFO  : Platform 'fclk_test_wrapper' is added to custom repositories.
13:41:01 INFO  : Result from executing command 'getProjects': fclk_test_wrapper
13:41:01 INFO  : Result from executing command 'getPlatforms': fclk_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclk_test_wrapper/export/fclk_test_wrapper/fclk_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:42 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:41:42 INFO  : 'jtag frequency' command is executed.
13:41:42 INFO  : Context for 'APU' is selected.
13:41:42 INFO  : System reset is completed.
13:41:45 INFO  : 'after 3000' command is executed.
13:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:41:49 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/bitstream/fclk_test_wrapper.bit"
13:41:49 INFO  : Context for 'APU' is selected.
13:41:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclk_test_wrapper/export/fclk_test_wrapper/hw/fclk_test_wrapper.xsa'.
13:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:49 INFO  : Context for 'APU' is selected.
13:41:49 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/psinit/ps7_init.tcl' is done.
13:41:50 INFO  : 'ps7_init' command is executed.
13:41:50 INFO  : 'ps7_post_config' command is executed.
13:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/bitstream/fclk_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclk_test_wrapper/export/fclk_test_wrapper/hw/fclk_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:41:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\muxtest2_app_system\_ide\scripts\debugger_muxtest2_app-default.tcl'
13:54:43 INFO  : Result from executing command 'removePlatformRepo': 
13:55:14 INFO  : Hardware specification for platform project 'fclk_test_wrapper' is updated.
13:56:03 INFO  : Disconnected from the channel tcfchan#2.
13:56:06 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_muxtest2_app-Default'. 
Make sure that the application 'muxtest2_app' is built properly for configuration 'Debug' before launching.
13:56:24 INFO  : Result from executing command 'removePlatformRepo': 
13:56:52 INFO  : Checking for BSP changes to sync application flags for project 'muxtest2_app'...
13:56:52 ERROR : Failed to get platform details for the project 'muxtest2_app'. Cannot sync application flags.
13:59:01 INFO  : Result from executing command 'getProjects': fclk_test_wrapper
13:59:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:59:03 INFO  : Platform 'fclk_test_wrapper' is added to custom repositories.
13:59:13 INFO  : Platform 'fclk_test_wrapper' is added to custom repositories.
14:01:24 INFO  : Result from executing command 'getProjects': fclk_test_wrapper
14:01:24 INFO  : Result from executing command 'getPlatforms': fclk_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclk_test_wrapper/export/fclk_test_wrapper/fclk_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:01:25 INFO  : Checking for BSP changes to sync application flags for project 'muxtest2_app'...
14:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:46 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:01:46 INFO  : 'jtag frequency' command is executed.
14:01:46 INFO  : Context for 'APU' is selected.
14:01:46 INFO  : System reset is completed.
14:01:49 INFO  : 'after 3000' command is executed.
14:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:01:53 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/bitstream/fclk_test_wrapper.bit"
14:01:53 INFO  : Context for 'APU' is selected.
14:01:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclk_test_wrapper/export/fclk_test_wrapper/hw/fclk_test_wrapper.xsa'.
14:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:53 INFO  : Context for 'APU' is selected.
14:01:53 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/psinit/ps7_init.tcl' is done.
14:01:54 INFO  : 'ps7_init' command is executed.
14:01:54 INFO  : 'ps7_post_config' command is executed.
14:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:54 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/Debug/muxtest2_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/bitstream/fclk_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclk_test_wrapper/export/fclk_test_wrapper/hw/fclk_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/Debug/muxtest2_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:54 INFO  : 'con' command is executed.
14:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:54 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\muxtest2_app_system\_ide\scripts\systemdebugger_muxtest2_app_system_standalone.tcl'
14:22:07 INFO  : Result from executing command 'removePlatformRepo': 
14:23:26 INFO  : Hardware specification for platform project 'fclk_test_wrapper' is updated.
14:23:46 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
14:24:20 INFO  : Checking for BSP changes to sync application flags for project 'muxtest2_app'...
14:24:20 ERROR : Failed to get platform details for the project 'muxtest2_app'. Cannot sync application flags.
14:24:40 ERROR : An unexpected exception occurred in the module 'reading platform'
14:24:40 ERROR : An unexpected exception occurred in the module 'platform project logging'
14:26:00 INFO  : Result from executing command 'getProjects': fclktest_wrapper
14:26:00 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:26:01 ERROR : An unexpected exception occurred in the module 'platform project logging'
14:26:02 INFO  : Platform 'fclktest_wrapper' is added to custom repositories.
14:26:13 INFO  : Platform 'fclktest_wrapper' is added to custom repositories.
14:29:57 INFO  : Result from executing command 'removePlatformRepo': 
14:30:47 ERROR : The platform 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclktest_wrapper/export/fclktest_wrapper/fclktest_wrapper.xpfm' used by the system project 'muxtest2_app_system' is not valid.
14:32:05 INFO  : Result from executing command 'getProjects': fclktest_wrapper
14:32:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:32:08 INFO  : Platform 'fclktest_wrapper' is added to custom repositories.
14:32:16 INFO  : Platform 'fclktest_wrapper' is added to custom repositories.
14:33:37 INFO  : Result from executing command 'getProjects': fclktest_wrapper
14:33:37 INFO  : Result from executing command 'getPlatforms': fclktest_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclktest_wrapper/export/fclktest_wrapper/fclktest_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:33:38 INFO  : Checking for BSP changes to sync application flags for project 'muxtest2_app'...
14:34:11 INFO  : Disconnected from the channel tcfchan#8.
14:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:34:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:34:35 INFO  : 'jtag frequency' command is executed.
14:34:35 INFO  : Context for 'APU' is selected.
14:34:35 INFO  : System reset is completed.
14:34:38 INFO  : 'after 3000' command is executed.
14:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:34:42 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/bitstream/fclktest_wrapper.bit"
14:34:42 INFO  : Context for 'APU' is selected.
14:34:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclktest_wrapper/export/fclktest_wrapper/hw/fclktest_wrapper.xsa'.
14:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:42 INFO  : Context for 'APU' is selected.
14:34:42 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/psinit/ps7_init.tcl' is done.
14:34:43 INFO  : 'ps7_init' command is executed.
14:34:43 INFO  : 'ps7_post_config' command is executed.
14:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/Debug/muxtest2_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/bitstream/fclktest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclktest_wrapper/export/fclktest_wrapper/hw/fclktest_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/Debug/muxtest2_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:44 INFO  : 'con' command is executed.
14:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\muxtest2_app_system\_ide\scripts\systemdebugger_muxtest2_app_system_standalone.tcl'
14:51:03 INFO  : Hardware specification for platform project 'fclktest_wrapper' is updated.
14:51:39 INFO  : Result from executing command 'removePlatformRepo': 
14:52:11 INFO  : Checking for BSP changes to sync application flags for project 'muxtest2_app'...
14:52:11 ERROR : Failed to get platform details for the project 'muxtest2_app'. Cannot sync application flags.
14:52:30 ERROR : An unexpected exception occurred in the module 'reading platform'
14:52:30 ERROR : An unexpected exception occurred in the module 'platform project logging'
14:53:22 INFO  : Result from executing command 'getProjects': muxtest2_platform
14:53:22 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:54:50 INFO  : Result from executing command 'getProjects': fclk_test_wrapper
14:54:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:54:51 ERROR : An unexpected exception occurred in the module 'platform project logging'
14:54:52 INFO  : Platform 'fclk_test_wrapper' is added to custom repositories.
14:55:02 INFO  : Platform 'fclk_test_wrapper' is added to custom repositories.
14:57:05 INFO  : Result from executing command 'getProjects': fclk_test_wrapper
14:57:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:57:07 INFO  : Checking for BSP changes to sync application flags for project 'muxtest2_app'...
14:57:46 INFO  : Disconnected from the channel tcfchan#15.
14:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:47 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:57:47 INFO  : 'jtag frequency' command is executed.
14:57:47 INFO  : Context for 'APU' is selected.
14:57:47 INFO  : System reset is completed.
14:57:50 INFO  : 'after 3000' command is executed.
14:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:57:54 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/bitstream/fclk_test_wrapper.bit"
14:57:54 INFO  : Context for 'APU' is selected.
14:57:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclk_test_wrapper/export/fclk_test_wrapper/hw/fclk_test_wrapper.xsa'.
14:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:54 INFO  : Context for 'APU' is selected.
14:57:54 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/psinit/ps7_init.tcl' is done.
14:57:55 INFO  : 'ps7_init' command is executed.
14:57:55 INFO  : 'ps7_post_config' command is executed.
14:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:55 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/Debug/muxtest2_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/bitstream/fclk_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclk_test_wrapper/export/fclk_test_wrapper/hw/fclk_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/muxtest2_app/Debug/muxtest2_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:56 INFO  : 'con' command is executed.
14:57:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:56 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\muxtest2_app_system\_ide\scripts\systemdebugger_muxtest2_app_system_standalone.tcl'
18:04:25 INFO  : Disconnected from the channel tcfchan#21.
18:05:57 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
18:05:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
18:06:01 INFO  : Registering command handlers for Vitis TCF services
18:06:02 INFO  : XSCT server has started successfully.
18:06:03 INFO  : Platform repository initialization has completed.
18:06:08 INFO  : Successfully done setting XSCT server connection channel  
18:06:08 INFO  : plnx-install-location is set to ''
18:06:08 INFO  : Successfully done setting workspace for the tool. 
18:06:08 INFO  : Successfully done query RDI_DATADIR 
18:06:46 INFO  : Hardware specification for platform project 'fclk_test_wrapper' is updated.
18:07:17 INFO  : Result from executing command 'removePlatformRepo': 
18:07:32 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
18:08:58 ERROR : Failed to create platform for application project
Reason: Failed to create platform.
18:08:58 ERROR : An unexpected exception occurred in the module 'platform project logging'
18:08:58 INFO  : Platform creation cancelled by the user.
18:09:44 INFO  : Result from executing command 'getProjects': fmc_test_wrapper
18:09:44 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:09:45 ERROR : An unexpected exception occurred in the module 'platform project logging'
18:09:46 INFO  : Platform 'fmc_test_wrapper' is added to custom repositories.
18:09:58 INFO  : Platform 'fmc_test_wrapper' is added to custom repositories.
18:12:41 INFO  : Result from executing command 'getProjects': fmc_test_wrapper
18:12:41 INFO  : Result from executing command 'getPlatforms': fmc_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/fmc_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:12:42 INFO  : Checking for BSP changes to sync application flags for project 'nuxtest2_app'...
18:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:13:27 INFO  : 'jtag frequency' command is executed.
18:13:27 INFO  : Context for 'APU' is selected.
18:13:27 INFO  : System reset is completed.
18:13:30 INFO  : 'after 3000' command is executed.
18:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:13:34 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/bitstream/fmc_test_wrapper.bit"
18:13:34 INFO  : Context for 'APU' is selected.
18:13:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa'.
18:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:34 INFO  : Context for 'APU' is selected.
18:13:34 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/psinit/ps7_init.tcl' is done.
18:13:35 INFO  : 'ps7_init' command is executed.
18:13:35 INFO  : 'ps7_post_config' command is executed.
18:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:35 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/Debug/nuxtest2_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/bitstream/fmc_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/Debug/nuxtest2_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:36 INFO  : 'con' command is executed.
18:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:36 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\nuxtest2_app_system\_ide\scripts\systemdebugger_nuxtest2_app_system_standalone.tcl'
18:33:12 INFO  : Disconnected from the channel tcfchan#6.
18:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:33:12 INFO  : 'jtag frequency' command is executed.
18:33:12 INFO  : Context for 'APU' is selected.
18:33:12 INFO  : System reset is completed.
18:33:15 INFO  : 'after 3000' command is executed.
18:33:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:33:19 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/bitstream/fmc_test_wrapper.bit"
18:33:19 INFO  : Context for 'APU' is selected.
18:33:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa'.
18:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:19 INFO  : Context for 'APU' is selected.
18:33:19 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/psinit/ps7_init.tcl' is done.
18:33:20 INFO  : 'ps7_init' command is executed.
18:33:20 INFO  : 'ps7_post_config' command is executed.
18:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:21 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/Debug/nuxtest2_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/bitstream/fmc_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/Debug/nuxtest2_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:21 INFO  : 'con' command is executed.
18:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:21 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\nuxtest2_app_system\_ide\scripts\systemdebugger_nuxtest2_app_system_standalone.tcl'
18:35:50 INFO  : Disconnected from the channel tcfchan#7.
18:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:35:50 INFO  : 'jtag frequency' command is executed.
18:35:50 INFO  : Context for 'APU' is selected.
18:35:50 INFO  : System reset is completed.
18:35:53 INFO  : 'after 3000' command is executed.
18:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:35:57 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/bitstream/fmc_test_wrapper.bit"
18:35:57 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa'.
18:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:57 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/psinit/ps7_init.tcl' is done.
18:35:58 INFO  : 'ps7_init' command is executed.
18:35:58 INFO  : 'ps7_post_config' command is executed.
18:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:58 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/Debug/nuxtest2_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/bitstream/fmc_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/Debug/nuxtest2_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:59 INFO  : 'con' command is executed.
18:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:59 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\nuxtest2_app_system\_ide\scripts\systemdebugger_nuxtest2_app_system_standalone.tcl'
18:38:03 INFO  : Disconnected from the channel tcfchan#8.
18:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:38:03 INFO  : 'jtag frequency' command is executed.
18:38:03 INFO  : Context for 'APU' is selected.
18:38:03 INFO  : System reset is completed.
18:38:06 INFO  : 'after 3000' command is executed.
18:38:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:38:10 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/bitstream/fmc_test_wrapper.bit"
18:38:11 INFO  : Context for 'APU' is selected.
18:38:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa'.
18:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:11 INFO  : Context for 'APU' is selected.
18:38:11 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/psinit/ps7_init.tcl' is done.
18:38:11 INFO  : 'ps7_init' command is executed.
18:38:11 INFO  : 'ps7_post_config' command is executed.
18:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:12 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/Debug/nuxtest2_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/bitstream/fmc_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/nuxtest2_app/Debug/nuxtest2_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:12 INFO  : 'con' command is executed.
18:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:12 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\nuxtest2_app_system\_ide\scripts\systemdebugger_nuxtest2_app_system_standalone.tcl'
19:11:20 INFO  : Result from executing command 'removePlatformRepo': 
19:11:42 INFO  : Hardware specification for platform project 'fmc_test_wrapper' is updated.
19:12:23 INFO  : Checking for BSP changes to sync application flags for project 'nuxtest2_app'...
19:12:23 ERROR : Failed to get platform details for the project 'nuxtest2_app'. Cannot sync application flags.
19:14:39 INFO  : Result from executing command 'getProjects': fmc_test_wrapper
19:14:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:14:41 INFO  : Platform 'fmc_test_wrapper' is added to custom repositories.
19:14:50 INFO  : Platform 'fmc_test_wrapper' is added to custom repositories.
19:15:58 INFO  : Result from executing command 'getProjects': fmc_test_wrapper
19:15:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:16:00 INFO  : Checking for BSP changes to sync application flags for project 'fmctest_app'...
19:17:09 INFO  : Disconnected from the channel tcfchan#9.
19:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:17:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:17:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:17:34 INFO  : 'jtag frequency' command is executed.
19:17:34 INFO  : Context for 'APU' is selected.
19:17:34 INFO  : System reset is completed.
19:17:37 INFO  : 'after 3000' command is executed.
19:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:17:41 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmctest_app/_ide/bitstream/fmc_test_wrapper.bit"
19:17:41 INFO  : Context for 'APU' is selected.
19:17:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa'.
19:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:41 INFO  : Context for 'APU' is selected.
19:17:41 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmctest_app/_ide/psinit/ps7_init.tcl' is done.
19:17:42 INFO  : 'ps7_init' command is executed.
19:17:42 INFO  : 'ps7_post_config' command is executed.
19:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:42 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmctest_app/Debug/fmctest_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmctest_app/_ide/bitstream/fmc_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmctest_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmctest_app/Debug/fmctest_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:43 INFO  : 'con' command is executed.
19:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:43 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\fmctest_app_system\_ide\scripts\systemdebugger_fmctest_app_system_standalone.tcl'
12:18:59 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
12:19:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
12:19:03 INFO  : Registering command handlers for Vitis TCF services
12:19:04 INFO  : XSCT server has started successfully.
12:19:04 INFO  : plnx-install-location is set to ''
12:19:04 INFO  : Successfully done setting XSCT server connection channel  
12:19:04 INFO  : Platform repository initialization has completed.
12:19:09 INFO  : Successfully done setting workspace for the tool. 
12:19:09 INFO  : Successfully done query RDI_DATADIR 
12:20:17 INFO  : Hardware specification for platform project 'fmc_test_wrapper' is updated.
12:20:24 INFO  : Result from executing command 'removePlatformRepo': 
12:21:12 INFO  : Checking for BSP changes to sync application flags for project 'fmctest_app'...
12:21:12 ERROR : Failed to get platform details for the project 'fmctest_app'. Cannot sync application flags.
12:21:23 INFO  : Checking for BSP changes to sync application flags for project 'fmctest_app'...
12:21:23 ERROR : Failed to get platform details for the project 'fmctest_app'. Cannot sync application flags.
12:22:28 INFO  : Result from executing command 'getProjects': fmc_test_wrapper
12:22:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:22:30 INFO  : Platform 'fmc_test_wrapper' is added to custom repositories.
12:22:40 INFO  : Platform 'fmc_test_wrapper' is added to custom repositories.
12:24:28 INFO  : Result from executing command 'getProjects': fmc_test_wrapper
12:24:28 INFO  : Result from executing command 'getPlatforms': fmc_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/fmc_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:24:30 INFO  : Checking for BSP changes to sync application flags for project 'fmc_test_app'...
12:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:15 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:25:15 INFO  : 'jtag frequency' command is executed.
12:25:15 INFO  : Context for 'APU' is selected.
12:25:15 INFO  : System reset is completed.
12:25:18 INFO  : 'after 3000' command is executed.
12:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:25:22 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_app/_ide/bitstream/fmc_test_wrapper.bit"
12:25:22 INFO  : Context for 'APU' is selected.
12:25:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa'.
12:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:22 INFO  : Context for 'APU' is selected.
12:25:22 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_app/_ide/psinit/ps7_init.tcl' is done.
12:25:23 INFO  : 'ps7_init' command is executed.
12:25:23 INFO  : 'ps7_post_config' command is executed.
12:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:23 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_app/Debug/fmc_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_app/_ide/bitstream/fmc_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_wrapper/export/fmc_test_wrapper/hw/fmc_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fmc_test_app/Debug/fmc_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:24 INFO  : 'con' command is executed.
12:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:25:24 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\fmc_test_app_system\_ide\scripts\systemdebugger_fmc_test_app_system_standalone.tcl'
15:14:48 INFO  : Result from executing command 'removePlatformRepo': 
15:15:17 INFO  : Hardware specification for platform project 'fmc_test_wrapper' is updated.
15:16:00 INFO  : Checking for BSP changes to sync application flags for project 'fmc_test_app'...
15:16:00 ERROR : Failed to get platform details for the project 'fmc_test_app'. Cannot sync application flags.
15:16:09 INFO  : Result from executing command 'removePlatformRepo': 
15:16:47 INFO  : Checking for BSP changes to sync application flags for project 'fmc_test_app'...
15:16:47 ERROR : Failed to get platform details for the project 'fmc_test_app'. Cannot sync application flags.
15:18:05 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:18:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:18:06 ERROR : An unexpected exception occurred in the module 'platform project logging'
15:18:07 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
15:18:17 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
15:21:55 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:21:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:21:56 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:22:50 INFO  : Disconnected from the channel tcfchan#6.
15:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:22:51 INFO  : 'jtag frequency' command is executed.
15:22:51 INFO  : Context for 'APU' is selected.
15:22:51 INFO  : System reset is completed.
15:22:54 INFO  : 'after 3000' command is executed.
15:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:22:58 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:22:58 INFO  : Context for 'APU' is selected.
15:22:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:59 INFO  : Context for 'APU' is selected.
15:22:59 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:22:59 INFO  : 'ps7_init' command is executed.
15:22:59 INFO  : 'ps7_post_config' command is executed.
15:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:00 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:00 INFO  : 'con' command is executed.
15:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:00 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:23:17 INFO  : Hardware specification for platform project 'lvds_test_wrapper' is updated.
18:23:26 INFO  : Result from executing command 'removePlatformRepo': 
18:25:07 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:25:07 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:25:10 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:25:22 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:27:13 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:27:13 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:27:14 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:27:35 INFO  : Disconnected from the channel tcfchan#13.
18:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:27:46 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:28:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:28:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:28:48 INFO  : 'jtag frequency' command is executed.
18:28:48 INFO  : Context for 'APU' is selected.
18:28:48 INFO  : System reset is completed.
18:28:51 INFO  : 'after 3000' command is executed.
18:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:28:55 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:28:55 INFO  : Context for 'APU' is selected.
18:28:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:55 INFO  : Context for 'APU' is selected.
18:28:55 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:28:55 INFO  : 'ps7_init' command is executed.
18:28:55 INFO  : 'ps7_post_config' command is executed.
18:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:56 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:56 INFO  : 'con' command is executed.
18:28:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:56 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:58:01 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:58:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:58:03 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:58:13 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:59:05 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:59:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:59:06 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:01:31 INFO  : Disconnected from the channel tcfchan#18.
19:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:01:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:02:12 INFO  : 'jtag frequency' command is executed.
19:02:12 INFO  : Context for 'APU' is selected.
19:02:12 INFO  : System reset is completed.
19:02:15 INFO  : 'after 3000' command is executed.
19:02:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:02:19 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:02:19 INFO  : Context for 'APU' is selected.
19:02:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:02:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:20 INFO  : Context for 'APU' is selected.
19:02:20 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:02:20 INFO  : 'ps7_init' command is executed.
19:02:20 INFO  : 'ps7_post_config' command is executed.
19:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:21 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:21 INFO  : 'con' command is executed.
19:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:21 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:04:57 INFO  : Disconnected from the channel tcfchan#21.
19:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:04:58 INFO  : 'jtag frequency' command is executed.
19:04:58 INFO  : Context for 'APU' is selected.
19:04:58 INFO  : System reset is completed.
19:05:01 INFO  : 'after 3000' command is executed.
19:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:05:05 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:05:05 INFO  : Context for 'APU' is selected.
19:05:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:05:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:05 INFO  : Context for 'APU' is selected.
19:05:05 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:05:05 INFO  : 'ps7_init' command is executed.
19:05:05 INFO  : 'ps7_post_config' command is executed.
19:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:06 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:06 INFO  : 'con' command is executed.
19:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:06 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:10:47 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
19:10:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:10:49 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
19:10:58 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
19:11:57 INFO  : Disconnected from the channel tcfchan#22.
19:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:12:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:42 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:12:42 INFO  : 'jtag frequency' command is executed.
19:12:42 INFO  : Context for 'APU' is selected.
19:12:42 INFO  : System reset is completed.
19:12:45 INFO  : 'after 3000' command is executed.
19:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:12:49 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:12:49 INFO  : Context for 'APU' is selected.
19:12:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:49 INFO  : Context for 'APU' is selected.
19:12:49 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:12:49 INFO  : 'ps7_init' command is executed.
19:12:49 INFO  : 'ps7_post_config' command is executed.
19:12:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:12:49 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:15:01 INFO  : Disconnected from the channel tcfchan#23.
19:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:15:06 INFO  : 'jtag frequency' command is executed.
19:15:06 INFO  : Context for 'APU' is selected.
19:15:06 INFO  : System reset is completed.
19:15:09 INFO  : 'after 3000' command is executed.
19:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:15:13 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:15:13 INFO  : Context for 'APU' is selected.
19:15:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:15:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:13 INFO  : Context for 'APU' is selected.
19:15:13 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:15:14 INFO  : 'ps7_init' command is executed.
19:15:14 INFO  : 'ps7_post_config' command is executed.
19:15:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:15:14 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:20:00 INFO  : Disconnected from the channel tcfchan#24.
19:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:20:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:20:52 INFO  : 'jtag frequency' command is executed.
19:20:52 INFO  : Context for 'APU' is selected.
19:20:52 INFO  : System reset is completed.
19:20:55 INFO  : 'after 3000' command is executed.
19:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:20:59 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:20:59 INFO  : Context for 'APU' is selected.
19:20:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:59 INFO  : Context for 'APU' is selected.
19:20:59 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:21:00 INFO  : 'ps7_init' command is executed.
19:21:00 INFO  : 'ps7_post_config' command is executed.
19:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:21:00 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
10:47:30 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
10:47:30 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
10:47:33 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
10:47:58 INFO  : Disconnected from the channel tcfchan#25.
10:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
10:47:58 INFO  : 'jtag frequency' command is executed.
10:47:58 INFO  : Context for 'APU' is selected.
10:47:58 INFO  : System reset is completed.
10:48:01 INFO  : 'after 3000' command is executed.
10:48:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
10:48:05 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
10:48:05 INFO  : Context for 'APU' is selected.
10:48:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
10:48:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:05 INFO  : Context for 'APU' is selected.
10:48:05 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
10:48:06 INFO  : 'ps7_init' command is executed.
10:48:06 INFO  : 'ps7_post_config' command is executed.
10:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:06 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:06 INFO  : 'con' command is executed.
10:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:48:06 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
11:27:56 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
11:28:06 INFO  : Disconnected from the channel tcfchan#28.
11:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
11:28:06 INFO  : 'jtag frequency' command is executed.
11:28:06 INFO  : Context for 'APU' is selected.
11:28:06 INFO  : System reset is completed.
11:28:09 INFO  : 'after 3000' command is executed.
11:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
11:28:13 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
11:28:13 INFO  : Context for 'APU' is selected.
11:28:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
11:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:13 INFO  : Context for 'APU' is selected.
11:28:13 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
11:28:14 INFO  : 'ps7_init' command is executed.
11:28:14 INFO  : 'ps7_post_config' command is executed.
11:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:14 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:15 INFO  : 'con' command is executed.
11:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:15 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
11:50:11 INFO  : Result from executing command 'getProjects': fclktest_wrapper
11:50:11 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:50:12 ERROR : An unexpected exception occurred in the module 'platform project logging'
11:50:13 INFO  : Platform 'fclktest_wrapper' is added to custom repositories.
11:50:24 INFO  : Platform 'fclktest_wrapper' is added to custom repositories.
11:53:16 INFO  : Result from executing command 'getProjects': fclktest_wrapper
11:53:16 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:53:17 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
11:56:26 INFO  : Disconnected from the channel tcfchan#30.
11:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:56:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:54 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
11:56:54 INFO  : 'jtag frequency' command is executed.
11:56:54 INFO  : Context for 'APU' is selected.
11:56:55 INFO  : System reset is completed.
11:56:58 INFO  : 'after 3000' command is executed.
11:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
11:57:02 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/fclktest_wrapper.bit"
11:57:02 INFO  : Context for 'APU' is selected.
11:57:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclktest_wrapper/export/fclktest_wrapper/hw/fclktest_wrapper.xsa'.
11:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:02 INFO  : Context for 'APU' is selected.
11:57:02 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
11:57:02 INFO  : 'ps7_init' command is executed.
11:57:02 INFO  : 'ps7_post_config' command is executed.
11:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:03 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/fclktest_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/fclktest_wrapper/export/fclktest_wrapper/hw/fclktest_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:03 INFO  : 'con' command is executed.
11:57:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:03 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:11:53 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:11:53 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:11:54 ERROR : An unexpected exception occurred in the module 'platform project logging'
12:11:56 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:12:06 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:15:00 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:15:00 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:15:02 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:15:21 INFO  : Disconnected from the channel tcfchan#33.
12:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:15:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:15:50 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:16:04 INFO  : 'jtag frequency' command is executed.
12:16:04 INFO  : Context for 'APU' is selected.
12:16:04 INFO  : System reset is completed.
12:16:07 INFO  : 'after 3000' command is executed.
12:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:16:11 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:16:11 INFO  : Context for 'APU' is selected.
12:16:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:11 INFO  : Context for 'APU' is selected.
12:16:11 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:16:12 INFO  : 'ps7_init' command is executed.
12:16:12 INFO  : 'ps7_post_config' command is executed.
12:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:13 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:13 INFO  : 'con' command is executed.
12:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:16:13 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\debugger_lvds_test_app-default.tcl'
12:44:46 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:44:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:44:48 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:44:58 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:46:14 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:46:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:46:16 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:46:51 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:47:03 INFO  : 'jtag frequency' command is executed.
12:47:03 INFO  : Context for 'APU' is selected.
12:47:03 INFO  : System reset is completed.
12:47:06 INFO  : 'after 3000' command is executed.
12:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:47:10 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:47:11 INFO  : Context for 'APU' is selected.
12:47:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:11 INFO  : Context for 'APU' is selected.
12:47:11 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:47:11 INFO  : 'ps7_init' command is executed.
12:47:11 INFO  : 'ps7_post_config' command is executed.
12:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:12 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:12 INFO  : 'con' command is executed.
12:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:12 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:48:23 INFO  : Disconnected from the channel tcfchan#36.
12:48:28 WARN  : channel "tcfchan#36" closed
12:48:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:42 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:48:42 INFO  : 'jtag frequency' command is executed.
12:48:42 INFO  : Context for 'APU' is selected.
12:48:42 INFO  : System reset is completed.
12:48:45 INFO  : 'after 3000' command is executed.
12:48:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:48:49 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:48:49 INFO  : Context for 'APU' is selected.
12:48:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:49 INFO  : Context for 'APU' is selected.
12:48:49 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:48:50 INFO  : 'ps7_init' command is executed.
12:48:50 INFO  : 'ps7_post_config' command is executed.
12:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:51 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:51 INFO  : 'con' command is executed.
12:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:51 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:03:14 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:03:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:03:16 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:03:26 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:04:37 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:04:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:04:39 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:05:01 INFO  : Disconnected from the channel tcfchan#40.
13:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:05:04 INFO  : 'jtag frequency' command is executed.
13:05:04 INFO  : Context for 'APU' is selected.
13:05:04 INFO  : System reset is completed.
13:05:07 INFO  : 'after 3000' command is executed.
13:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:05:11 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:05:11 INFO  : Context for 'APU' is selected.
13:05:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:05:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:11 INFO  : Context for 'APU' is selected.
13:05:11 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:05:11 INFO  : 'ps7_init' command is executed.
13:05:11 INFO  : 'ps7_post_config' command is executed.
13:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:12 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:12 INFO  : 'con' command is executed.
13:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:12 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:23:16 INFO  : Disconnected from the channel tcfchan#43.
13:24:55 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:25:33 INFO  : 'jtag frequency' command is executed.
13:25:33 INFO  : Context for 'APU' is selected.
13:25:33 INFO  : System reset is completed.
13:25:36 INFO  : 'after 3000' command is executed.
13:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:25:40 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:25:40 INFO  : Context for 'APU' is selected.
13:25:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:40 INFO  : Context for 'APU' is selected.
13:25:40 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:25:41 INFO  : 'ps7_init' command is executed.
13:25:41 INFO  : 'ps7_post_config' command is executed.
13:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:41 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:42 INFO  : 'con' command is executed.
13:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:42 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:27:16 INFO  : Disconnected from the channel tcfchan#45.
13:27:21 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:27:31 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:28 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:28:28 INFO  : 'jtag frequency' command is executed.
13:28:28 INFO  : Context for 'APU' is selected.
13:28:28 INFO  : System reset is completed.
13:28:31 INFO  : 'after 3000' command is executed.
13:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:28:35 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:28:35 INFO  : Context for 'APU' is selected.
13:28:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:28:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:35 INFO  : Context for 'APU' is selected.
13:28:35 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:28:36 INFO  : 'ps7_init' command is executed.
13:28:36 INFO  : 'ps7_post_config' command is executed.
13:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:36 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:37 INFO  : 'con' command is executed.
13:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:37 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:29:31 INFO  : Disconnected from the channel tcfchan#47.
13:29:37 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:30:10 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:31:33 INFO  : 'jtag frequency' command is executed.
13:31:33 INFO  : Context for 'APU' is selected.
13:31:33 INFO  : System reset is completed.
13:31:36 INFO  : 'after 3000' command is executed.
13:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:31:40 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:31:40 INFO  : Context for 'APU' is selected.
13:31:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:40 INFO  : Context for 'APU' is selected.
13:31:40 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:31:41 INFO  : 'ps7_init' command is executed.
13:31:41 INFO  : 'ps7_post_config' command is executed.
13:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:42 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:42 INFO  : 'con' command is executed.
13:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:31:42 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:32:20 INFO  : Disconnected from the channel tcfchan#50.
13:32:35 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:33:09 INFO  : 'jtag frequency' command is executed.
13:33:09 INFO  : Context for 'APU' is selected.
13:33:09 INFO  : System reset is completed.
13:33:12 INFO  : 'after 3000' command is executed.
13:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:33:16 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:33:16 INFO  : Context for 'APU' is selected.
13:33:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:16 INFO  : Context for 'APU' is selected.
13:33:16 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:33:17 INFO  : 'ps7_init' command is executed.
13:33:17 INFO  : 'ps7_post_config' command is executed.
13:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:18 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:18 INFO  : 'con' command is executed.
13:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:18 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:35:51 INFO  : Disconnected from the channel tcfchan#52.
13:36:39 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:36:45 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:29 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:37:29 INFO  : 'jtag frequency' command is executed.
13:37:29 INFO  : Context for 'APU' is selected.
13:37:29 INFO  : System reset is completed.
13:37:32 INFO  : 'after 3000' command is executed.
13:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:37:36 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:37:36 INFO  : Context for 'APU' is selected.
13:37:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:37:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:37 INFO  : Context for 'APU' is selected.
13:37:37 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:37:37 INFO  : 'ps7_init' command is executed.
13:37:37 INFO  : 'ps7_post_config' command is executed.
13:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:38 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:38 INFO  : 'con' command is executed.
13:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:37:38 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:38:22 INFO  : Disconnected from the channel tcfchan#54.
13:38:33 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:46 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:38:46 INFO  : 'jtag frequency' command is executed.
13:38:47 INFO  : Context for 'APU' is selected.
13:38:47 INFO  : System reset is completed.
13:38:50 INFO  : 'after 3000' command is executed.
13:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:38:54 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:38:54 INFO  : Context for 'APU' is selected.
13:38:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:54 INFO  : Context for 'APU' is selected.
13:38:54 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:38:55 INFO  : 'ps7_init' command is executed.
13:38:55 INFO  : 'ps7_post_config' command is executed.
13:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:55 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:56 INFO  : 'con' command is executed.
13:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:56 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:39:54 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:39:59 INFO  : Disconnected from the channel tcfchan#56.
13:40:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:16 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:40:16 INFO  : 'jtag frequency' command is executed.
13:40:16 INFO  : Context for 'APU' is selected.
13:40:16 INFO  : System reset is completed.
13:40:19 INFO  : 'after 3000' command is executed.
13:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:40:23 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:40:23 INFO  : Context for 'APU' is selected.
13:40:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:23 INFO  : Context for 'APU' is selected.
13:40:23 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:40:24 INFO  : 'ps7_init' command is executed.
13:40:24 INFO  : 'ps7_post_config' command is executed.
13:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:24 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:25 INFO  : 'con' command is executed.
13:40:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:40:25 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:41:29 INFO  : Disconnected from the channel tcfchan#58.
13:41:33 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:42:10 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:42:34 INFO  : 'jtag frequency' command is executed.
13:42:34 INFO  : Context for 'APU' is selected.
13:42:34 INFO  : System reset is completed.
13:42:37 INFO  : 'after 3000' command is executed.
13:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:42:41 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:42:41 INFO  : Context for 'APU' is selected.
13:42:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:42:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:41 INFO  : Context for 'APU' is selected.
13:42:41 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:42:42 INFO  : 'ps7_init' command is executed.
13:42:42 INFO  : 'ps7_post_config' command is executed.
13:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:43 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:43 INFO  : 'con' command is executed.
13:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:43 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:43:20 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:43:21 INFO  : Disconnected from the channel tcfchan#61.
13:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:43:41 INFO  : 'jtag frequency' command is executed.
13:43:41 INFO  : Context for 'APU' is selected.
13:43:41 INFO  : System reset is completed.
13:43:44 INFO  : 'after 3000' command is executed.
13:43:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:43:48 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:43:48 INFO  : Context for 'APU' is selected.
13:43:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:43:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:48 INFO  : Context for 'APU' is selected.
13:43:48 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:43:49 INFO  : 'ps7_init' command is executed.
13:43:49 INFO  : 'ps7_post_config' command is executed.
13:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:50 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:50 INFO  : 'con' command is executed.
13:43:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:43:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:44:27 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:44:31 INFO  : Disconnected from the channel tcfchan#63.
13:45:39 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:45:58 INFO  : 'jtag frequency' command is executed.
13:45:58 INFO  : Context for 'APU' is selected.
13:45:58 INFO  : System reset is completed.
13:46:01 INFO  : 'after 3000' command is executed.
13:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:46:05 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:46:05 INFO  : Context for 'APU' is selected.
13:46:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:05 INFO  : Context for 'APU' is selected.
13:46:05 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:46:06 INFO  : 'ps7_init' command is executed.
13:46:06 INFO  : 'ps7_post_config' command is executed.
13:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:07 INFO  : 'con' command is executed.
13:46:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:07 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:57:03 INFO  : Disconnected from the channel tcfchan#65.
13:57:14 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:58:05 INFO  : 'jtag frequency' command is executed.
13:58:05 INFO  : Context for 'APU' is selected.
13:58:05 INFO  : System reset is completed.
13:58:08 INFO  : 'after 3000' command is executed.
13:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:58:12 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:58:12 INFO  : Context for 'APU' is selected.
13:58:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:12 INFO  : Context for 'APU' is selected.
13:58:12 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:58:13 INFO  : 'ps7_init' command is executed.
13:58:13 INFO  : 'ps7_post_config' command is executed.
13:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:14 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:14 INFO  : 'con' command is executed.
13:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:14 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:40:01 INFO  : Hardware specification for platform project 'lvds_test_wrapper' is updated.
14:40:13 INFO  : Result from executing command 'removePlatformRepo': 
14:40:37 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:40:37 ERROR : Failed to get platform details for the project 'lvds_test_app'. Cannot sync application flags.
14:40:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
14:40:52 INFO  : XSCT server has started successfully.
14:40:52 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: Invalid workspace. set workspace using setws command
14:40:52 ERROR : An unexpected exception occurred in the module 'platform project logging'
14:41:41 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:41:42 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: Cannot close hw design 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
Design is not opened in the current session.

14:41:45 ERROR : 
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[?:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
14:41:45 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
14:43:15 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:43:15 ERROR : 
java.lang.NullPointerException: null
	at org.eclipse.cdt.managedbuilder.internal.core.BuildSettingsUtil.synchBuildInfo(BuildSettingsUtil.java:175) ~[?:?]
	at org.eclipse.cdt.managedbuilder.internal.core.BuildSettingsUtil.checkSynchBuildInfo(BuildSettingsUtil.java:166) ~[?:?]
	at org.eclipse.cdt.managedbuilder.internal.core.ManagedBuildInfo.setDefaultConfiguration(ManagedBuildInfo.java:800) ~[?:?]
	at org.eclipse.cdt.managedbuilder.core.ManagedBuildManager.setDefaultConfiguration(ManagedBuildManager.java:777) ~[?:?]
	at com.xilinx.sdk.managedbuilder.XMBSHelper.setDefaultConfiguration(XMBSHelper.java:185) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.createAndInitProject(ManagedAppCreator.java:67) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:52) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
14:43:15 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
14:44:24 WARN  : channel "tcfchan#67" closed
14:44:50 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
14:44:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
14:44:52 INFO  : Registering command handlers for Vitis TCF services
14:44:53 INFO  : Platform repository initialization has completed.
14:44:54 INFO  : XSCT server has started successfully.
14:44:54 INFO  : Successfully done setting XSCT server connection channel  
14:44:54 INFO  : plnx-install-location is set to ''
14:44:54 INFO  : Successfully done setting workspace for the tool. 
14:44:54 INFO  : Successfully done query RDI_DATADIR 
14:45:47 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:45:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:45:48 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:45:50 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:46:00 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:47:02 INFO  : Example project xgpio_example_1 has been created successfully.
15:08:13 INFO  : Example project xgpio_example_1 has been created successfully.
15:14:10 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:14:10 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:14:11 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:31:42 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:31:54 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:32:18 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:11 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:33:11 INFO  : 'jtag frequency' command is executed.
16:33:11 INFO  : Context for 'APU' is selected.
16:33:11 INFO  : System reset is completed.
16:33:14 INFO  : 'after 3000' command is executed.
16:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:33:18 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:33:18 INFO  : Context for 'APU' is selected.
16:33:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:18 INFO  : Context for 'APU' is selected.
16:33:18 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:33:19 INFO  : 'ps7_init' command is executed.
16:33:19 INFO  : 'ps7_post_config' command is executed.
16:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:20 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:20 INFO  : 'con' command is executed.
16:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:20 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:35:06 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:35:25 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:35:38 INFO  : Disconnected from the channel tcfchan#2.
16:35:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:38 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:35:38 INFO  : 'jtag frequency' command is executed.
16:35:38 INFO  : Context for 'APU' is selected.
16:35:38 INFO  : System reset is completed.
16:35:41 INFO  : 'after 3000' command is executed.
16:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:35:45 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:35:45 INFO  : Context for 'APU' is selected.
16:35:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:45 INFO  : Context for 'APU' is selected.
16:35:45 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:35:46 INFO  : 'ps7_init' command is executed.
16:35:46 INFO  : 'ps7_post_config' command is executed.
16:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:47 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:47 INFO  : 'con' command is executed.
16:35:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:35:47 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:36:38 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:36:44 INFO  : Disconnected from the channel tcfchan#3.
16:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:36:44 INFO  : 'jtag frequency' command is executed.
16:36:44 INFO  : Context for 'APU' is selected.
16:36:44 INFO  : System reset is completed.
16:36:47 INFO  : 'after 3000' command is executed.
16:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:36:51 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:36:51 INFO  : Context for 'APU' is selected.
16:36:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:36:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:52 INFO  : Context for 'APU' is selected.
16:36:52 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:36:52 INFO  : 'ps7_init' command is executed.
16:36:52 INFO  : 'ps7_post_config' command is executed.
16:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:53 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:53 INFO  : 'con' command is executed.
16:36:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:53 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:45:40 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:45:40 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:45:42 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:45:44 ERROR : 
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[?:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
16:45:45 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
16:45:51 INFO  : Disconnected from the channel tcfchan#4.
16:47:33 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
16:47:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
16:47:36 INFO  : Registering command handlers for Vitis TCF services
16:47:36 INFO  : Platform repository initialization has completed.
16:47:39 INFO  : XSCT server has started successfully.
16:47:39 INFO  : Successfully done setting XSCT server connection channel  
16:47:45 INFO  : plnx-install-location is set to ''
16:47:45 INFO  : Successfully done setting workspace for the tool. 
16:47:45 INFO  : Successfully done query RDI_DATADIR 
16:48:20 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:48:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:48:21 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:48:22 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:48:31 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:50:06 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:50:06 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:50:07 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:50:25 INFO  : 'jtag frequency' command is executed.
16:50:25 INFO  : Context for 'APU' is selected.
16:50:25 INFO  : System reset is completed.
16:50:28 INFO  : 'after 3000' command is executed.
16:50:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:50:32 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:50:32 INFO  : Context for 'APU' is selected.
16:50:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:32 INFO  : Context for 'APU' is selected.
16:50:32 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:50:33 INFO  : 'ps7_init' command is executed.
16:50:33 INFO  : 'ps7_post_config' command is executed.
16:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:34 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:34 INFO  : 'con' command is executed.
16:50:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:34 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:57:22 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:57:22 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:57:24 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:57:34 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:58:20 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:58:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:58:22 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:58:39 INFO  : Disconnected from the channel tcfchan#2.
16:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:58:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:59:06 INFO  : 'jtag frequency' command is executed.
16:59:06 INFO  : Context for 'APU' is selected.
16:59:06 INFO  : System reset is completed.
16:59:09 INFO  : 'after 3000' command is executed.
16:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:59:13 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:59:13 INFO  : Context for 'APU' is selected.
16:59:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:13 INFO  : Context for 'APU' is selected.
16:59:13 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:59:14 INFO  : 'ps7_init' command is executed.
16:59:14 INFO  : 'ps7_post_config' command is executed.
16:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:14 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:15 INFO  : 'con' command is executed.
16:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:15 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:28:26 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:28:26 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:28:28 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:28:38 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:35:50 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:35:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:35:51 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:38:52 INFO  : Disconnected from the channel tcfchan#4.
16:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:53 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:38:53 INFO  : 'jtag frequency' command is executed.
16:38:53 INFO  : Context for 'APU' is selected.
16:38:53 INFO  : System reset is completed.
16:38:56 INFO  : 'after 3000' command is executed.
16:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:39:00 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:39:00 INFO  : Context for 'APU' is selected.
16:39:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:00 INFO  : Context for 'APU' is selected.
16:39:00 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:39:01 INFO  : 'ps7_init' command is executed.
16:39:01 INFO  : 'ps7_post_config' command is executed.
16:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:01 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:02 INFO  : 'con' command is executed.
16:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:02 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:04:01 INFO  : Disconnected from the channel tcfchan#7.
17:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:04:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:04:37 INFO  : 'jtag frequency' command is executed.
17:04:37 INFO  : Context for 'APU' is selected.
17:04:37 INFO  : System reset is completed.
17:04:40 INFO  : 'after 3000' command is executed.
17:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:04:45 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:04:45 INFO  : Context for 'APU' is selected.
17:04:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:45 INFO  : Context for 'APU' is selected.
17:04:45 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:04:45 INFO  : 'ps7_init' command is executed.
17:04:45 INFO  : 'ps7_post_config' command is executed.
17:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:46 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:46 INFO  : 'con' command is executed.
17:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:46 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:33:16 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:33:16 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:33:18 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:33:20 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:33:20 INFO  : Unable to read in MSS file C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app\system.mss : null
16:33:21 ERROR : 
java.lang.RuntimeException:  Os Description not found for   
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:806) ~[?:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1160) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
16:33:21 WARN  : Failed to closesw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/system.mss"
Reason: Cannot close sw design 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/system.mss'.
Design is not opened in the current session.


16:33:21 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException:  Os Description not found for   
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
16:54:52 INFO  : Disconnected from the channel tcfchan#8.
16:56:24 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
16:56:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
16:56:26 INFO  : Registering command handlers for Vitis TCF services
16:56:27 INFO  : Platform repository initialization has completed.
16:56:29 INFO  : XSCT server has started successfully.
16:56:29 INFO  : plnx-install-location is set to ''
16:56:33 INFO  : Successfully done setting XSCT server connection channel  
16:56:33 INFO  : Successfully done query RDI_DATADIR 
16:56:33 INFO  : Successfully done setting workspace for the tool. 
16:58:40 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:58:40 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:58:41 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:58:42 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:58:52 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
17:27:38 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
17:27:38 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:27:41 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:28:13 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:29:06 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:30:03 INFO  : 'jtag frequency' command is executed.
17:30:03 INFO  : Context for 'APU' is selected.
17:30:03 INFO  : System reset is completed.
17:30:06 INFO  : 'after 3000' command is executed.
17:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:30:09 ERROR : 'fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit' is cancelled.
17:30:09 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit' is cancelled.
17:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:30:09 ERROR : 'fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit' is cancelled.
17:31:11 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:17 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:31:17 INFO  : 'jtag frequency' command is executed.
17:31:17 INFO  : Context for 'APU' is selected.
17:31:17 INFO  : System reset is completed.
17:31:20 INFO  : 'after 3000' command is executed.
17:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:31:24 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:31:24 INFO  : Context for 'APU' is selected.
17:31:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:24 INFO  : Context for 'APU' is selected.
17:31:24 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:31:25 INFO  : 'ps7_init' command is executed.
17:31:25 INFO  : 'ps7_post_config' command is executed.
17:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:25 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:26 INFO  : 'con' command is executed.
17:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:26 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:34:24 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:34:31 INFO  : Disconnected from the channel tcfchan#2.
17:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:34:31 INFO  : 'jtag frequency' command is executed.
17:34:31 INFO  : Context for 'APU' is selected.
17:34:31 INFO  : System reset is completed.
17:34:34 INFO  : 'after 3000' command is executed.
17:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:34:38 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:34:39 INFO  : 'ps7_init' command is executed.
17:34:39 INFO  : 'ps7_post_config' command is executed.
17:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:40 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:40 INFO  : 'con' command is executed.
17:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:40 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:35:11 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:35:19 INFO  : Disconnected from the channel tcfchan#3.
17:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:35:19 INFO  : 'jtag frequency' command is executed.
17:35:19 INFO  : Context for 'APU' is selected.
17:35:19 INFO  : System reset is completed.
17:35:22 INFO  : 'after 3000' command is executed.
17:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:35:26 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:35:26 INFO  : Context for 'APU' is selected.
17:35:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:35:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:26 INFO  : Context for 'APU' is selected.
17:35:26 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:35:27 INFO  : 'ps7_init' command is executed.
17:35:27 INFO  : 'ps7_post_config' command is executed.
17:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:27 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:28 INFO  : 'con' command is executed.
17:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:28 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:38:41 INFO  : Disconnected from the channel tcfchan#4.
17:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:38:55 INFO  : 'jtag frequency' command is executed.
17:38:55 INFO  : Context for 'APU' is selected.
17:38:55 INFO  : System reset is completed.
17:38:58 INFO  : 'after 3000' command is executed.
17:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:39:02 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:39:02 INFO  : Context for 'APU' is selected.
17:39:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:02 INFO  : Context for 'APU' is selected.
17:39:02 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:39:03 INFO  : 'ps7_init' command is executed.
17:39:03 INFO  : 'ps7_post_config' command is executed.
17:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:04 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:04 INFO  : 'con' command is executed.
17:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:04 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:22:48 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:22:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:22:50 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:23:00 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:24:28 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:24:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:24:30 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:26:23 INFO  : Disconnected from the channel tcfchan#5.
14:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:26:31 INFO  : 'jtag frequency' command is executed.
14:26:31 INFO  : Context for 'APU' is selected.
14:26:31 INFO  : System reset is completed.
14:26:34 INFO  : 'after 3000' command is executed.
14:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:26:38 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:26:38 INFO  : Context for 'APU' is selected.
14:26:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:26:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:38 INFO  : Context for 'APU' is selected.
14:26:38 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:26:39 INFO  : 'ps7_init' command is executed.
14:26:39 INFO  : 'ps7_post_config' command is executed.
14:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:39 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:39 INFO  : 'con' command is executed.
14:26:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:39 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:32:55 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:33:09 INFO  : Disconnected from the channel tcfchan#7.
14:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:33:09 INFO  : 'jtag frequency' command is executed.
14:33:09 INFO  : Context for 'APU' is selected.
14:33:09 INFO  : System reset is completed.
14:33:12 INFO  : 'after 3000' command is executed.
14:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:33:16 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:33:16 INFO  : Context for 'APU' is selected.
14:33:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:16 INFO  : Context for 'APU' is selected.
14:33:16 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:33:17 INFO  : 'ps7_init' command is executed.
14:33:17 INFO  : 'ps7_post_config' command is executed.
14:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:17 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:18 INFO  : 'con' command is executed.
14:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:18 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:13:37 INFO  : Disconnected from the channel tcfchan#8.
15:16:51 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:17:16 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:17:26 INFO  : 'jtag frequency' command is executed.
15:17:26 INFO  : Context for 'APU' is selected.
15:17:26 INFO  : System reset is completed.
15:17:29 INFO  : 'after 3000' command is executed.
15:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:17:33 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:17:33 INFO  : Context for 'APU' is selected.
15:17:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:34 INFO  : Context for 'APU' is selected.
15:17:34 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:17:34 INFO  : 'ps7_init' command is executed.
15:17:34 INFO  : 'ps7_post_config' command is executed.
15:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:35 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:35 INFO  : 'con' command is executed.
15:17:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:35 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:19:30 INFO  : Disconnected from the channel tcfchan#9.
15:19:42 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:19:50 INFO  : 'jtag frequency' command is executed.
15:19:50 INFO  : Context for 'APU' is selected.
15:19:50 INFO  : System reset is completed.
15:19:53 INFO  : 'after 3000' command is executed.
15:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:19:57 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:19:57 INFO  : Context for 'APU' is selected.
15:19:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:57 INFO  : Context for 'APU' is selected.
15:19:57 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:19:58 INFO  : 'ps7_init' command is executed.
15:19:58 INFO  : 'ps7_post_config' command is executed.
15:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:59 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:59 INFO  : 'con' command is executed.
15:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:19:59 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:20:48 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:20:54 INFO  : Disconnected from the channel tcfchan#10.
15:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:21:09 INFO  : 'jtag frequency' command is executed.
15:21:09 INFO  : Context for 'APU' is selected.
15:21:09 INFO  : System reset is completed.
15:21:12 INFO  : 'after 3000' command is executed.
15:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:21:16 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:21:16 INFO  : Context for 'APU' is selected.
15:21:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:16 INFO  : Context for 'APU' is selected.
15:21:16 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:21:17 INFO  : 'ps7_init' command is executed.
15:21:17 INFO  : 'ps7_post_config' command is executed.
15:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:18 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:18 INFO  : 'con' command is executed.
15:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:18 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:23:18 INFO  : Disconnected from the channel tcfchan#11.
15:24:18 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:30 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:24:30 INFO  : 'jtag frequency' command is executed.
15:24:30 INFO  : Context for 'APU' is selected.
15:24:30 INFO  : System reset is completed.
15:24:33 INFO  : 'after 3000' command is executed.
15:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:24:37 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:24:37 INFO  : Context for 'APU' is selected.
15:24:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:37 INFO  : Context for 'APU' is selected.
15:24:37 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:24:38 INFO  : 'ps7_init' command is executed.
15:24:38 INFO  : 'ps7_post_config' command is executed.
15:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:39 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:39 INFO  : 'con' command is executed.
15:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:39 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:25:07 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:25:12 INFO  : Disconnected from the channel tcfchan#12.
15:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:38 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:25:38 INFO  : 'jtag frequency' command is executed.
15:25:38 INFO  : Context for 'APU' is selected.
15:25:38 INFO  : System reset is completed.
15:25:41 INFO  : 'after 3000' command is executed.
15:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:25:45 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:25:45 INFO  : Context for 'APU' is selected.
15:25:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:45 INFO  : Context for 'APU' is selected.
15:25:45 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:25:46 INFO  : 'ps7_init' command is executed.
15:25:46 INFO  : 'ps7_post_config' command is executed.
15:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:47 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:47 INFO  : 'con' command is executed.
15:25:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:47 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:37:28 INFO  : Disconnected from the channel tcfchan#13.
15:38:28 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:38:35 INFO  : 'jtag frequency' command is executed.
15:38:35 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : System reset is completed.
15:38:38 INFO  : 'after 3000' command is executed.
15:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:38:43 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:38:43 INFO  : Context for 'APU' is selected.
15:38:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:43 INFO  : Context for 'APU' is selected.
15:38:43 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:38:43 INFO  : 'ps7_init' command is executed.
15:38:43 INFO  : 'ps7_post_config' command is executed.
15:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:44 INFO  : 'con' command is executed.
15:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:40:20 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:40:30 INFO  : Disconnected from the channel tcfchan#14.
15:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:30 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:40:30 INFO  : 'jtag frequency' command is executed.
15:40:30 INFO  : Context for 'APU' is selected.
15:40:30 INFO  : System reset is completed.
15:40:33 INFO  : 'after 3000' command is executed.
15:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:40:37 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:40:37 INFO  : Context for 'APU' is selected.
15:40:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:37 INFO  : Context for 'APU' is selected.
15:40:37 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:40:38 INFO  : 'ps7_init' command is executed.
15:40:38 INFO  : 'ps7_post_config' command is executed.
15:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:39 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:39 INFO  : 'con' command is executed.
15:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:39 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:40:53 INFO  : Disconnected from the channel tcfchan#15.
15:41:32 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:41:38 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:41:58 INFO  : 'jtag frequency' command is executed.
15:41:58 INFO  : Context for 'APU' is selected.
15:41:59 INFO  : System reset is completed.
15:42:02 INFO  : 'after 3000' command is executed.
15:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:42:06 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:42:06 INFO  : Context for 'APU' is selected.
15:42:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:06 INFO  : Context for 'APU' is selected.
15:42:06 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:42:07 INFO  : 'ps7_init' command is executed.
15:42:07 INFO  : 'ps7_post_config' command is executed.
15:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:07 INFO  : 'con' command is executed.
15:42:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:07 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:00:22 INFO  : Disconnected from the channel tcfchan#16.
16:01:25 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:01:25 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:01:27 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:01:37 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:42 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:02:42 INFO  : 'jtag frequency' command is executed.
16:02:42 INFO  : Context for 'APU' is selected.
16:02:42 INFO  : System reset is completed.
16:02:45 INFO  : 'after 3000' command is executed.
16:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:02:49 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:02:49 INFO  : Context for 'APU' is selected.
16:02:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:49 INFO  : Context for 'APU' is selected.
16:02:49 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:02:50 INFO  : 'ps7_init' command is executed.
16:02:50 INFO  : 'ps7_post_config' command is executed.
16:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:02:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:03:07 INFO  : Disconnected from the channel tcfchan#17.
16:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:17 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:07:17 INFO  : 'jtag frequency' command is executed.
16:07:17 INFO  : Context for 'APU' is selected.
16:07:17 INFO  : System reset is completed.
16:07:20 INFO  : 'after 3000' command is executed.
16:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:07:24 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:07:24 INFO  : Context for 'APU' is selected.
16:07:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:24 INFO  : Context for 'APU' is selected.
16:07:24 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:07:25 INFO  : 'ps7_init' command is executed.
16:07:25 INFO  : 'ps7_post_config' command is executed.
16:07:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:07:25 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:50:45 INFO  : Disconnected from the channel tcfchan#18.
17:51:34 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
17:51:34 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:51:36 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:14 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:52:14 INFO  : 'jtag frequency' command is executed.
17:52:14 INFO  : Context for 'APU' is selected.
17:52:15 INFO  : System reset is completed.
17:52:18 INFO  : 'after 3000' command is executed.
17:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:52:22 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:52:22 INFO  : Context for 'APU' is selected.
17:52:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:22 INFO  : Context for 'APU' is selected.
17:52:22 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:52:22 INFO  : 'ps7_init' command is executed.
17:52:23 INFO  : 'ps7_post_config' command is executed.
17:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:23 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:23 INFO  : 'con' command is executed.
17:52:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:52:23 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:52:57 INFO  : Disconnected from the channel tcfchan#20.
18:03:47 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:08:31 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
18:08:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
18:08:34 INFO  : XSCT server has started successfully.
18:08:34 INFO  : plnx-install-location is set to ''
18:08:34 INFO  : Successfully done setting XSCT server connection channel  
18:08:34 INFO  : Successfully done setting workspace for the tool. 
18:08:36 INFO  : Registering command handlers for Vitis TCF services
18:08:37 INFO  : Platform repository initialization has completed.
18:08:41 INFO  : Successfully done query RDI_DATADIR 
18:09:08 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:09:08 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:09:10 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:09:31 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:10:59 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:11:46 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:11:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:11:47 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:11:48 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:12:01 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:14:35 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:14:35 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:14:36 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:15:13 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:46 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:15:46 INFO  : 'jtag frequency' command is executed.
18:15:46 INFO  : Context for 'APU' is selected.
18:15:46 INFO  : System reset is completed.
18:15:49 INFO  : 'after 3000' command is executed.
18:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:15:53 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:15:53 INFO  : Context for 'APU' is selected.
18:15:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:53 INFO  : Context for 'APU' is selected.
18:15:53 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:15:54 INFO  : 'ps7_init' command is executed.
18:15:54 INFO  : 'ps7_post_config' command is executed.
18:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:55 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:55 INFO  : 'con' command is executed.
18:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:55 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:19:16 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:19:30 INFO  : Disconnected from the channel tcfchan#6.
18:19:37 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:19:59 INFO  : 'jtag frequency' command is executed.
18:19:59 INFO  : Context for 'APU' is selected.
18:19:59 INFO  : System reset is completed.
18:20:02 INFO  : 'after 3000' command is executed.
18:20:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:20:06 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:20:06 INFO  : Context for 'APU' is selected.
18:20:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:20:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:06 INFO  : Context for 'APU' is selected.
18:20:06 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:20:07 INFO  : 'ps7_init' command is executed.
18:20:07 INFO  : 'ps7_post_config' command is executed.
18:20:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:08 INFO  : 'con' command is executed.
18:20:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:20:08 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:21:11 INFO  : Disconnected from the channel tcfchan#9.
18:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:11 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:21:11 INFO  : 'jtag frequency' command is executed.
18:21:11 INFO  : Context for 'APU' is selected.
18:21:11 INFO  : System reset is completed.
18:21:14 INFO  : 'after 3000' command is executed.
18:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:21:19 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:21:19 INFO  : Context for 'APU' is selected.
18:21:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:19 INFO  : Context for 'APU' is selected.
18:21:19 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:21:19 INFO  : 'ps7_init' command is executed.
18:21:19 INFO  : 'ps7_post_config' command is executed.
18:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:20 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:20 INFO  : 'con' command is executed.
18:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:20 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:25:07 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:25:26 INFO  : Disconnected from the channel tcfchan#10.
18:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:25:26 INFO  : 'jtag frequency' command is executed.
18:25:26 INFO  : Context for 'APU' is selected.
18:25:26 INFO  : System reset is completed.
18:25:29 INFO  : 'after 3000' command is executed.
18:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:25:33 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:25:34 INFO  : Context for 'APU' is selected.
18:25:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:34 INFO  : Context for 'APU' is selected.
18:25:34 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:25:34 INFO  : 'ps7_init' command is executed.
18:25:34 INFO  : 'ps7_post_config' command is executed.
18:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:35 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:35 INFO  : 'con' command is executed.
18:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:35 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:26:20 INFO  : Disconnected from the channel tcfchan#12.
18:26:28 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:26:45 INFO  : 'jtag frequency' command is executed.
18:26:45 INFO  : Context for 'APU' is selected.
18:26:45 INFO  : System reset is completed.
18:26:48 INFO  : 'after 3000' command is executed.
18:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:26:52 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:26:52 INFO  : Context for 'APU' is selected.
18:26:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:52 INFO  : Context for 'APU' is selected.
18:26:52 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:26:53 INFO  : 'ps7_init' command is executed.
18:26:53 INFO  : 'ps7_post_config' command is executed.
18:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:54 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:54 INFO  : 'con' command is executed.
18:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:54 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:32:38 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:32:51 INFO  : Disconnected from the channel tcfchan#14.
18:32:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:32:51 INFO  : 'jtag frequency' command is executed.
18:32:51 INFO  : Context for 'APU' is selected.
18:32:51 INFO  : System reset is completed.
18:32:54 INFO  : 'after 3000' command is executed.
18:32:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:32:58 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:32:58 INFO  : Context for 'APU' is selected.
18:32:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:58 INFO  : Context for 'APU' is selected.
18:32:58 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:32:59 INFO  : 'ps7_init' command is executed.
18:32:59 INFO  : 'ps7_post_config' command is executed.
18:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:00 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:00 INFO  : 'con' command is executed.
18:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:00 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:44:35 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:44:35 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:44:37 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:44:48 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:46:11 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:46:11 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:46:13 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:46:46 INFO  : Disconnected from the channel tcfchan#16.
18:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:46:56 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:47:09 INFO  : 'jtag frequency' command is executed.
18:47:09 INFO  : Context for 'APU' is selected.
18:47:09 INFO  : System reset is completed.
18:47:12 INFO  : 'after 3000' command is executed.
18:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:47:16 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:47:16 INFO  : Context for 'APU' is selected.
18:47:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:47:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:16 INFO  : Context for 'APU' is selected.
18:47:16 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:47:17 INFO  : 'ps7_init' command is executed.
18:47:17 INFO  : 'ps7_post_config' command is executed.
18:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:18 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:18 INFO  : 'con' command is executed.
18:47:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:18 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
21:01:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
12:51:05 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
12:51:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
12:51:09 INFO  : Registering command handlers for Vitis TCF services
12:51:09 INFO  : XSCT server has started successfully.
12:51:10 INFO  : plnx-install-location is set to ''
12:51:10 INFO  : Successfully done setting XSCT server connection channel  
12:51:10 INFO  : Platform repository initialization has completed.
12:51:15 INFO  : Successfully done setting workspace for the tool. 
12:51:15 INFO  : Successfully done query RDI_DATADIR 
12:51:53 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:52:38 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:52:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:52:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:52:40 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:52:49 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:56:29 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:56:29 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:56:31 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:57:41 INFO  : 'jtag frequency' command is executed.
12:57:41 INFO  : Context for 'APU' is selected.
12:57:41 INFO  : System reset is completed.
12:57:44 INFO  : 'after 3000' command is executed.
12:57:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:57:48 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:57:48 INFO  : Context for 'APU' is selected.
12:57:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:48 INFO  : Context for 'APU' is selected.
12:57:48 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:57:49 INFO  : 'ps7_init' command is executed.
12:57:49 INFO  : 'ps7_post_config' command is executed.
12:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:50 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:50 INFO  : 'con' command is executed.
12:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:00:38 INFO  : Disconnected from the channel tcfchan#3.
13:08:22 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:08:56 INFO  : 'jtag frequency' command is executed.
13:08:56 INFO  : Context for 'APU' is selected.
13:08:56 INFO  : System reset is completed.
13:08:59 INFO  : 'after 3000' command is executed.
13:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:09:04 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:09:04 INFO  : Context for 'APU' is selected.
13:09:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:09:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:04 INFO  : Context for 'APU' is selected.
13:09:04 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:09:04 INFO  : 'ps7_init' command is executed.
13:09:04 INFO  : 'ps7_post_config' command is executed.
13:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:05 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:05 INFO  : 'con' command is executed.
13:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:05 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:13:20 INFO  : Disconnected from the channel tcfchan#5.
13:42:19 INFO  : Hardware specification for platform project 'lvds_test_wrapper' is updated.
13:43:16 INFO  : Result from executing command 'removePlatformRepo': 
13:43:25 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
13:43:37 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:43:37 ERROR : Failed to get platform details for the project 'lvds_test_app'. Cannot sync application flags.
13:43:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
13:43:50 INFO  : XSCT server has started successfully.
13:43:52 ERROR : Error occurred while generating bsp sources for the domain 'standalone_ps7_cortexa9_0'.
13:44:15 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: Cannot close hw design 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
Design is not opened in the current session.

13:44:55 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:44:56 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: Cannot close hw design 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
Design is not opened in the current session.

13:45:04 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:46:14 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:46:40 INFO  : 'jtag frequency' command is executed.
13:46:40 INFO  : Context for 'APU' is selected.
13:46:40 INFO  : System reset is completed.
13:46:43 INFO  : 'after 3000' command is executed.
13:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:46:47 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:46:47 INFO  : Context for 'APU' is selected.
13:46:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:47 INFO  : Context for 'APU' is selected.
13:46:47 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:46:48 INFO  : 'ps7_init' command is executed.
13:46:48 INFO  : 'ps7_post_config' command is executed.
13:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:49 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:49 INFO  : 'con' command is executed.
13:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:49 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:47:44 INFO  : Disconnected from the channel tcfchan#3.
14:14:07 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:14:48 INFO  : 'jtag frequency' command is executed.
14:14:48 INFO  : Context for 'APU' is selected.
14:14:48 INFO  : System reset is completed.
14:14:51 INFO  : 'after 3000' command is executed.
14:14:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:14:55 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:14:55 INFO  : Context for 'APU' is selected.
14:14:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:14:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:55 INFO  : Context for 'APU' is selected.
14:14:55 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:14:56 INFO  : 'ps7_init' command is executed.
14:14:56 INFO  : 'ps7_post_config' command is executed.
14:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:57 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:57 INFO  : 'con' command is executed.
14:14:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:57 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:15:12 INFO  : Disconnected from the channel tcfchan#5.
14:15:47 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:16:04 INFO  : 'jtag frequency' command is executed.
14:16:04 INFO  : Context for 'APU' is selected.
14:16:04 INFO  : System reset is completed.
14:16:07 INFO  : 'after 3000' command is executed.
14:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:16:11 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:16:11 INFO  : Context for 'APU' is selected.
14:16:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:11 INFO  : Context for 'APU' is selected.
14:16:11 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:16:12 INFO  : 'ps7_init' command is executed.
14:16:12 INFO  : 'ps7_post_config' command is executed.
14:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:12 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:13 INFO  : 'con' command is executed.
14:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:13 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:17:04 INFO  : Disconnected from the channel tcfchan#7.
14:31:41 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
14:31:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
14:31:44 INFO  : XSCT server has started successfully.
14:31:44 INFO  : plnx-install-location is set to ''
14:31:44 INFO  : Successfully done setting XSCT server connection channel  
14:31:44 INFO  : Successfully done setting workspace for the tool. 
14:31:46 INFO  : Registering command handlers for Vitis TCF services
14:31:46 INFO  : Successfully done query RDI_DATADIR 
14:31:47 INFO  : Platform repository initialization has completed.
14:32:09 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:32:46 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:32:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:32:47 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:32:48 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:32:57 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:34:07 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:34:07 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:34:08 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:39 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:34:39 INFO  : 'jtag frequency' command is executed.
14:34:39 INFO  : Context for 'APU' is selected.
14:34:39 INFO  : System reset is completed.
14:34:42 INFO  : 'after 3000' command is executed.
14:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:34:46 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:34:46 INFO  : Context for 'APU' is selected.
14:34:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:46 INFO  : Context for 'APU' is selected.
14:34:46 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:34:47 INFO  : 'ps7_init' command is executed.
14:34:47 INFO  : 'ps7_post_config' command is executed.
14:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:47 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:48 INFO  : 'con' command is executed.
14:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:48 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:35:06 INFO  : Disconnected from the channel tcfchan#3.
14:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:23 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:35:23 INFO  : 'jtag frequency' command is executed.
14:35:23 INFO  : Context for 'APU' is selected.
14:35:23 INFO  : System reset is completed.
14:35:26 INFO  : 'after 3000' command is executed.
14:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:35:30 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:35:30 INFO  : Context for 'APU' is selected.
14:35:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:35:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:30 INFO  : Context for 'APU' is selected.
14:35:30 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:35:31 INFO  : 'ps7_init' command is executed.
14:35:31 INFO  : 'ps7_post_config' command is executed.
14:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:32 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:32 INFO  : 'con' command is executed.
14:35:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:32 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:36:15 INFO  : Disconnected from the channel tcfchan#4.
14:37:10 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:37:33 INFO  : 'jtag frequency' command is executed.
14:37:33 INFO  : Context for 'APU' is selected.
14:37:33 INFO  : System reset is completed.
14:37:36 INFO  : 'after 3000' command is executed.
14:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:37:40 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:37:40 INFO  : Context for 'APU' is selected.
14:37:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:40 INFO  : Context for 'APU' is selected.
14:37:40 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:37:40 INFO  : 'ps7_init' command is executed.
14:37:40 INFO  : 'ps7_post_config' command is executed.
14:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:41 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:41 INFO  : 'con' command is executed.
14:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:41 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:48:24 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:48:24 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:48:26 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:48:36 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:50:16 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:50:16 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:50:18 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:50:31 INFO  : Disconnected from the channel tcfchan#6.
14:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:50:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:57 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:50:57 INFO  : 'jtag frequency' command is executed.
14:50:57 INFO  : Context for 'APU' is selected.
14:50:57 INFO  : System reset is completed.
14:51:00 INFO  : 'after 3000' command is executed.
14:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:51:04 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:51:04 INFO  : Context for 'APU' is selected.
14:51:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:04 INFO  : Context for 'APU' is selected.
14:51:04 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:51:05 INFO  : 'ps7_init' command is executed.
14:51:05 INFO  : 'ps7_post_config' command is executed.
14:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:05 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:06 INFO  : 'con' command is executed.
14:51:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:06 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:51:54 INFO  : Disconnected from the channel tcfchan#9.
15:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:00:58 INFO  : 'jtag frequency' command is executed.
15:00:58 INFO  : Context for 'APU' is selected.
15:00:58 INFO  : System reset is completed.
15:01:02 INFO  : 'after 3000' command is executed.
15:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:01:06 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:01:06 INFO  : Context for 'APU' is selected.
15:01:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:01:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:06 INFO  : Context for 'APU' is selected.
15:01:06 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:01:06 INFO  : 'ps7_init' command is executed.
15:01:06 INFO  : 'ps7_post_config' command is executed.
15:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:07 INFO  : 'con' command is executed.
15:01:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:07 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:01:18 INFO  : Disconnected from the channel tcfchan#10.
15:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:01:18 INFO  : 'jtag frequency' command is executed.
15:01:18 INFO  : Context for 'APU' is selected.
15:01:18 INFO  : System reset is completed.
15:01:22 INFO  : 'after 3000' command is executed.
15:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:01:26 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:01:26 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:26 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:01:26 INFO  : 'ps7_init' command is executed.
15:01:26 INFO  : 'ps7_post_config' command is executed.
15:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:27 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:27 INFO  : 'con' command is executed.
15:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:27 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:02:08 INFO  : Disconnected from the channel tcfchan#11.
16:42:57 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:42:57 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:42:59 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:43:09 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:44:18 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:44:18 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:44:20 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:57 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:44:57 INFO  : 'jtag frequency' command is executed.
16:44:57 INFO  : Context for 'APU' is selected.
16:44:57 INFO  : System reset is completed.
16:45:00 INFO  : 'after 3000' command is executed.
16:45:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:45:04 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:45:04 INFO  : Context for 'APU' is selected.
16:45:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:45:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:05 INFO  : Context for 'APU' is selected.
16:45:05 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:45:05 INFO  : 'ps7_init' command is executed.
16:45:05 INFO  : 'ps7_post_config' command is executed.
16:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : 'con' command is executed.
16:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:06 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:45:34 INFO  : Disconnected from the channel tcfchan#14.
16:58:19 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:58:19 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:58:21 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:58:31 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:59:19 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:59:19 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:59:20 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:59:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:00 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:00:00 INFO  : 'jtag frequency' command is executed.
17:00:00 INFO  : Context for 'APU' is selected.
17:00:00 INFO  : System reset is completed.
17:00:03 INFO  : 'after 3000' command is executed.
17:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:00:07 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:00:07 INFO  : Context for 'APU' is selected.
17:00:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:00:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:07 INFO  : Context for 'APU' is selected.
17:00:07 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:00:08 INFO  : 'ps7_init' command is executed.
17:00:08 INFO  : 'ps7_post_config' command is executed.
17:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:09 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:09 INFO  : 'con' command is executed.
17:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:09 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:02:04 INFO  : Disconnected from the channel tcfchan#17.
17:08:36 ERROR : An unexpected exception occurred in the module 'reading platform'
17:12:29 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
17:12:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:12:31 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
17:12:41 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
17:13:52 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
17:13:52 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:13:53 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:14:35 INFO  : 'jtag frequency' command is executed.
17:14:35 INFO  : Context for 'APU' is selected.
17:14:35 INFO  : System reset is completed.
17:14:38 INFO  : 'after 3000' command is executed.
17:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:14:42 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:14:42 INFO  : Context for 'APU' is selected.
17:14:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:42 INFO  : Context for 'APU' is selected.
17:14:42 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:14:43 INFO  : 'ps7_init' command is executed.
17:14:43 INFO  : 'ps7_post_config' command is executed.
17:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:44 INFO  : 'con' command is executed.
17:14:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:15:06 INFO  : Disconnected from the channel tcfchan#20.
17:25:25 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
17:25:25 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:25:27 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
17:25:37 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
17:26:12 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:26:12 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
17:26:12 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
17:26:12 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
17:26:12 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
17:26:12 ERROR : Failed to update application flags from BSP for 'lvds_test_app'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
17:26:13 ERROR : Failed to compute checksum of hardware specification file used by project 'lvds_test_app'
17:26:13 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
17:26:13 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
17:26:13 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
17:26:13 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
17:26:13 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
17:26:13 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
17:27:20 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
17:27:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:27:22 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
17:27:30 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
17:29:05 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
17:29:05 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:29:06 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:29:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:45 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:29:45 INFO  : 'jtag frequency' command is executed.
17:29:45 INFO  : Context for 'APU' is selected.
17:29:45 INFO  : System reset is completed.
17:29:48 INFO  : 'after 3000' command is executed.
17:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:29:52 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:29:52 INFO  : Context for 'APU' is selected.
17:29:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:52 INFO  : Context for 'APU' is selected.
17:29:52 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:29:53 INFO  : 'ps7_init' command is executed.
17:29:53 INFO  : 'ps7_post_config' command is executed.
17:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:53 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:54 INFO  : 'con' command is executed.
17:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:29:54 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:01:12 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:01:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:01:14 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:01:24 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:02:52 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:02:52 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:02:53 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:03:31 INFO  : Disconnected from the channel tcfchan#24.
18:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:03:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:57 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:03:57 INFO  : 'jtag frequency' command is executed.
18:03:57 INFO  : Context for 'APU' is selected.
18:03:57 INFO  : System reset is completed.
18:04:00 INFO  : 'after 3000' command is executed.
18:04:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:04:04 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:04:04 INFO  : Context for 'APU' is selected.
18:04:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:04 INFO  : Context for 'APU' is selected.
18:04:04 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:04:04 INFO  : 'ps7_init' command is executed.
18:04:05 INFO  : 'ps7_post_config' command is executed.
18:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:05 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:05 INFO  : 'con' command is executed.
18:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:05 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:14:32 INFO  : Disconnected from the channel tcfchan#27.
12:13:52 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:15:30 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:17:59 INFO  : 'jtag frequency' command is executed.
12:17:59 INFO  : Context for 'APU' is selected.
12:17:59 INFO  : System reset is completed.
12:18:02 INFO  : 'after 3000' command is executed.
12:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:18:06 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:18:06 INFO  : Context for 'APU' is selected.
12:18:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:06 INFO  : Context for 'APU' is selected.
12:18:06 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:18:07 INFO  : 'ps7_init' command is executed.
12:18:07 INFO  : 'ps7_post_config' command is executed.
12:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:08 INFO  : 'con' command is executed.
12:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:08 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:21:49 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:22:09 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:22:47 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:27:05 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:28:10 INFO  : Disconnected from the channel tcfchan#30.
13:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:15 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:28:15 INFO  : 'jtag frequency' command is executed.
13:28:15 INFO  : Context for 'APU' is selected.
13:28:16 INFO  : System reset is completed.
13:28:19 INFO  : 'after 3000' command is executed.
13:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:28:23 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:28:23 INFO  : Context for 'APU' is selected.
13:28:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:23 INFO  : Context for 'APU' is selected.
13:28:23 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:28:23 INFO  : 'ps7_init' command is executed.
13:28:23 INFO  : 'ps7_post_config' command is executed.
13:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:24 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:24 INFO  : 'con' command is executed.
13:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:24 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:29:50 INFO  : Disconnected from the channel tcfchan#32.
14:16:48 ERROR : An unexpected exception occurred in the module 'reading platform'
14:16:48 ERROR : An unexpected exception occurred in the module 'platform project logging'
14:20:06 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:20:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:20:09 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:20:22 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:33:35 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:33:35 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:33:36 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:34:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:34:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:08 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:35:08 INFO  : 'jtag frequency' command is executed.
14:35:08 INFO  : Context for 'APU' is selected.
14:35:08 INFO  : System reset is completed.
14:35:11 INFO  : 'after 3000' command is executed.
14:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:35:15 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:35:15 INFO  : Context for 'APU' is selected.
14:35:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:35:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:16 INFO  : Context for 'APU' is selected.
14:35:16 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:35:16 INFO  : 'ps7_init' command is executed.
14:35:16 INFO  : 'ps7_post_config' command is executed.
14:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:17 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:17 INFO  : 'con' command is executed.
14:35:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:17 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:38:44 INFO  : Disconnected from the channel tcfchan#35.
18:39:33 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:39:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:39:38 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:39:43 ERROR : 
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[?:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
18:39:44 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException: Unexpected error occurred. Please check log for further details.
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
18:41:07 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
18:41:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
18:41:10 INFO  : Registering command handlers for Vitis TCF services
18:41:11 INFO  : Platform repository initialization has completed.
18:41:14 INFO  : XSCT server has started successfully.
18:41:14 INFO  : plnx-install-location is set to ''
18:41:18 INFO  : Successfully done setting XSCT server connection channel  
18:41:18 INFO  : Successfully done query RDI_DATADIR 
18:41:18 INFO  : Successfully done setting workspace for the tool. 
18:42:04 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:42:04 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:42:05 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:42:07 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:42:20 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:44:25 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:44:25 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:44:26 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:04:52 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:05:05 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:16:31 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:54 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:24:54 INFO  : 'jtag frequency' command is executed.
19:24:54 INFO  : Context for 'APU' is selected.
19:24:54 INFO  : System reset is completed.
19:24:57 INFO  : 'after 3000' command is executed.
19:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:25:01 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:25:02 INFO  : Context for 'APU' is selected.
19:25:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:02 INFO  : Context for 'APU' is selected.
19:25:02 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:25:03 INFO  : 'ps7_init' command is executed.
19:25:03 INFO  : 'ps7_post_config' command is executed.
19:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:03 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:04 INFO  : 'con' command is executed.
19:25:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:25:04 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:30:41 INFO  : Disconnected from the channel tcfchan#2.
19:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:30:48 INFO  : 'jtag frequency' command is executed.
19:30:48 INFO  : Context for 'APU' is selected.
19:30:48 INFO  : System reset is completed.
19:30:51 INFO  : 'after 3000' command is executed.
19:30:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:30:55 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:30:55 INFO  : Context for 'APU' is selected.
19:30:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:30:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:55 INFO  : Context for 'APU' is selected.
19:30:55 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:30:56 INFO  : 'ps7_init' command is executed.
19:30:56 INFO  : 'ps7_post_config' command is executed.
19:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:57 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:57 INFO  : 'con' command is executed.
19:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:57 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:31:55 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:32:00 INFO  : Disconnected from the channel tcfchan#3.
19:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:32:06 INFO  : 'jtag frequency' command is executed.
19:32:06 INFO  : Context for 'APU' is selected.
19:32:07 INFO  : System reset is completed.
19:32:10 INFO  : 'after 3000' command is executed.
19:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:32:14 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:32:14 INFO  : Context for 'APU' is selected.
19:32:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:14 INFO  : Context for 'APU' is selected.
19:32:14 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:32:15 INFO  : 'ps7_init' command is executed.
19:32:15 INFO  : 'ps7_post_config' command is executed.
19:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:15 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:16 INFO  : 'con' command is executed.
19:32:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:16 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:32:39 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
19:32:43 INFO  : Disconnected from the channel tcfchan#4.
19:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:02 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:33:02 INFO  : 'jtag frequency' command is executed.
19:33:02 INFO  : Context for 'APU' is selected.
19:33:02 INFO  : System reset is completed.
19:33:06 INFO  : 'after 3000' command is executed.
19:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:33:10 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
19:33:10 INFO  : Context for 'APU' is selected.
19:33:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
19:33:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:10 INFO  : Context for 'APU' is selected.
19:33:10 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
19:33:11 INFO  : 'ps7_init' command is executed.
19:33:11 INFO  : 'ps7_post_config' command is executed.
19:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:12 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:12 INFO  : 'con' command is executed.
19:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:12 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:34:13 ERROR : An unexpected exception occurred in the module 'reading platform'
12:34:13 ERROR : An unexpected exception occurred in the module 'platform project logging'
12:35:29 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:35:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:35:31 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:35:34 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:35:34 INFO  : Unable to read in MSS file C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app\system.mss : null
12:35:35 ERROR : 
java.lang.RuntimeException:  Os Description not found for   
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:806) ~[?:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1160) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
12:35:35 WARN  : Failed to closesw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/system.mss"
Reason: Cannot close sw design 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/system.mss'.
Design is not opened in the current session.


12:35:35 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException:  Os Description not found for   
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
12:35:50 INFO  : Disconnected from the channel tcfchan#5.
12:36:44 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
12:36:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
12:36:47 INFO  : Registering command handlers for Vitis TCF services
12:36:47 INFO  : Platform repository initialization has completed.
12:36:49 INFO  : XSCT server has started successfully.
12:36:49 INFO  : plnx-install-location is set to ''
12:36:55 INFO  : Successfully done setting XSCT server connection channel  
12:36:55 INFO  : Successfully done query RDI_DATADIR 
12:36:55 INFO  : Successfully done setting workspace for the tool. 
12:37:40 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:37:40 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:37:41 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:37:42 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:37:52 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:47:34 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:47:34 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
12:47:34 WARN  : Failed to closehw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
12:47:34 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
12:47:34 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
12:47:34 ERROR : Failed to update application flags from BSP for 'lvds_test_app'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
12:47:35 ERROR : Failed to compute checksum of hardware specification file used by project 'lvds_test_app'
12:47:35 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
12:47:35 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
12:47:35 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
12:47:35 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
12:47:35 INFO  : Result from executing command 'getProjects': RemoteSystemsTempFiles;lvds_test_app;lvds_test_app_system;lvds_test_wrapper
12:47:35 ERROR : Failed to openhw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa"
Reason: C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
12:48:45 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:48:45 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:48:46 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:52:58 INFO  : 'jtag frequency' command is executed.
12:52:58 INFO  : Context for 'APU' is selected.
12:52:58 INFO  : System reset is completed.
12:53:01 INFO  : 'after 3000' command is executed.
12:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:53:05 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:53:05 INFO  : Context for 'APU' is selected.
12:53:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:53:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:05 INFO  : Context for 'APU' is selected.
12:53:05 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:53:06 INFO  : 'ps7_init' command is executed.
12:53:06 INFO  : 'ps7_post_config' command is executed.
12:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:07 INFO  : 'con' command is executed.
12:53:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:07 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:53:34 INFO  : Disconnected from the channel tcfchan#3.
13:03:48 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:03:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:03:51 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:04:04 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:05:30 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:05:30 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:05:32 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:05:50 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:06:12 INFO  : 'jtag frequency' command is executed.
13:06:12 INFO  : Context for 'APU' is selected.
13:06:12 INFO  : System reset is completed.
13:06:15 INFO  : 'after 3000' command is executed.
13:06:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:06:20 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:06:20 INFO  : Context for 'APU' is selected.
13:06:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:20 INFO  : Context for 'APU' is selected.
13:06:20 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:06:21 INFO  : 'ps7_init' command is executed.
13:06:21 INFO  : 'ps7_post_config' command is executed.
13:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:21 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:21 INFO  : 'con' command is executed.
13:06:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:21 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:06:36 INFO  : Disconnected from the channel tcfchan#5.
13:06:52 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:07:01 INFO  : 'jtag frequency' command is executed.
13:07:01 INFO  : Context for 'APU' is selected.
13:07:01 INFO  : System reset is completed.
13:07:04 INFO  : 'after 3000' command is executed.
13:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:07:08 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:07:08 INFO  : Context for 'APU' is selected.
13:07:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:08 INFO  : Context for 'APU' is selected.
13:07:08 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:07:09 INFO  : 'ps7_init' command is executed.
13:07:09 INFO  : 'ps7_post_config' command is executed.
13:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:10 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:10 INFO  : 'con' command is executed.
13:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:07:10 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:07:33 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:07:37 INFO  : Disconnected from the channel tcfchan#6.
13:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:07:51 INFO  : 'jtag frequency' command is executed.
13:07:51 INFO  : Context for 'APU' is selected.
13:07:51 INFO  : System reset is completed.
13:07:54 INFO  : 'after 3000' command is executed.
13:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:07:59 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:07:59 INFO  : Context for 'APU' is selected.
13:07:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:07:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:59 INFO  : Context for 'APU' is selected.
13:07:59 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:07:59 INFO  : 'ps7_init' command is executed.
13:07:59 INFO  : 'ps7_post_config' command is executed.
13:07:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:00 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:00 INFO  : 'con' command is executed.
13:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:00 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:08:17 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:08:25 INFO  : Disconnected from the channel tcfchan#7.
13:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:08:34 INFO  : 'jtag frequency' command is executed.
13:08:34 INFO  : Context for 'APU' is selected.
13:08:34 INFO  : System reset is completed.
13:08:37 INFO  : 'after 3000' command is executed.
13:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:08:41 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:08:41 INFO  : Context for 'APU' is selected.
13:08:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:41 INFO  : Context for 'APU' is selected.
13:08:41 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:08:42 INFO  : 'ps7_init' command is executed.
13:08:42 INFO  : 'ps7_post_config' command is executed.
13:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:43 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:43 INFO  : 'con' command is executed.
13:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:43 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:08:55 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:09:00 INFO  : Disconnected from the channel tcfchan#8.
13:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:09:18 INFO  : 'jtag frequency' command is executed.
13:09:18 INFO  : Context for 'APU' is selected.
13:09:18 INFO  : System reset is completed.
13:09:21 INFO  : 'after 3000' command is executed.
13:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:09:25 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:09:25 INFO  : Context for 'APU' is selected.
13:09:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:25 INFO  : Context for 'APU' is selected.
13:09:25 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:09:26 INFO  : 'ps7_init' command is executed.
13:09:26 INFO  : 'ps7_post_config' command is executed.
13:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:26 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:27 INFO  : 'con' command is executed.
13:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:27 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:33:40 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:33:54 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:19:31 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:19:45 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:20:07 INFO  : Disconnected from the channel tcfchan#9.
15:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:08 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:20:08 INFO  : 'jtag frequency' command is executed.
15:20:08 INFO  : Context for 'APU' is selected.
15:20:08 INFO  : System reset is completed.
15:20:11 INFO  : 'after 3000' command is executed.
15:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:20:15 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:20:15 INFO  : Context for 'APU' is selected.
15:20:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:15 INFO  : Context for 'APU' is selected.
15:20:15 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:20:16 INFO  : 'ps7_init' command is executed.
15:20:16 INFO  : 'ps7_post_config' command is executed.
15:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:16 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:17 INFO  : 'con' command is executed.
15:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:20:17 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:21:23 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:21:28 INFO  : Disconnected from the channel tcfchan#10.
15:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:42 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:21:42 INFO  : 'jtag frequency' command is executed.
15:21:42 INFO  : Context for 'APU' is selected.
15:21:42 INFO  : System reset is completed.
15:21:45 INFO  : 'after 3000' command is executed.
15:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:21:49 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:21:49 INFO  : Context for 'APU' is selected.
15:21:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:21:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:50 INFO  : Context for 'APU' is selected.
15:21:50 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:21:50 INFO  : 'ps7_init' command is executed.
15:21:50 INFO  : 'ps7_post_config' command is executed.
15:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:51 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:51 INFO  : 'con' command is executed.
15:21:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:51 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:22:57 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:23:03 INFO  : Disconnected from the channel tcfchan#11.
15:23:21 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:23:35 INFO  : 'jtag frequency' command is executed.
15:23:35 INFO  : Context for 'APU' is selected.
15:23:35 INFO  : System reset is completed.
15:23:38 INFO  : 'after 3000' command is executed.
15:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:23:43 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:23:43 INFO  : Context for 'APU' is selected.
15:23:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:23:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:43 INFO  : Context for 'APU' is selected.
15:23:43 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:23:43 INFO  : 'ps7_init' command is executed.
15:23:44 INFO  : 'ps7_post_config' command is executed.
15:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:44 INFO  : 'con' command is executed.
15:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:25:37 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:25:43 INFO  : Disconnected from the channel tcfchan#12.
15:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:47 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:25:47 INFO  : 'jtag frequency' command is executed.
15:25:47 INFO  : Context for 'APU' is selected.
15:25:47 INFO  : System reset is completed.
15:25:50 INFO  : 'after 3000' command is executed.
15:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:25:55 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:25:55 INFO  : Context for 'APU' is selected.
15:25:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:55 INFO  : Context for 'APU' is selected.
15:25:55 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:25:56 INFO  : 'ps7_init' command is executed.
15:25:56 INFO  : 'ps7_post_config' command is executed.
15:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:56 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:57 INFO  : 'con' command is executed.
15:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:57 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:26:57 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:27:06 INFO  : Disconnected from the channel tcfchan#13.
15:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:27:12 INFO  : 'jtag frequency' command is executed.
15:27:12 INFO  : Context for 'APU' is selected.
15:27:12 INFO  : System reset is completed.
15:27:15 INFO  : 'after 3000' command is executed.
15:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:27:19 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:27:19 INFO  : Context for 'APU' is selected.
15:27:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:19 INFO  : Context for 'APU' is selected.
15:27:19 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:27:20 INFO  : 'ps7_init' command is executed.
15:27:20 INFO  : 'ps7_post_config' command is executed.
15:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:21 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:21 INFO  : 'con' command is executed.
15:27:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:21 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:28:20 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:28:55 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:28:59 INFO  : Disconnected from the channel tcfchan#14.
15:29:29 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:29:36 INFO  : 'jtag frequency' command is executed.
15:29:36 INFO  : Context for 'APU' is selected.
15:29:36 INFO  : System reset is completed.
15:29:39 INFO  : 'after 3000' command is executed.
15:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:29:43 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:29:43 INFO  : Context for 'APU' is selected.
15:29:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:43 INFO  : Context for 'APU' is selected.
15:29:43 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:29:44 INFO  : 'ps7_init' command is executed.
15:29:44 INFO  : 'ps7_post_config' command is executed.
15:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:45 INFO  : 'con' command is executed.
15:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:45 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:30:04 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:30:07 INFO  : Disconnected from the channel tcfchan#15.
15:30:18 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:30:40 INFO  : 'jtag frequency' command is executed.
15:30:40 INFO  : Context for 'APU' is selected.
15:30:40 INFO  : System reset is completed.
15:30:43 INFO  : 'after 3000' command is executed.
15:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:30:47 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:30:47 INFO  : Context for 'APU' is selected.
15:30:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:47 INFO  : Context for 'APU' is selected.
15:30:47 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:30:48 INFO  : 'ps7_init' command is executed.
15:30:48 INFO  : 'ps7_post_config' command is executed.
15:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:48 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:49 INFO  : 'con' command is executed.
15:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:49 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:35:25 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:38:51 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:40:27 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:40:31 INFO  : Disconnected from the channel tcfchan#17.
15:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:40:36 INFO  : 'jtag frequency' command is executed.
15:40:36 INFO  : Context for 'APU' is selected.
15:40:36 INFO  : System reset is completed.
15:40:39 INFO  : 'after 3000' command is executed.
15:40:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:40:43 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:40:43 INFO  : Context for 'APU' is selected.
15:40:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:43 INFO  : Context for 'APU' is selected.
15:40:43 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:40:44 INFO  : 'ps7_init' command is executed.
15:40:44 INFO  : 'ps7_post_config' command is executed.
15:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:45 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:45 INFO  : 'con' command is executed.
15:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:40:45 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:48:54 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:52:16 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:52:23 INFO  : Disconnected from the channel tcfchan#18.
16:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:30 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:52:30 INFO  : 'jtag frequency' command is executed.
16:52:30 INFO  : Context for 'APU' is selected.
16:52:30 INFO  : System reset is completed.
16:52:33 INFO  : 'after 3000' command is executed.
16:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:52:37 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:52:37 INFO  : Context for 'APU' is selected.
16:52:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:37 INFO  : Context for 'APU' is selected.
16:52:37 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:52:38 INFO  : 'ps7_init' command is executed.
16:52:38 INFO  : 'ps7_post_config' command is executed.
16:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:38 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:39 INFO  : 'con' command is executed.
16:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:39 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:54:06 INFO  : Disconnected from the channel tcfchan#19.
16:57:53 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:07 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:58:07 INFO  : 'jtag frequency' command is executed.
16:58:07 INFO  : Context for 'APU' is selected.
16:58:07 INFO  : System reset is completed.
16:58:10 INFO  : 'after 3000' command is executed.
16:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:58:14 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:58:14 INFO  : Context for 'APU' is selected.
16:58:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:14 INFO  : Context for 'APU' is selected.
16:58:14 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:58:15 INFO  : 'ps7_init' command is executed.
16:58:15 INFO  : 'ps7_post_config' command is executed.
16:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:16 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:16 INFO  : 'con' command is executed.
16:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:16 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:58:24 INFO  : Disconnected from the channel tcfchan#20.
16:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:58:41 INFO  : 'jtag frequency' command is executed.
16:58:41 INFO  : Context for 'APU' is selected.
16:58:41 INFO  : System reset is completed.
16:58:44 INFO  : 'after 3000' command is executed.
16:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:58:48 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:58:48 INFO  : Context for 'APU' is selected.
16:58:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:48 INFO  : Context for 'APU' is selected.
16:58:48 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:58:49 INFO  : 'ps7_init' command is executed.
16:58:49 INFO  : 'ps7_post_config' command is executed.
16:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:50 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:50 INFO  : 'con' command is executed.
16:58:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:59:08 INFO  : Disconnected from the channel tcfchan#21.
16:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:08 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:59:08 INFO  : 'jtag frequency' command is executed.
16:59:08 INFO  : Context for 'APU' is selected.
16:59:08 INFO  : System reset is completed.
16:59:11 INFO  : 'after 3000' command is executed.
16:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:59:15 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:59:15 INFO  : Context for 'APU' is selected.
16:59:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:59:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:15 INFO  : Context for 'APU' is selected.
16:59:15 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:59:16 INFO  : 'ps7_init' command is executed.
16:59:16 INFO  : 'ps7_post_config' command is executed.
16:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:17 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:17 INFO  : 'con' command is executed.
16:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:59:17 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:02:10 INFO  : Disconnected from the channel tcfchan#22.
17:02:13 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:02:19 INFO  : 'jtag frequency' command is executed.
17:02:19 INFO  : Context for 'APU' is selected.
17:02:19 INFO  : System reset is completed.
17:02:22 INFO  : 'after 3000' command is executed.
17:02:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:02:26 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:02:26 INFO  : Context for 'APU' is selected.
17:02:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:26 INFO  : Context for 'APU' is selected.
17:02:26 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:02:27 INFO  : 'ps7_init' command is executed.
17:02:27 INFO  : 'ps7_post_config' command is executed.
17:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:27 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:28 INFO  : 'con' command is executed.
17:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:02:28 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:03:14 INFO  : Disconnected from the channel tcfchan#23.
17:03:16 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:03:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:03:34 INFO  : 'jtag frequency' command is executed.
17:03:34 INFO  : Context for 'APU' is selected.
17:03:35 INFO  : System reset is completed.
17:03:38 INFO  : 'after 3000' command is executed.
17:03:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:03:42 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:03:42 INFO  : Context for 'APU' is selected.
17:03:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:03:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:42 INFO  : Context for 'APU' is selected.
17:03:42 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:03:43 INFO  : 'ps7_init' command is executed.
17:03:43 INFO  : 'ps7_post_config' command is executed.
17:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:43 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:43 INFO  : 'con' command is executed.
17:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:43 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:03:57 INFO  : Disconnected from the channel tcfchan#24.
17:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:03:58 INFO  : 'jtag frequency' command is executed.
17:03:58 INFO  : Context for 'APU' is selected.
17:03:58 INFO  : System reset is completed.
17:04:01 INFO  : 'after 3000' command is executed.
17:04:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:04:05 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:04:05 INFO  : Context for 'APU' is selected.
17:04:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:05 INFO  : Context for 'APU' is selected.
17:04:05 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:04:06 INFO  : 'ps7_init' command is executed.
17:04:06 INFO  : 'ps7_post_config' command is executed.
17:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:06 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:07 INFO  : 'con' command is executed.
17:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:07 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:05:03 INFO  : Disconnected from the channel tcfchan#25.
17:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:03 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:05:03 INFO  : 'jtag frequency' command is executed.
17:05:03 INFO  : Context for 'APU' is selected.
17:05:03 INFO  : System reset is completed.
17:05:06 INFO  : 'after 3000' command is executed.
17:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:05:10 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:05:10 INFO  : Context for 'APU' is selected.
17:05:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:10 INFO  : Context for 'APU' is selected.
17:05:10 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:05:11 INFO  : 'ps7_init' command is executed.
17:05:11 INFO  : 'ps7_post_config' command is executed.
17:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:12 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:12 INFO  : 'con' command is executed.
17:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:12 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:05:59 INFO  : Disconnected from the channel tcfchan#26.
17:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:05:59 INFO  : 'jtag frequency' command is executed.
17:05:59 INFO  : Context for 'APU' is selected.
17:05:59 INFO  : System reset is completed.
17:06:02 INFO  : 'after 3000' command is executed.
17:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:06:06 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:06:06 INFO  : Context for 'APU' is selected.
17:06:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:07 INFO  : Context for 'APU' is selected.
17:06:07 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:06:07 INFO  : 'ps7_init' command is executed.
17:06:07 INFO  : 'ps7_post_config' command is executed.
17:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:08 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:08 INFO  : 'con' command is executed.
17:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:08 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:08:08 INFO  : Disconnected from the channel tcfchan#27.
17:08:10 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:16 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:08:16 INFO  : 'jtag frequency' command is executed.
17:08:16 INFO  : Context for 'APU' is selected.
17:08:16 INFO  : System reset is completed.
17:08:19 INFO  : 'after 3000' command is executed.
17:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:08:24 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:08:24 INFO  : Context for 'APU' is selected.
17:08:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:24 INFO  : Context for 'APU' is selected.
17:08:24 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:08:24 INFO  : 'ps7_init' command is executed.
17:08:25 INFO  : 'ps7_post_config' command is executed.
17:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:25 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:25 INFO  : 'con' command is executed.
17:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:08:25 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:10:26 INFO  : Disconnected from the channel tcfchan#28.
17:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:26 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:10:26 INFO  : 'jtag frequency' command is executed.
17:10:26 INFO  : Context for 'APU' is selected.
17:10:26 INFO  : System reset is completed.
17:10:29 INFO  : 'after 3000' command is executed.
17:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:10:33 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:10:33 INFO  : Context for 'APU' is selected.
17:10:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:10:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:33 INFO  : Context for 'APU' is selected.
17:10:34 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:10:34 INFO  : 'ps7_init' command is executed.
17:10:34 INFO  : 'ps7_post_config' command is executed.
17:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:35 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:35 INFO  : 'con' command is executed.
17:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:35 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:13:02 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:13:05 INFO  : Disconnected from the channel tcfchan#29.
17:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:05 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:13:05 INFO  : 'jtag frequency' command is executed.
17:13:05 INFO  : Context for 'APU' is selected.
17:13:06 INFO  : System reset is completed.
17:13:09 INFO  : 'after 3000' command is executed.
17:13:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:13:13 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:13:13 INFO  : Context for 'APU' is selected.
17:13:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:13:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:13 INFO  : Context for 'APU' is selected.
17:13:13 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:13:13 INFO  : 'ps7_init' command is executed.
17:13:13 INFO  : 'ps7_post_config' command is executed.
17:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:14 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:14 INFO  : 'con' command is executed.
17:13:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:14 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:19:35 INFO  : Disconnected from the channel tcfchan#30.
17:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:19:35 INFO  : 'jtag frequency' command is executed.
17:19:35 INFO  : Context for 'APU' is selected.
17:19:35 INFO  : System reset is completed.
17:19:38 INFO  : 'after 3000' command is executed.
17:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:19:42 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:19:42 INFO  : Context for 'APU' is selected.
17:19:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:42 INFO  : Context for 'APU' is selected.
17:19:42 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:19:43 INFO  : 'ps7_init' command is executed.
17:19:43 INFO  : 'ps7_post_config' command is executed.
17:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:44 INFO  : 'con' command is executed.
17:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:23:05 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:23:19 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:29:28 INFO  : Disconnected from the channel tcfchan#31.
17:29:36 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:52 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:29:52 INFO  : 'jtag frequency' command is executed.
17:29:52 INFO  : Context for 'APU' is selected.
17:29:52 INFO  : System reset is completed.
17:29:55 INFO  : 'after 3000' command is executed.
17:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:29:59 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:29:59 INFO  : Context for 'APU' is selected.
17:29:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:29:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:59 INFO  : Context for 'APU' is selected.
17:29:59 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:30:00 INFO  : 'ps7_init' command is executed.
17:30:00 INFO  : 'ps7_post_config' command is executed.
17:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:01 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:01 INFO  : 'con' command is executed.
17:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:01 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:31:51 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:31:56 INFO  : Disconnected from the channel tcfchan#32.
17:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:31:56 INFO  : 'jtag frequency' command is executed.
17:31:56 INFO  : Context for 'APU' is selected.
17:31:56 INFO  : System reset is completed.
17:31:59 INFO  : 'after 3000' command is executed.
17:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:32:04 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:32:04 INFO  : Context for 'APU' is selected.
17:32:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:04 INFO  : Context for 'APU' is selected.
17:32:04 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:32:05 INFO  : 'ps7_init' command is executed.
17:32:05 INFO  : 'ps7_post_config' command is executed.
17:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:05 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:05 INFO  : 'con' command is executed.
17:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:05 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:32:19 INFO  : Disconnected from the channel tcfchan#33.
17:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:20 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:32:20 INFO  : 'jtag frequency' command is executed.
17:32:20 INFO  : Context for 'APU' is selected.
17:32:20 INFO  : System reset is completed.
17:32:23 INFO  : 'after 3000' command is executed.
17:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:32:27 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:32:27 INFO  : Context for 'APU' is selected.
17:32:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:27 INFO  : Context for 'APU' is selected.
17:32:27 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:32:28 INFO  : 'ps7_init' command is executed.
17:32:28 INFO  : 'ps7_post_config' command is executed.
17:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:28 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:29 INFO  : 'con' command is executed.
17:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:29 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:32:49 INFO  : Disconnected from the channel tcfchan#34.
17:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:54 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:32:54 INFO  : 'jtag frequency' command is executed.
17:32:54 INFO  : Context for 'APU' is selected.
17:32:54 INFO  : System reset is completed.
17:32:57 INFO  : 'after 3000' command is executed.
17:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:33:01 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:33:01 INFO  : Context for 'APU' is selected.
17:33:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:01 INFO  : Context for 'APU' is selected.
17:33:01 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:33:02 INFO  : 'ps7_init' command is executed.
17:33:02 INFO  : 'ps7_post_config' command is executed.
17:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:02 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:03 INFO  : 'con' command is executed.
17:33:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:03 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:33:58 INFO  : Disconnected from the channel tcfchan#35.
17:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:33:58 INFO  : 'jtag frequency' command is executed.
17:33:58 INFO  : Context for 'APU' is selected.
17:33:58 INFO  : System reset is completed.
17:34:01 INFO  : 'after 3000' command is executed.
17:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:34:06 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:34:06 INFO  : Context for 'APU' is selected.
17:34:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:34:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:06 INFO  : Context for 'APU' is selected.
17:34:06 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:34:07 INFO  : 'ps7_init' command is executed.
17:34:07 INFO  : 'ps7_post_config' command is executed.
17:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:07 INFO  : 'con' command is executed.
17:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:07 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:42:13 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:42:19 INFO  : Disconnected from the channel tcfchan#36.
17:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:42:24 INFO  : 'jtag frequency' command is executed.
17:42:24 INFO  : Context for 'APU' is selected.
17:42:24 INFO  : System reset is completed.
17:42:27 INFO  : 'after 3000' command is executed.
17:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:42:31 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:42:31 INFO  : Context for 'APU' is selected.
17:42:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:42:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:32 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:42:32 INFO  : 'ps7_init' command is executed.
17:42:32 INFO  : 'ps7_post_config' command is executed.
17:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:33 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:33 INFO  : 'con' command is executed.
17:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:33 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:47:56 INFO  : Disconnected from the channel tcfchan#37.
17:48:06 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:49:48 INFO  : 'jtag frequency' command is executed.
17:49:48 INFO  : Context for 'APU' is selected.
17:49:48 INFO  : System reset is completed.
17:49:51 INFO  : 'after 3000' command is executed.
17:49:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:49:55 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:49:55 INFO  : Context for 'APU' is selected.
17:49:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:55 INFO  : Context for 'APU' is selected.
17:49:55 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:49:56 INFO  : 'ps7_init' command is executed.
17:49:56 INFO  : 'ps7_post_config' command is executed.
17:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:56 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:57 INFO  : 'con' command is executed.
17:49:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:57 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:50:10 INFO  : Disconnected from the channel tcfchan#39.
17:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:10 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:50:10 INFO  : 'jtag frequency' command is executed.
17:50:10 INFO  : Context for 'APU' is selected.
17:50:10 INFO  : System reset is completed.
17:50:13 INFO  : 'after 3000' command is executed.
17:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:50:17 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:50:17 INFO  : Context for 'APU' is selected.
17:50:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:18 INFO  : Context for 'APU' is selected.
17:50:18 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:50:18 INFO  : 'ps7_init' command is executed.
17:50:18 INFO  : 'ps7_post_config' command is executed.
17:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:19 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:19 INFO  : 'con' command is executed.
17:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:19 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:50:40 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:50:43 INFO  : Disconnected from the channel tcfchan#40.
17:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:50:48 INFO  : 'jtag frequency' command is executed.
17:50:48 INFO  : Context for 'APU' is selected.
17:50:48 INFO  : System reset is completed.
17:50:51 INFO  : 'after 3000' command is executed.
17:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:50:55 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:50:55 INFO  : Context for 'APU' is selected.
17:50:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:50:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:55 INFO  : Context for 'APU' is selected.
17:50:55 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:50:56 INFO  : 'ps7_init' command is executed.
17:50:56 INFO  : 'ps7_post_config' command is executed.
17:50:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:57 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:57 INFO  : 'con' command is executed.
17:50:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:57 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:54:11 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
17:54:15 INFO  : Disconnected from the channel tcfchan#41.
17:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:54:40 INFO  : 'jtag frequency' command is executed.
17:54:40 INFO  : Context for 'APU' is selected.
17:54:40 INFO  : System reset is completed.
17:54:43 INFO  : 'after 3000' command is executed.
17:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:54:47 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:54:47 INFO  : Context for 'APU' is selected.
17:54:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:47 INFO  : Context for 'APU' is selected.
17:54:47 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:54:48 INFO  : 'ps7_init' command is executed.
17:54:48 INFO  : 'ps7_post_config' command is executed.
17:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:48 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:49 INFO  : 'con' command is executed.
17:54:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:49 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:56:03 INFO  : Disconnected from the channel tcfchan#42.
17:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:56:04 INFO  : 'jtag frequency' command is executed.
17:56:04 INFO  : Context for 'APU' is selected.
17:56:04 INFO  : System reset is completed.
17:56:07 INFO  : 'after 3000' command is executed.
17:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:56:11 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:56:11 INFO  : Context for 'APU' is selected.
17:56:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:11 INFO  : Context for 'APU' is selected.
17:56:11 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:56:12 INFO  : 'ps7_init' command is executed.
17:56:12 INFO  : 'ps7_post_config' command is executed.
17:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:12 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:13 INFO  : 'con' command is executed.
17:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:13 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:57:49 INFO  : Disconnected from the channel tcfchan#43.
17:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:49 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:57:50 INFO  : 'jtag frequency' command is executed.
17:57:50 INFO  : Context for 'APU' is selected.
17:57:50 INFO  : System reset is completed.
17:57:53 INFO  : 'after 3000' command is executed.
17:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:57:57 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:57:57 INFO  : Context for 'APU' is selected.
17:57:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:57 INFO  : Context for 'APU' is selected.
17:57:57 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:57:58 INFO  : 'ps7_init' command is executed.
17:57:58 INFO  : 'ps7_post_config' command is executed.
17:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:58 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:58 INFO  : 'con' command is executed.
17:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:58 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:58:32 INFO  : Disconnected from the channel tcfchan#44.
17:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:32 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:58:32 INFO  : 'jtag frequency' command is executed.
17:58:32 INFO  : Context for 'APU' is selected.
17:58:33 INFO  : System reset is completed.
17:58:36 INFO  : 'after 3000' command is executed.
17:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:58:40 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:58:40 INFO  : Context for 'APU' is selected.
17:58:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:40 INFO  : Context for 'APU' is selected.
17:58:40 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:58:40 INFO  : 'ps7_init' command is executed.
17:58:40 INFO  : 'ps7_post_config' command is executed.
17:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:41 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:41 INFO  : 'con' command is executed.
17:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:41 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
17:59:33 INFO  : Disconnected from the channel tcfchan#45.
17:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
17:59:33 INFO  : 'jtag frequency' command is executed.
17:59:33 INFO  : Context for 'APU' is selected.
17:59:33 INFO  : System reset is completed.
17:59:36 INFO  : 'after 3000' command is executed.
17:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
17:59:40 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
17:59:40 INFO  : Context for 'APU' is selected.
17:59:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
17:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:41 INFO  : Context for 'APU' is selected.
17:59:41 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
17:59:41 INFO  : 'ps7_init' command is executed.
17:59:41 INFO  : 'ps7_post_config' command is executed.
17:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:42 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:42 INFO  : 'con' command is executed.
17:59:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:42 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:00:19 INFO  : Disconnected from the channel tcfchan#46.
18:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:20 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:00:20 INFO  : 'jtag frequency' command is executed.
18:00:20 INFO  : Context for 'APU' is selected.
18:00:20 INFO  : System reset is completed.
18:00:23 INFO  : 'after 3000' command is executed.
18:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:00:27 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:00:27 INFO  : Context for 'APU' is selected.
18:00:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:00:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:27 INFO  : Context for 'APU' is selected.
18:00:27 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:00:28 INFO  : 'ps7_init' command is executed.
18:00:28 INFO  : 'ps7_post_config' command is executed.
18:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:29 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:29 INFO  : 'con' command is executed.
18:00:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:29 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:01:30 INFO  : Disconnected from the channel tcfchan#47.
18:01:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:30 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:01:30 INFO  : 'jtag frequency' command is executed.
18:01:30 INFO  : Context for 'APU' is selected.
18:01:30 INFO  : System reset is completed.
18:01:33 INFO  : 'after 3000' command is executed.
18:01:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:01:37 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:01:37 INFO  : Context for 'APU' is selected.
18:01:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:37 INFO  : Context for 'APU' is selected.
18:01:37 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:01:38 INFO  : 'ps7_init' command is executed.
18:01:38 INFO  : 'ps7_post_config' command is executed.
18:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:39 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:39 INFO  : 'con' command is executed.
18:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:39 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:13:40 INFO  : Disconnected from the channel tcfchan#48.
18:15:38 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:14 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:16:14 INFO  : 'jtag frequency' command is executed.
18:16:14 INFO  : Context for 'APU' is selected.
18:16:14 INFO  : System reset is completed.
18:16:17 INFO  : 'after 3000' command is executed.
18:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:16:21 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:16:21 INFO  : Context for 'APU' is selected.
18:16:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:21 INFO  : Context for 'APU' is selected.
18:16:21 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:16:22 INFO  : 'ps7_init' command is executed.
18:16:22 INFO  : 'ps7_post_config' command is executed.
18:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:23 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:23 INFO  : 'con' command is executed.
18:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:23 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:16:36 INFO  : Disconnected from the channel tcfchan#49.
18:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:16:36 INFO  : 'jtag frequency' command is executed.
18:16:36 INFO  : Context for 'APU' is selected.
18:16:37 INFO  : System reset is completed.
18:16:40 INFO  : 'after 3000' command is executed.
18:16:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:16:44 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:16:44 INFO  : Context for 'APU' is selected.
18:16:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:44 INFO  : Context for 'APU' is selected.
18:16:44 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:16:45 INFO  : 'ps7_init' command is executed.
18:16:45 INFO  : 'ps7_post_config' command is executed.
18:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:45 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:46 INFO  : 'con' command is executed.
18:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:46 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:19:14 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:19:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:19:16 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:19:30 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
18:20:40 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
18:20:40 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:20:43 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:20:54 INFO  : Disconnected from the channel tcfchan#50.
18:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:21:18 INFO  : 'jtag frequency' command is executed.
18:21:18 INFO  : Context for 'APU' is selected.
18:21:18 INFO  : System reset is completed.
18:21:21 INFO  : 'after 3000' command is executed.
18:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:21:25 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:21:25 INFO  : Context for 'APU' is selected.
18:21:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:25 INFO  : Context for 'APU' is selected.
18:21:25 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:21:26 INFO  : 'ps7_init' command is executed.
18:21:26 INFO  : 'ps7_post_config' command is executed.
18:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:26 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:27 INFO  : 'con' command is executed.
18:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:27 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:22:40 INFO  : Disconnected from the channel tcfchan#52.
18:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:41 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:22:41 INFO  : 'jtag frequency' command is executed.
18:22:41 INFO  : Context for 'APU' is selected.
18:22:41 INFO  : System reset is completed.
18:22:44 INFO  : 'after 3000' command is executed.
18:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:22:48 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:22:48 INFO  : Context for 'APU' is selected.
18:22:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:22:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:48 INFO  : Context for 'APU' is selected.
18:22:48 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:22:49 INFO  : 'ps7_init' command is executed.
18:22:49 INFO  : 'ps7_post_config' command is executed.
18:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:50 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:50 INFO  : 'con' command is executed.
18:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:22:50 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:28:09 INFO  : Disconnected from the channel tcfchan#53.
18:28:13 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:28:59 INFO  : 'jtag frequency' command is executed.
18:28:59 INFO  : Context for 'APU' is selected.
18:28:59 INFO  : System reset is completed.
18:29:02 INFO  : 'after 3000' command is executed.
18:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:29:06 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:29:06 INFO  : Context for 'APU' is selected.
18:29:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:06 INFO  : Context for 'APU' is selected.
18:29:06 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:29:07 INFO  : 'ps7_init' command is executed.
18:29:07 INFO  : 'ps7_post_config' command is executed.
18:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:07 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:08 INFO  : 'con' command is executed.
18:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:29:08 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:31:27 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
18:31:31 INFO  : Disconnected from the channel tcfchan#54.
18:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:31:36 INFO  : 'jtag frequency' command is executed.
18:31:36 INFO  : Context for 'APU' is selected.
18:31:36 INFO  : System reset is completed.
18:31:39 INFO  : 'after 3000' command is executed.
18:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:31:43 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:31:43 INFO  : Context for 'APU' is selected.
18:31:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:43 INFO  : Context for 'APU' is selected.
18:31:43 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:31:44 INFO  : 'ps7_init' command is executed.
18:31:44 INFO  : 'ps7_post_config' command is executed.
18:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:44 INFO  : 'con' command is executed.
18:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
18:43:37 INFO  : Disconnected from the channel tcfchan#55.
18:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
18:43:44 INFO  : 'jtag frequency' command is executed.
18:43:44 INFO  : Context for 'APU' is selected.
18:43:44 INFO  : System reset is completed.
18:43:47 INFO  : 'after 3000' command is executed.
18:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
18:43:51 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
18:43:51 INFO  : Context for 'APU' is selected.
18:43:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
18:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:51 INFO  : Context for 'APU' is selected.
18:43:51 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
18:43:52 INFO  : 'ps7_init' command is executed.
18:43:52 INFO  : 'ps7_post_config' command is executed.
18:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:52 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:52 INFO  : 'con' command is executed.
18:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:52 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
19:11:28 INFO  : Disconnected from the channel tcfchan#56.
11:36:48 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
11:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:38:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
11:38:22 INFO  : 'jtag frequency' command is executed.
11:38:22 INFO  : Context for 'APU' is selected.
11:38:22 INFO  : System reset is completed.
11:38:25 INFO  : 'after 3000' command is executed.
11:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
11:38:29 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
11:38:29 INFO  : Context for 'APU' is selected.
11:38:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
11:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:29 INFO  : Context for 'APU' is selected.
11:38:29 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
11:38:30 INFO  : 'ps7_init' command is executed.
11:38:30 INFO  : 'ps7_post_config' command is executed.
11:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:31 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:31 INFO  : 'con' command is executed.
11:38:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:31 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:07:55 INFO  : Disconnected from the channel tcfchan#58.
12:10:24 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:10:24 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:10:26 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:10:30 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:10:30 INFO  : Unable to read in MSS file C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app\system.mss : null
12:10:30 ERROR : 
java.lang.RuntimeException:  Os Description not found for   
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:806) ~[?:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1160) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.updateSwBuildOptions(ManagedAppCreator.java:82) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.ManagedAppCreator.create(ManagedAppCreator.java:54) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
12:10:31 WARN  : Failed to closesw "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/system.mss"
Reason: Cannot close sw design 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/system.mss'.
Design is not opened in the current session.


12:10:31 ERROR : Failed to create application project
org.eclipse.core.runtime.CoreException:  Os Description not found for   
	at com.xilinx.sdx.sdk.core.gen.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:150) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.createApplication(AppCreationHandler.java:79) ~[?:?]
	at com.xilinx.sdx.sdk.core.gen.AppCreationHandler.execute(AppCreationHandler.java:69) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.executeInternal(SdkAppCreationHandler.java:75) ~[?:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.lambda$1(SdkAppCreationHandler.java:67) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2312) ~[org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at com.xilinx.sdx.sdk.core.SdkAppCreationHandler.execute(SdkAppCreationHandler.java:66) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:237) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
12:48:22 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
12:48:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
12:48:27 INFO  : Registering command handlers for Vitis TCF services
12:48:28 INFO  : Platform repository initialization has completed.
12:48:31 INFO  : XSCT server has started successfully.
12:48:31 INFO  : plnx-install-location is set to ''
12:48:37 INFO  : Successfully done setting XSCT server connection channel  
12:48:37 INFO  : Successfully done query RDI_DATADIR 
12:48:37 INFO  : Successfully done setting workspace for the tool. 
12:49:59 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:49:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:50:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:50:02 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:50:18 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:58:40 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:58:40 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:58:41 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:59:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:27 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:59:27 INFO  : 'jtag frequency' command is executed.
12:59:27 INFO  : Context for 'APU' is selected.
12:59:28 INFO  : System reset is completed.
12:59:31 INFO  : 'after 3000' command is executed.
12:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:59:35 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:59:35 INFO  : Context for 'APU' is selected.
12:59:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:35 INFO  : Context for 'APU' is selected.
12:59:35 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:59:36 INFO  : 'ps7_init' command is executed.
12:59:36 INFO  : 'ps7_post_config' command is executed.
12:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:36 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:37 INFO  : 'con' command is executed.
12:59:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:37 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:41:05 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:41:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:41:07 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:41:17 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:42:41 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:42:41 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:42:43 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:43:04 INFO  : Disconnected from the channel tcfchan#2.
13:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:43:06 INFO  : 'jtag frequency' command is executed.
13:43:06 INFO  : Context for 'APU' is selected.
13:43:06 INFO  : System reset is completed.
13:43:09 INFO  : 'after 3000' command is executed.
13:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:43:13 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:43:13 INFO  : Context for 'APU' is selected.
13:43:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:13 INFO  : Context for 'APU' is selected.
13:43:13 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:43:14 INFO  : 'ps7_init' command is executed.
13:43:14 INFO  : 'ps7_post_config' command is executed.
13:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:14 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:15 INFO  : 'con' command is executed.
13:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:43:15 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:18:06 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:18:18 INFO  : Disconnected from the channel tcfchan#4.
14:18:26 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:18:55 INFO  : 'jtag frequency' command is executed.
14:18:55 INFO  : Context for 'APU' is selected.
14:18:55 INFO  : System reset is completed.
14:18:58 INFO  : 'after 3000' command is executed.
14:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:19:02 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:19:02 INFO  : Context for 'APU' is selected.
14:19:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:02 INFO  : Context for 'APU' is selected.
14:19:02 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:19:03 INFO  : 'ps7_init' command is executed.
14:19:03 INFO  : 'ps7_post_config' command is executed.
14:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:04 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:04 INFO  : 'con' command is executed.
14:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:04 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:20:49 INFO  : Disconnected from the channel tcfchan#5.
14:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:20:50 INFO  : 'jtag frequency' command is executed.
14:20:50 INFO  : Context for 'APU' is selected.
14:20:50 INFO  : System reset is completed.
14:20:53 INFO  : 'after 3000' command is executed.
14:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:20:57 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:20:57 INFO  : Context for 'APU' is selected.
14:20:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:20:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:57 INFO  : Context for 'APU' is selected.
14:20:57 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:20:58 INFO  : 'ps7_init' command is executed.
14:20:58 INFO  : 'ps7_post_config' command is executed.
14:20:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : 'con' command is executed.
14:20:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:59 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:25:40 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:25:48 INFO  : Disconnected from the channel tcfchan#6.
14:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:11 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:26:11 INFO  : 'jtag frequency' command is executed.
14:26:11 INFO  : Context for 'APU' is selected.
14:26:11 INFO  : System reset is completed.
14:26:14 INFO  : 'after 3000' command is executed.
14:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:26:18 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:26:18 INFO  : Context for 'APU' is selected.
14:26:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:26:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:18 INFO  : Context for 'APU' is selected.
14:26:18 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:26:19 INFO  : 'ps7_init' command is executed.
14:26:19 INFO  : 'ps7_post_config' command is executed.
14:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:20 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:20 INFO  : 'con' command is executed.
14:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:20 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:03:35 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:03:35 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:03:37 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
15:03:48 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
15:05:08 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:05:08 INFO  : Disconnected from the channel tcfchan#7.
15:05:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:05:10 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:54 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:05:54 INFO  : 'jtag frequency' command is executed.
15:05:54 INFO  : Context for 'APU' is selected.
15:05:54 INFO  : System reset is completed.
15:05:57 INFO  : 'after 3000' command is executed.
15:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:06:01 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:06:01 INFO  : Context for 'APU' is selected.
15:06:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:06:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:01 INFO  : Context for 'APU' is selected.
15:06:01 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:06:02 INFO  : 'ps7_init' command is executed.
15:06:02 INFO  : 'ps7_post_config' command is executed.
15:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:02 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:03 INFO  : 'con' command is executed.
15:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:03 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:06:36 INFO  : Disconnected from the channel tcfchan#9.
15:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:36 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:06:36 INFO  : 'jtag frequency' command is executed.
15:06:36 INFO  : Context for 'APU' is selected.
15:06:36 INFO  : System reset is completed.
15:06:39 INFO  : 'after 3000' command is executed.
15:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:06:44 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:06:44 INFO  : Context for 'APU' is selected.
15:06:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:44 INFO  : Context for 'APU' is selected.
15:06:44 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:06:44 INFO  : 'ps7_init' command is executed.
15:06:44 INFO  : 'ps7_post_config' command is executed.
15:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:45 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:45 INFO  : 'con' command is executed.
15:06:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:45 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:07:11 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:07:17 INFO  : Disconnected from the channel tcfchan#10.
15:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:17 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:07:17 INFO  : 'jtag frequency' command is executed.
15:07:17 INFO  : Context for 'APU' is selected.
15:07:18 INFO  : System reset is completed.
15:07:21 INFO  : 'after 3000' command is executed.
15:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:07:25 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:25 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:07:25 INFO  : 'ps7_init' command is executed.
15:07:25 INFO  : 'ps7_post_config' command is executed.
15:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:26 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:26 INFO  : 'con' command is executed.
15:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:26 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:26:35 INFO  : Disconnected from the channel tcfchan#11.
15:27:35 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:27:35 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:27:38 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
15:27:48 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
15:28:39 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:28:39 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:28:40 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:30:19 INFO  : 'jtag frequency' command is executed.
15:30:19 INFO  : Context for 'APU' is selected.
15:30:19 INFO  : System reset is completed.
15:30:22 INFO  : 'after 3000' command is executed.
15:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:30:26 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:30:26 INFO  : Context for 'APU' is selected.
15:30:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:26 INFO  : Context for 'APU' is selected.
15:30:26 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:30:27 INFO  : 'ps7_init' command is executed.
15:30:27 INFO  : 'ps7_post_config' command is executed.
15:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:27 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:28 INFO  : 'con' command is executed.
15:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:28 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:31:12 INFO  : Disconnected from the channel tcfchan#13.
15:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:31:12 INFO  : 'jtag frequency' command is executed.
15:31:12 INFO  : Context for 'APU' is selected.
15:31:12 INFO  : System reset is completed.
15:31:15 INFO  : 'after 3000' command is executed.
15:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:31:19 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:31:19 INFO  : Context for 'APU' is selected.
15:31:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:31:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:19 INFO  : Context for 'APU' is selected.
15:31:19 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:31:20 INFO  : 'ps7_init' command is executed.
15:31:20 INFO  : 'ps7_post_config' command is executed.
15:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:21 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:21 INFO  : 'con' command is executed.
15:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:21 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:41:29 INFO  : Disconnected from the channel tcfchan#14.
15:42:35 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:42:35 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:42:37 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
15:42:48 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
15:43:46 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:43:46 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:43:48 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:32 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:45:32 INFO  : 'jtag frequency' command is executed.
15:45:32 INFO  : Context for 'APU' is selected.
15:45:32 INFO  : System reset is completed.
15:45:35 INFO  : 'after 3000' command is executed.
15:45:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:45:39 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:45:39 INFO  : Context for 'APU' is selected.
15:45:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:45:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:39 INFO  : Context for 'APU' is selected.
15:45:39 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:45:40 INFO  : 'ps7_init' command is executed.
15:45:40 INFO  : 'ps7_post_config' command is executed.
15:45:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:41 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:41 INFO  : 'con' command is executed.
15:45:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:41 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:47:17 INFO  : Disconnected from the channel tcfchan#16.
15:48:38 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/IDE.log'.
15:48:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\temp_xsdb_launch_script.tcl
15:48:41 INFO  : XSCT server has started successfully.
15:48:41 INFO  : plnx-install-location is set to ''
15:48:41 INFO  : Successfully done setting XSCT server connection channel  
15:48:41 INFO  : Successfully done setting workspace for the tool. 
15:48:44 INFO  : Registering command handlers for Vitis TCF services
15:48:44 INFO  : Platform repository initialization has completed.
15:48:48 INFO  : Successfully done query RDI_DATADIR 
15:52:08 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
15:52:08 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:52:09 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
15:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:38 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:52:38 INFO  : 'jtag frequency' command is executed.
15:52:38 INFO  : Context for 'APU' is selected.
15:52:38 INFO  : System reset is completed.
15:52:41 INFO  : 'after 3000' command is executed.
15:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:52:45 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:52:46 INFO  : Context for 'APU' is selected.
15:52:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:52:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:46 INFO  : Context for 'APU' is selected.
15:52:46 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:52:46 INFO  : 'ps7_init' command is executed.
15:52:46 INFO  : 'ps7_post_config' command is executed.
15:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:47 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:47 INFO  : 'con' command is executed.
15:52:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:47 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
15:53:52 INFO  : Disconnected from the channel tcfchan#2.
15:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:25 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
15:56:25 INFO  : 'jtag frequency' command is executed.
15:56:25 INFO  : Context for 'APU' is selected.
15:56:25 INFO  : System reset is completed.
15:56:28 INFO  : 'after 3000' command is executed.
15:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
15:56:32 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
15:56:32 INFO  : Context for 'APU' is selected.
15:56:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
15:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:32 INFO  : Context for 'APU' is selected.
15:56:32 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
15:56:33 INFO  : 'ps7_init' command is executed.
15:56:33 INFO  : 'ps7_post_config' command is executed.
15:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:33 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:34 INFO  : 'con' command is executed.
15:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:34 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:00:52 INFO  : Disconnected from the channel tcfchan#3.
16:07:45 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:08:25 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:08:25 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:08:26 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:08:28 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:08:39 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:10:28 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:10:28 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:10:30 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:10:40 INFO  : 'jtag frequency' command is executed.
16:10:40 INFO  : Context for 'APU' is selected.
16:10:40 INFO  : System reset is completed.
16:10:43 INFO  : 'after 3000' command is executed.
16:10:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:10:47 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:10:47 INFO  : Context for 'APU' is selected.
16:10:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:47 INFO  : Context for 'APU' is selected.
16:10:47 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:10:48 INFO  : 'ps7_init' command is executed.
16:10:48 INFO  : 'ps7_post_config' command is executed.
16:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:48 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:49 INFO  : 'con' command is executed.
16:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:49 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:15:26 INFO  : Disconnected from the channel tcfchan#5.
16:22:13 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:22:13 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:22:15 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:22:26 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
16:23:12 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
16:23:12 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:23:13 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:22 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:23:22 INFO  : 'jtag frequency' command is executed.
16:23:22 INFO  : Context for 'APU' is selected.
16:23:22 INFO  : System reset is completed.
16:23:25 INFO  : 'after 3000' command is executed.
16:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:23:29 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:23:29 INFO  : Context for 'APU' is selected.
16:23:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:29 INFO  : Context for 'APU' is selected.
16:23:29 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:23:30 INFO  : 'ps7_init' command is executed.
16:23:30 INFO  : 'ps7_post_config' command is executed.
16:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:31 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:31 INFO  : 'con' command is executed.
16:23:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:31 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:24:47 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:24:52 INFO  : Disconnected from the channel tcfchan#7.
16:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:24:56 INFO  : 'jtag frequency' command is executed.
16:24:56 INFO  : Context for 'APU' is selected.
16:24:56 INFO  : System reset is completed.
16:24:59 INFO  : 'after 3000' command is executed.
16:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:25:03 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:25:03 INFO  : Context for 'APU' is selected.
16:25:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:25:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:04 INFO  : Context for 'APU' is selected.
16:25:04 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:25:04 INFO  : 'ps7_init' command is executed.
16:25:04 INFO  : 'ps7_post_config' command is executed.
16:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:05 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:05 INFO  : 'con' command is executed.
16:25:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:05 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
16:26:04 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
16:26:07 INFO  : Disconnected from the channel tcfchan#8.
16:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
16:26:13 INFO  : 'jtag frequency' command is executed.
16:26:13 INFO  : Context for 'APU' is selected.
16:26:13 INFO  : System reset is completed.
16:26:16 INFO  : 'after 3000' command is executed.
16:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
16:26:20 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
16:26:20 INFO  : Context for 'APU' is selected.
16:26:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
16:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:21 INFO  : Context for 'APU' is selected.
16:26:21 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
16:26:21 INFO  : 'ps7_init' command is executed.
16:26:21 INFO  : 'ps7_post_config' command is executed.
16:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:22 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:22 INFO  : 'con' command is executed.
16:26:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:22 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
11:35:43 INFO  : Disconnected from the channel tcfchan#9.
11:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
11:36:13 INFO  : 'jtag frequency' command is executed.
11:36:13 INFO  : Context for 'APU' is selected.
11:36:13 INFO  : System reset is completed.
11:36:16 INFO  : 'after 3000' command is executed.
11:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
11:36:20 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
11:36:20 INFO  : Context for 'APU' is selected.
11:36:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
11:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:20 INFO  : Context for 'APU' is selected.
11:36:20 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
11:36:21 INFO  : 'ps7_init' command is executed.
11:36:21 INFO  : 'ps7_post_config' command is executed.
11:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:22 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:22 INFO  : 'con' command is executed.
11:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:22 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
11:36:55 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
11:36:58 INFO  : Disconnected from the channel tcfchan#10.
11:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:04 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
11:37:04 INFO  : 'jtag frequency' command is executed.
11:37:04 INFO  : Context for 'APU' is selected.
11:37:04 INFO  : System reset is completed.
11:37:07 INFO  : 'after 3000' command is executed.
11:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
11:37:11 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
11:37:11 INFO  : Context for 'APU' is selected.
11:37:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
11:37:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:11 INFO  : Context for 'APU' is selected.
11:37:11 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
11:37:11 INFO  : 'ps7_init' command is executed.
11:37:11 INFO  : 'ps7_post_config' command is executed.
11:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:12 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:12 INFO  : 'con' command is executed.
11:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:12 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
11:54:27 INFO  : Disconnected from the channel tcfchan#11.
12:04:05 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:04:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:04:09 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:04:24 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:05:34 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:05:34 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:05:37 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:24 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:09:24 INFO  : 'jtag frequency' command is executed.
12:09:24 INFO  : Context for 'APU' is selected.
12:09:25 INFO  : System reset is completed.
12:09:28 INFO  : 'after 3000' command is executed.
12:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:09:32 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:09:32 INFO  : Context for 'APU' is selected.
12:09:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:32 INFO  : Context for 'APU' is selected.
12:09:32 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:09:32 INFO  : 'ps7_init' command is executed.
12:09:32 INFO  : 'ps7_post_config' command is executed.
12:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:33 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:33 INFO  : 'con' command is executed.
12:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:09:33 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:09:58 INFO  : Disconnected from the channel tcfchan#13.
12:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:11:19 INFO  : 'jtag frequency' command is executed.
12:11:19 INFO  : Context for 'APU' is selected.
12:11:19 INFO  : System reset is completed.
12:11:22 INFO  : 'after 3000' command is executed.
12:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:11:26 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:11:26 INFO  : Context for 'APU' is selected.
12:11:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:11:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:27 INFO  : Context for 'APU' is selected.
12:11:27 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:11:27 INFO  : 'ps7_init' command is executed.
12:11:27 INFO  : 'ps7_post_config' command is executed.
12:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:28 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:28 INFO  : 'con' command is executed.
12:11:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:28 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:12:30 INFO  : Disconnected from the channel tcfchan#14.
12:47:09 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:47:09 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:47:12 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:47:28 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
12:48:25 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
12:48:25 INFO  : Result from executing command 'getPlatforms': lvds_test_wrapper|C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/lvds_test_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:48:28 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
12:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:32 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:52:32 INFO  : 'jtag frequency' command is executed.
12:52:32 INFO  : Context for 'APU' is selected.
12:52:32 INFO  : System reset is completed.
12:52:35 INFO  : 'after 3000' command is executed.
12:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:52:39 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:52:39 INFO  : Context for 'APU' is selected.
12:52:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:39 INFO  : Context for 'APU' is selected.
12:52:39 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:52:40 INFO  : 'ps7_init' command is executed.
12:52:40 INFO  : 'ps7_post_config' command is executed.
12:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:41 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:41 INFO  : 'con' command is executed.
12:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:52:41 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
12:57:16 INFO  : Disconnected from the channel tcfchan#16.
12:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:16 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
12:57:16 INFO  : 'jtag frequency' command is executed.
12:57:16 INFO  : Context for 'APU' is selected.
12:57:16 INFO  : System reset is completed.
12:57:19 INFO  : 'after 3000' command is executed.
12:57:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
12:57:23 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
12:57:24 INFO  : Context for 'APU' is selected.
12:57:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
12:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:24 INFO  : Context for 'APU' is selected.
12:57:24 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
12:57:24 INFO  : 'ps7_init' command is executed.
12:57:24 INFO  : 'ps7_post_config' command is executed.
12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:25 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:25 INFO  : 'con' command is executed.
12:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:25 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:06:47 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:06:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:06:49 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:07:01 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:08:24 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:08:24 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:08:25 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:10:02 INFO  : Disconnected from the channel tcfchan#17.
13:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:10:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:33 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:10:33 INFO  : 'jtag frequency' command is executed.
13:10:34 INFO  : Context for 'APU' is selected.
13:10:34 INFO  : System reset is completed.
13:10:37 INFO  : 'after 3000' command is executed.
13:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:10:41 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:10:41 INFO  : Context for 'APU' is selected.
13:10:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:41 INFO  : Context for 'APU' is selected.
13:10:41 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:10:41 INFO  : 'ps7_init' command is executed.
13:10:41 INFO  : 'ps7_post_config' command is executed.
13:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:42 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:42 INFO  : 'con' command is executed.
13:10:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:10:42 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:25:43 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:25:43 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:25:46 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:25:56 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
13:28:28 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
13:28:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:28:29 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:28:40 INFO  : Disconnected from the channel tcfchan#19.
13:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:28:48 INFO  : 'jtag frequency' command is executed.
13:28:48 INFO  : Context for 'APU' is selected.
13:28:48 INFO  : System reset is completed.
13:28:51 INFO  : 'after 3000' command is executed.
13:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:28:55 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:28:55 INFO  : Context for 'APU' is selected.
13:28:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:55 INFO  : Context for 'APU' is selected.
13:28:55 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:28:56 INFO  : 'ps7_init' command is executed.
13:28:56 INFO  : 'ps7_post_config' command is executed.
13:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:57 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:57 INFO  : 'con' command is executed.
13:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:57 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:29:35 INFO  : Disconnected from the channel tcfchan#21.
13:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:35 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:29:35 INFO  : 'jtag frequency' command is executed.
13:29:35 INFO  : Context for 'APU' is selected.
13:29:35 INFO  : System reset is completed.
13:29:38 INFO  : 'after 3000' command is executed.
13:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:29:42 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:29:42 INFO  : Context for 'APU' is selected.
13:29:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:29:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:42 INFO  : Context for 'APU' is selected.
13:29:42 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:29:43 INFO  : 'ps7_init' command is executed.
13:29:43 INFO  : 'ps7_post_config' command is executed.
13:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:44 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:44 INFO  : 'con' command is executed.
13:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:44 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:31:29 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:31:33 INFO  : Disconnected from the channel tcfchan#22.
13:31:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:31:55 INFO  : 'jtag frequency' command is executed.
13:31:55 INFO  : Context for 'APU' is selected.
13:31:55 INFO  : System reset is completed.
13:31:58 INFO  : 'after 3000' command is executed.
13:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:32:02 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:32:02 INFO  : Context for 'APU' is selected.
13:32:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:02 INFO  : Context for 'APU' is selected.
13:32:02 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:32:03 INFO  : 'ps7_init' command is executed.
13:32:03 INFO  : 'ps7_post_config' command is executed.
13:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:03 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:03 INFO  : 'con' command is executed.
13:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:03 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:57:49 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
13:57:53 INFO  : Disconnected from the channel tcfchan#23.
13:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:16 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
13:58:16 INFO  : 'jtag frequency' command is executed.
13:58:16 INFO  : Context for 'APU' is selected.
13:58:17 INFO  : System reset is completed.
13:58:20 INFO  : 'after 3000' command is executed.
13:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
13:58:24 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
13:58:24 INFO  : Context for 'APU' is selected.
13:58:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
13:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:24 INFO  : Context for 'APU' is selected.
13:58:24 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
13:58:25 INFO  : 'ps7_init' command is executed.
13:58:25 INFO  : 'ps7_post_config' command is executed.
13:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:25 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:25 INFO  : 'con' command is executed.
13:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:25 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:03:38 INFO  : Disconnected from the channel tcfchan#24.
14:03:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:38 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:03:38 INFO  : 'jtag frequency' command is executed.
14:03:38 INFO  : Context for 'APU' is selected.
14:03:38 INFO  : System reset is completed.
14:03:41 INFO  : 'after 3000' command is executed.
14:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:03:46 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:03:46 INFO  : Context for 'APU' is selected.
14:03:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:03:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:46 INFO  : Context for 'APU' is selected.
14:03:46 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:03:47 INFO  : 'ps7_init' command is executed.
14:03:47 INFO  : 'ps7_post_config' command is executed.
14:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:47 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:48 INFO  : 'con' command is executed.
14:03:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:48 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:05:47 INFO  : Disconnected from the channel tcfchan#25.
14:05:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:48 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:05:48 INFO  : 'jtag frequency' command is executed.
14:05:48 INFO  : Context for 'APU' is selected.
14:05:48 INFO  : System reset is completed.
14:05:51 INFO  : 'after 3000' command is executed.
14:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:05:55 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:05:55 INFO  : Context for 'APU' is selected.
14:05:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:05:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:55 INFO  : Context for 'APU' is selected.
14:05:55 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:05:56 INFO  : 'ps7_init' command is executed.
14:05:56 INFO  : 'ps7_post_config' command is executed.
14:05:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:56 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:57 INFO  : 'con' command is executed.
14:05:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:57 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:07:53 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:08:00 INFO  : Disconnected from the channel tcfchan#26.
14:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:00 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:08:00 INFO  : 'jtag frequency' command is executed.
14:08:00 INFO  : Context for 'APU' is selected.
14:08:01 INFO  : System reset is completed.
14:08:04 INFO  : 'after 3000' command is executed.
14:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:08:08 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:08:08 INFO  : Context for 'APU' is selected.
14:08:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:08:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:08 INFO  : Context for 'APU' is selected.
14:08:08 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:08:09 INFO  : 'ps7_init' command is executed.
14:08:09 INFO  : 'ps7_post_config' command is executed.
14:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:09 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:10 INFO  : 'con' command is executed.
14:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:10 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:14:11 INFO  : Disconnected from the channel tcfchan#27.
14:14:14 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:51 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:14:51 INFO  : 'jtag frequency' command is executed.
14:14:51 INFO  : Context for 'APU' is selected.
14:14:51 INFO  : System reset is completed.
14:14:54 INFO  : 'after 3000' command is executed.
14:14:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:14:58 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:14:58 INFO  : Context for 'APU' is selected.
14:14:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:14:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:58 INFO  : Context for 'APU' is selected.
14:14:58 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:14:59 INFO  : 'ps7_init' command is executed.
14:14:59 INFO  : 'ps7_post_config' command is executed.
14:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:59 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:00 INFO  : 'con' command is executed.
14:15:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:00 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
14:30:26 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:30:26 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:30:30 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:30:43 INFO  : Platform 'lvds_test_wrapper' is added to custom repositories.
14:31:39 INFO  : Result from executing command 'getProjects': lvds_test_wrapper
14:31:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:31:41 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:31:44 INFO  : Disconnected from the channel tcfchan#29.
14:32:13 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:30 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
14:32:30 INFO  : 'jtag frequency' command is executed.
14:32:30 INFO  : Context for 'APU' is selected.
14:32:30 INFO  : System reset is completed.
14:32:33 INFO  : 'after 3000' command is executed.
14:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
14:32:37 INFO  : Device configured successfully with "C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit"
14:32:37 INFO  : Context for 'APU' is selected.
14:32:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa'.
14:32:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:37 INFO  : Context for 'APU' is selected.
14:32:37 INFO  : Sourcing of 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl' is done.
14:32:38 INFO  : 'ps7_init' command is executed.
14:32:38 INFO  : 'ps7_post_config' command is executed.
14:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:38 INFO  : The application 'C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/bitstream/lvds_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_app/Debug/lvds_test_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:39 INFO  : 'con' command is executed.
14:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:32:39 INFO  : Launch script is exported to file 'C:\Users\19165\Documents\Xilinx_Projects\muxtest2\vitis_workspace\lvds_test_app_system\_ide\scripts\systemdebugger_lvds_test_app_system_standalone.tcl'
13:37:02 INFO  : Disconnected from the channel tcfchan#32.
14:02:03 DEBUG : Logs will be stored at 'C:/Users/19165/Documents/Xilinx_Projects/SDO_LVDS/vitis_workspace/IDE.log'.
14:02:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\19165\Documents\Xilinx_Projects\SDO_LVDS\vitis_workspace\temp_xsdb_launch_script.tcl
14:02:08 INFO  : Registering command handlers for Vitis TCF services
14:02:08 INFO  : XSCT server has started successfully.
14:02:08 INFO  : plnx-install-location is set to ''
14:02:08 INFO  : Successfully done setting XSCT server connection channel  
14:02:09 INFO  : Platform repository initialization has completed.
14:02:14 INFO  : Successfully done setting workspace for the tool. 
14:02:14 INFO  : Successfully done query RDI_DATADIR 
14:02:59 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:03:07 INFO  : Checking for BSP changes to sync application flags for project 'lvds_test_app'...
14:03:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/19165/Documents/Xilinx_Projects/muxtest2/vitis_workspace/lvds_test_wrapper/export/lvds_test_wrapper/hw/lvds_test_wrapper.xsa is already opened

