$date
	Thu Jan  8 19:01:53 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module univ_sr_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 2 # ctrl [1:0] $end
$var reg 8 $ d [7:0] $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 2 & ctrl [1:0] $end
$var wire 8 ' d [7:0] $end
$var wire 8 ( q [7:0] $end
$var wire 1 % reset $end
$var reg 8 ) r_next [7:0] $end
$var reg 8 * r_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b0 &
1%
b0 $
b0 #
0"
b0 !
$end
#5
1"
#10
b11010011 )
0"
b11 #
b11 &
b11010011 $
b11010011 '
0%
#15
b11010011 !
b11010011 (
b11010011 *
1"
#20
b10100111 )
0"
b1 #
b1 &
#25
b1001111 )
b10100111 !
b10100111 (
b10100111 *
1"
#30
b1010011 )
0"
b1010011 $
b1010011 '
b10 #
b10 &
#35
b101001 )
b1010011 !
b1010011 (
b1010011 *
1"
#40
0"
