#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 13 12:28:33 2020
# Process ID: 24672
# Current directory: D:/Programming/Git/cse125/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14748 D:\Programming\Git\cse125\Lab1\Lab1.xpr
# Log file: D:/Programming/Git/cse125/Lab1/vivado.log
# Journal file: D:/Programming/Git/cse125/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programming/Git/cse125/Lab1/Lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 898.211 ; gain = 251.602
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Apr 13 12:29:58 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab1/Lab1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1150.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc]
Finished Parsing XDC File [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1354.348 ; gain = 437.020
set_property top lfsr_structural [current_fileset]
update_compile_order -fileset sources_1
set_property top lfsr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Apr 13 12:37:24 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab1/Lab1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1828.953 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc]
WARNING: [Vivado 12-584] No ports matched 'arg1[*]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {arg1[*]}]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'arg1[*]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {arg1[*]}]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'arg2[*]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {arg2[*]}]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'arg2[*]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {arg2[*]}]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'start'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports start]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'start'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports start]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'product[*]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {product[*]}]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'product[*]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {product[*]}]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'done'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports done]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'done'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports done]'. [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1828.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property is_enabled false [get_files  D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
export_ip_user_files -of_objects  [get_files D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc
file delete -force D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/mult_test1.xdc
close [ open D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc w ]
add_files -fileset constrs_1 D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc
set_property target_constrs_file D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc [current_fileset -constrset]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc]
Finished Parsing XDC File [D:/Programming/Git/cse125/Lab1/Lab1.srcs/constrs_1/new/lfsr_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_methodology -name post_wizard
Command: report_methodology -name post_wizard
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name post_wizard
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
check_timing -name post_wizard
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name lfsr_timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name lfsr_utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 14:15:32 2020...
