verilog xil_defaultlib --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/PE_IPs/ip/PE_IPs_blk_mem_gen_0_0/sim/PE_IPs_blk_mem_gen_0_0.v" \
"../../../bd/PE_IPs/ip/PE_IPs_blk_mem_gen_0_1/sim/PE_IPs_blk_mem_gen_0_1.v" \
"../../../bd/PE_IPs/ip/PE_IPs_blk_mem_gen_0_2/sim/PE_IPs_blk_mem_gen_0_2.v" \
"../../../bd/PE_IPs/ip/PE_IPs_fifo_generator_0_0/PE_IPs_fifo_generator_0_0_sim_netlist.v" \
"../../../bd/PE_IPs/ip/PE_IPs_Msg_FIFO_Out_0/PE_IPs_Msg_FIFO_Out_0_sim_netlist.v" \
"../../../bd/PE_IPs/ip/PE_IPs_Msg_FIFO_In_0/PE_IPs_Msg_FIFO_In_0_sim_netlist.v" \
"../../../bd/PE_IPs/ip/PE_IPs_Msg_FIFO_In_1/PE_IPs_Msg_FIFO_In_1_sim_netlist.v" \
"../../../bd/PE_IPs/sim/PE_IPs.v" \

verilog xil_defaultlib "glbl.v"

nosort
