## Generated SDC file "BDW_503_BASE_2041_seed2.out.sdc"

## Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, the Altera Quartus Prime License Agreement,
## the Altera MegaCore Function License Agreement, or other 
## applicable license agreement, including, without limitation, 
## that your use is for the sole purpose of programming logic 
## devices manufactured by Altera and sold by Altera or its 
## authorized distributors.  Please refer to the applicable 
## agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus Prime"
## VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition"

## DATE    "Sat Jul 23 09:47:36 2016"

##
## DEVICE  "10AX115U3F45E2SGE3"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {fabclk} -period 10.000 -waveform { 0.000 5.000 } [get_ports {pin_lvds_inp_vl_FABCLK_100_DP}]
create_clock -name {atxck0} -period 10.000 -waveform { 0.000 5.000 } [get_ports {pin_lvds_inp_vl_ATXCK0_x00_DP}]
create_clock -name {ethclk} -period 3.072 -waveform { 0.000 1.536 } [get_ports {pin_hcsl_inp_vl_AV9_AV10_ETH_REFCLK_R_DP}]
create_clock -name {ps16clk} -period 1.650 -waveform { 0.000 0.825 } [get_nets {*vl_qph_user_clk_clkpsc}]
create_clock -name {altera_reserved_shc_clock0} -period 10.000 -waveform { 0.000 5.000 } [get_pins {bot_wcp|inst_ccip_fabric_top|inst_cvl_top|gen_ccip_ports[0].inst_remote_green_stp|inst_SLD_HUB_CONT_SYS_WO_SLD_EP|sld_hub_controller_system_without_sldep_0|hub_controller|core|tck_gen|tck_generation.use_global_clock.use_altclkctrl.arria10.the_altclkctrl|altera_streaming_sld_hub_controller_arria10_altclkctrl_altclkctrl_component|sd1|outclk}]


#**************************************************************
# User clocks
#**************************************************************

# Get the user clock frequencies from the AFU's JSON file, if available.
set uclk_freqs [get_afu_json_user_clock_frequencies]
set uclk_freq_low [lindex $uclk_freqs 0]
set uclk_freq_high [lindex $uclk_freqs 1]

if {$uclk_freq_low > 0 || $uclk_freq_high > 0} {
    # Were both clocks specified?  If not, complete the settings.
    if {$uclk_freq_low == 0} {set uclk_freq_low [expr {$uclk_freq_high / 2}]}
    if {$uclk_freq_high == 0} {set uclk_freq_high [expr {$uclk_freq_low * 2}]}

    if {! [info exists uclk_freq_printed_msg]} {
        puts "User clock high: $uclk_freq_high"
        puts "User clock low: $uclk_freq_low"
        set uclk_freq_printed_msg 1
    }

    # Validate.  Low is supposed to be 1/2 the frequency of high and the two are
    # aligned.  We avoid false negatives caused by floating point rounding here.
    if {[expr {abs($uclk_freq_high / $uclk_freq_low - 2.0)}] > 0.01} {
        error "User clock low ($uclk_freq_low) is supposed to be half the frequency of user clock high ($uclk_freq_high)!"
    }

    # Clamp the high frequency clock at 600 MHz.
    if {$uclk_freq_high > 600} {
        set uclk_freq_high 600
    }

    create_generated_clock -name {uClk_usrDiv2} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|iqtxrxclk[1]}] -duty_cycle 50/1 -multiply_by [expr {$uclk_freq_low * 100}] -divide_by 23674 -master_clock {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk} [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0]}] 
    create_generated_clock -name {uClk_usr} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|iqtxrxclk[1]}] -duty_cycle 50/1 -multiply_by [expr {$uclk_freq_high * 100}] -divide_by 23674 -master_clock {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk} [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1]}] 
} else {
    # Default
    create_generated_clock -name {uClk_usrDiv2} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|iqtxrxclk[1]}] -duty_cycle 50/1 -multiply_by 13823 -divide_by 24000 -master_clock {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk} [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0]}] 
    create_generated_clock -name {uClk_usr} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|iqtxrxclk[1]}] -duty_cycle 50/1 -multiply_by 13823 -divide_by 12000 -master_clock {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk} [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1]}] 
}


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk} -source [get_pins {pin_lvds_inp_vl_FABCLK_100_DP~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2_out}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 25 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 40 -master_clock {atxck0} -invert [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|core_clk_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pld_clk}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 25 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 40 -master_clock {atxck0} -invert [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|core_clk_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pld_clk}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[3]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[3]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[3]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_clk} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[9]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[8]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[6]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[5]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[4]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {atxck0} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|tx_bonding_clocks[0]} -source [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 4 -master_clock {atxck0} -invert [get_pins {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_pll|xcvr_atx_pll_a10_0|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}] 
create_generated_clock -name {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} -source [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 16 -master_clock {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk} [get_pins {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}] 
create_generated_clock -name {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]} -source [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 16 -master_clock {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk} [get_pins {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}] 
create_generated_clock -name {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk}] -duty_cycle 50/1 -multiply_by 8 -divide_by 11 -master_clock {ethclk} [get_pins {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|fpll_inst|iqtxrxclk_out}] 
create_generated_clock -name {pClk} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 12 -divide_by 3 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|outclk[0]}] 
create_generated_clock -name {pClkDiv2} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 12 -divide_by 6 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|outclk[2]}] 
create_generated_clock -name {pClkDiv4} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 12 -divide_by 12 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|outclk[4]}] 
create_generated_clock -name {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 12 -divide_by 6 -phase 180/1 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|outclk[6]}] 
create_generated_clock -name {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]} -source [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 12 -divide_by 24 -master_clock {fabclk} [get_pins {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|iopll_inst|outclk[7]}] 
create_generated_clock -name {pmbus_clk} -source [get_nets {*qph_reset_pll_fab_s45_inst*outclk[4]}] -divide_by 8 -master_clock {pClkDiv4} [get_nets {*inst_ptmgr_top*ffs_ck100_vl3_ck100_cnt[2]}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {uClk_usrDiv2}] -rise_to [get_clocks {uClk_usrDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {uClk_usrDiv2}] -fall_to [get_clocks {uClk_usrDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {uClk_usrDiv2}] -rise_to [get_clocks {uClk_usrDiv2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {uClk_usrDiv2}] -fall_to [get_clocks {uClk_usrDiv2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {uClk_usr}] -rise_to [get_clocks {uClk_usr}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {uClk_usr}] -fall_to [get_clocks {uClk_usr}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {uClk_usr}] -rise_to [get_clocks {uClk_usr}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {uClk_usr}] -fall_to [get_clocks {uClk_usr}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClkDiv2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClkDiv2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClkDiv2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClkDiv2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClkDiv2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClkDiv2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {pClkDiv2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {pClkDiv2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_clkout}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -rise_to [get_clocks {pClk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -fall_to [get_clocks {pClk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -rise_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {pClk}] -fall_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -rise_to [get_clocks {pClk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -fall_to [get_clocks {pClk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -rise_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {pClk}] -fall_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|SR_11234840_hack_fpll_u0|xcvr_fpll_a10_0|hssi_pll_cascade_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[23]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[22]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {ps16clk}] -rise_to [get_clocks {pClkDiv4}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {ps16clk}] -fall_to [get_clocks {pClkDiv4}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {ps16clk}] -rise_to [get_clocks {pClkDiv4}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {ps16clk}] -fall_to [get_clocks {pClkDiv4}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fabclk}] -rise_to [get_clocks {fabclk}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {fabclk}] -fall_to [get_clocks {fabclk}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {fabclk}] -rise_to [get_clocks {fabclk}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {fabclk}] -fall_to [get_clocks {fabclk}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pmbus_clk}] -rise_to [get_clocks {pmbus_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {pmbus_clk}] -fall_to [get_clocks {pmbus_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {pmbus_clk}] -rise_to [get_clocks {pmbus_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {pmbus_clk}] -fall_to [get_clocks {pmbus_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}] -rise_to [get_clocks {pClkDiv2}]  0.090  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}] -fall_to [get_clocks {pClkDiv2}]  0.090  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}] -rise_to [get_clocks {pClkDiv2}]  0.090  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}] -fall_to [get_clocks {pClkDiv2}]  0.090  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[10]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[9]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[8]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[7]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[6]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[5]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[4]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[21]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[20]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[19]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[18]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[17]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[16]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -rise_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -fall_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {pClkDiv4}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {pClkDiv4}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {pClkDiv2}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {pClkDiv2}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {pClkDiv4}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {pClkDiv4}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -rise_to [get_clocks {pClkDiv2}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv4}] -fall_to [get_clocks {pClkDiv2}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClk}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClk}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}]  0.090  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}]  0.090  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClkDiv4}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClkDiv4}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {bot_wcp|inst_pcie1_ccib_top|pcie_hip1|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {bot_wcp|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClk}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClk}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}]  0.090  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[7]}]  0.090  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClkDiv4}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClkDiv4}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -rise_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {pClkDiv2}] -fall_to [get_clocks {pClkDiv2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[12]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[13]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[14]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[15]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_reset_qph|s45_fab_pll_reset_qph|qph_reset_pll_fab_s45_inst|altera_iopll_i|twentynm_pll|outclk[6]}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -rise_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}] -fall_to [get_clocks {bot_wcp|top_qph|s45_xcvr_qph|xcvr_s45_xcvr_qph|utest_xcvr_s45_xcvr_qph|qpi_phy|xcvr_native_a10_0|g_xcvr_native_insts[11]|rx_coreclkin}]  0.050  


#**************************************************************
# Set Input Delay
#**************************************************************



#**************************************************************
# Set Output Delay
#**************************************************************



#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {ethclk}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -exclusive -group [get_clocks {fabclk}] 
set_clock_groups -exclusive -group [get_clocks {atxck0}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_shc_clock0}] 
set_clock_groups -asynchronous -group [get_clocks {pmbus_clk}] 
set_clock_groups -asynchronous -group [get_clocks {altera_ts_clk}] -group [get_clocks {pClkDiv4}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path  -from  [get_clocks {pClkDiv4}]  -to  [get_clocks {uClk_usr}]
set_false_path  -from  [get_clocks {uClk_usr}]  -to  [get_clocks {pClkDiv4}]
set_false_path  -from  [get_clocks {uClk_usrDiv2}]  -to  [get_clocks {pClkDiv4}]
set_false_path -to [get_registers {*alt_xcvr_resync*sync_r[0]}]
set_false_path -from [get_fanins -asynch [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]] -to [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]] -to [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]] -to [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]
set_false_path -hold -to [get_keepers {*pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}]
set_false_path -hold -to [get_keepers {*reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}]
set_false_path -to [get_registers {*wcp_bot*ffs_AVL125_vl_sync_reset_n_cdc}]
set_false_path -from [get_registers {*ffs_LP32ui_vl_ph2lp_sync_reset_part_n*}] -to [get_registers {*wcp_bot*ffs_AVL125_vl_sync_reset_n}]
set_false_path -to [get_keepers {bot_wcp|top_qph|s45_reset_qph|clk_user_qph|qph_user_clk_freq_u0|ffs_ck100_vl_smpclk_meta}]
set_false_path -from [get_ports {pin_cmos18_inp_vl_QPI_PWRGOOD}] 
set_false_path -from [get_ports {pin_cmos18_inp_vl_QPI_RESET_N}] 
set_false_path -to [get_ports {pin_cmos18_out_vl_LVDSCLK_ENABLE}]
set_false_path -to [get_ports {pin_cmos18_out_vl_F2XDAT}]
set_false_path -to [get_ports {pin_cmos18_out_vl_PCIE0_RESET_N}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_mach_master:master_mach_qph|ffs_SSM_vl_tx_dat_z_low}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_tx_dat_z_low_meta}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_mach_master:master_mach_qph|ffs_SSM_vl_XcvrRx_go}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_XcvrRx_go_pre1}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_mach_master:master_mach_qph|ffs_SSM_vl_rx_dat_z_low}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_rx_dat_z_low_meta}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_SSM_vl_XcvrRx_LTD_mode_trnplat}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_LTD_mode_trnplat_pre1}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_mach_master:master_mach_qph|ffs_SSM_vl_tx_clk_z_low}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_tx_clk_z_low_meta}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_mach_master:master_mach_qph|ffs_SSM_vl_rx_clk_z_low}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_rx_clk_z_low_meta}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_XcvrRx_rdy_LTD}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_SSM_vl_XcvrRx_rdy_LTD_pre}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_XcvrRx_rdy_LTR}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_SSM_vl_XcvrRx_rdy_LTR_pre}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_xcvr_s45:s45_xcvr_qph|qph_xcvr_s45_ctl:ctl_s45_xcvr_qph|ffs_112_vl_XcvrUp_rdy}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_reset_s45:s45_reset_qph|ffs_SSM_vl_sync_run_pre1}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_reset_s45:s45_reset_qph|ffs_112_vl_XcvrUp_go}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_reset_s45:s45_reset_qph|ffs_SSM_vl_sync_run_pre1}]
set_false_path -from [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_reset_s45:s45_reset_qph|ffs_112_vl_MachPll_Rdy}] -to [get_keepers {wcp_bot:bot_wcp|qph_top:top_qph|qph_reset_s45:s45_reset_qph|ffs_SSM_vl_sync_run_pre1}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_CfgTx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C0Tx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C1Tx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C0Rx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C1Rx_fifo*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cup_SoftReset_n_cdc*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*clkup_ctl_ap_state_cdc*}]
set_false_path -to [get_registers {*inst_fme_top*c100_sync_reset_full_cdc_n*0*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_rxpolarity*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_bitslip*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_rx_prbs_err_clr*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_polinv_tx*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_polinv_rx*}]


#**************************************************************
# Set Multicycle Path
#**************************************************************

set_multicycle_path -setup -end -to [get_keepers {*pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}] 3
set_multicycle_path -setup -end -to [get_keepers {*reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}] 3
set_multicycle_path -setup -end -through [get_nets {*inst_ccip_fabric_top*inst_pcie0_cdc*}]  -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*c16ui_xy2cvl_RxPort*}] 2
set_multicycle_path -hold -end -through [get_nets {*inst_ccip_fabric_top*inst_pcie0_cdc*}]  -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*c16ui_xy2cvl_RxPort*}] 1
set_multicycle_path -setup -end -through [get_nets {*inst_ccip_fabric_top*inst_pcie1_cdc*}]  -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*c16ui_xy2cvl_RxPort*}] 2
set_multicycle_path -hold -end -through [get_nets {*inst_ccip_fabric_top*inst_pcie1_cdc*}]  -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*c16ui_xy2cvl_RxPort*}] 1
set_multicycle_path -setup -end -from [get_cells -compatibility_mode {*inst_ccip_fabric_top*inst_port_csr*}] -through [get_nets {*inst_ccip_fabric_top*c16ui_cvl2xy_TxPort_T1_a.Cfg*}]  2
set_multicycle_path -hold -end -from [get_cells -compatibility_mode {*inst_ccip_fabric_top*inst_port_csr*}] -through [get_nets {*inst_ccip_fabric_top*c16ui_cvl2xy_TxPort_T1_a.Cfg*}]  1
set_multicycle_path -setup -end -from [get_cells -compatibility_mode {*inst_ccip_fabric_top*inst_fme_csr*}] -through [get_nets {*inst_ccip_fabric_top*c16ui_cvl2xy_TxPort_T1_a.Cfg*}]  2
set_multicycle_path -hold -end -from [get_cells -compatibility_mode {*inst_ccip_fabric_top*inst_fme_csr*}] -through [get_nets {*inst_ccip_fabric_top*c16ui_cvl2xy_TxPort_T1_a.Cfg*}]  1
set_multicycle_path -setup -start -through [get_nets {*inst_ccip_fabric_top*fme_csr*cr2out*}]  2
set_multicycle_path -hold -start -through [get_nets {*inst_ccip_fabric_top*fme_csr*cr2out*}]  1
set_multicycle_path -setup -start -through [get_nets {*inst_ccip_fabric_top*port_csr*cr2out*}]  2
set_multicycle_path -hold -start -through [get_nets {*inst_ccip_fabric_top*port_csr*cr2out*}]  1
set_multicycle_path -setup -end -through [get_nets {*inst_ccip_fabric_top*fme_csr*inp2cr*}]  2
set_multicycle_path -hold -end -through [get_nets {*inst_ccip_fabric_top*fme_csr*inp2cr*}]  1
set_multicycle_path -setup -end -through [get_nets {*inst_ccip_fabric_top*port_csr*inp2cr*}]  2
set_multicycle_path -hold -end -through [get_nets {*inst_ccip_fabric_top*port_csr*inp2cr*}]  1
set_multicycle_path -setup -end -through [get_nets {*inst_ccip_fabric_top*port_csr*inp2cr_port_error*}]  2
set_multicycle_path -hold -end -through [get_nets {*inst_ccip_fabric_top*port_csr*inp2cr_port_error*}]  1


#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from [get_keepers {*qlp_topph*rx_address_T*}] -to [get_keepers {*qlp_topph*quad_ram*ram_block*}] 5.000
set_max_delay -from [get_keepers {*qlp_topph*cmp_dout*}] -to [get_keepers {*qlp_topph*quad_ram*ram_block*}] 5.000
set_max_delay -from [get_keepers {*qlp_topph*tag_ren_T3*}] -to [get_keepers {*qlp_topph*quad_ram*ram_block*}] 5.000
set_max_delay -from [get_keepers {*qlp_topph*rx_address_T3*}] -to [get_keepers {*qlp_topph*quad_ram*ram_block*}] 5.000
set_max_delay -through [get_cells -compatibility_mode {*qlp_topph*tag*raddr*}]  5.000
set_max_delay -through [get_cells -compatibility_mode {*qlp_topph*quad_ram*raddr*}]  5.000
set_max_delay -through [get_cells -compatibility_mode {*qlp_topph*re*_q*raddr*}]  5.000
set_max_delay -to [get_registers {*qlp_topph*tag*wxe*}] 5.000
set_max_delay -to [get_registers {*qlp_topph*quad_ram*wxe*}] 5.000
set_max_delay -to [get_registers {*qlp_topph*re*_q*wxe*}] 5.000
set_max_delay -to [get_registers {*qlp_topph*quad_ram*wxaddr*}] 5.000
set_max_delay -to [get_registers {*qlp_topph*re*_q*wxaddr*}] 5.000
set_max_delay -to [get_registers {*qlp_topph*tag*wxaddr*}] 5.000
set_max_delay -from [get_keepers {*qlp_topph*clk_align*}] 2.500
set_max_delay -from [get_registers {*qlp_topph*tag_data*|tag_out*_q*}] 5.000
set_max_delay -from [get_keepers {*qph_xcvr_*}] -to [get_keepers {*qph_mach*}] 5.000
set_max_delay -from [get_keepers {*qph_mach*}] -to [get_keepers {*qph_xcvr_*}] 5.000
set_max_delay -from [get_keepers {*qph_mach*}] -to [get_keepers {*qph_mach*}] 5.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000


#**************************************************************
# Set Input Transition
#**************************************************************



#**************************************************************
# Set Net Delay
#**************************************************************

set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]


#**************************************************************
# Set Max Skew
#**************************************************************

set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_fme_top|inst_PR_cntrl|PR_async_FIFO|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {bot_wcp|inst_ccip_fabric_top|inst_pcie1_cdc|inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
