
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_648S5X in circuit NAND2_Gate (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XGS3BL in circuit NAND2_Gate (1)(2 instances)

Subcircuit summary:
Circuit 1: NAND2_Gate                      |Circuit 2: NAND2_Gate                      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: NAND2_Gate                      |Circuit 2: NAND2_Gate                      
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
B                                          |B                                          
A                                          |A                                          
Y                                          |Y                                          
GND                                        |GND                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes NAND2_Gate and NAND2_Gate are equivalent.
Flattening unmatched subcell inv_vtc in circuit XOR2 (0)(2 instances)
Flattening unmatched subcell INV in circuit XOR2 (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_648S5X in circuit XOR2 (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XGS3BL in circuit XOR2 (1)(4 instances)

Subcircuit summary:
Circuit 1: XOR2                            |Circuit 2: XOR2                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8 (6)                |sky130_fd_pr__pfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
inv_vtc:2/sky130_fd_pr__pfet_01v8:M1 vs. INV_0/sky130_fd_pr__pfet_01v8:0:
 W circuit1: 2   circuit2: 2.1   (delta=4.88%, cutoff=1%)
inv_vtc:1/sky130_fd_pr__pfet_01v8:M1 vs. INV_1/sky130_fd_pr__pfet_01v8:0:
 W circuit1: 2   circuit2: 2.1   (delta=4.88%, cutoff=1%)

Subcircuit pins:
Circuit 1: XOR2                            |Circuit 2: XOR2                            
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
GND                                        |GND                                        
A                                          |A                                          
Y                                          |Y                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes XOR2 and XOR2 are equivalent.
Flattening unmatched subcell inv_vtc in circuit OR2 (0)(1 instance)
Flattening unmatched subcell NOR2 in circuit OR2 (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XGS3BL in circuit OR2 (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_648S5X in circuit OR2 (1)(2 instances)
Flattening unmatched subcell INV in circuit OR2 (1)(1 instance)

Subcircuit summary:
Circuit 1: OR2                             |Circuit 2: OR2                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (3)                |sky130_fd_pr__pfet_01v8 (3)                
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
inv_vtc:1/sky130_fd_pr__pfet_01v8:M1 vs. INV_0/sky130_fd_pr__pfet_01v8:0:
 W circuit1: 2   circuit2: 2.1   (delta=4.88%, cutoff=1%)

Subcircuit pins:
Circuit 1: OR2                             |Circuit 2: OR2                             
-------------------------------------------|-------------------------------------------
GND                                        |GND                                        
A                                          |A                                          
B                                          |B                                          
Y                                          |Y                                          
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes OR2 and OR2 are equivalent.
Flattening unmatched subcell AND2 in circuit /home/apn/.xschem/simulations/FA.spice (0)(2 instances)
Flattening unmatched subcell inv_vtc in circuit /home/apn/.xschem/simulations/FA.spice (0)(2 instances)
Flattening unmatched subcell AND_Gate in circuit FA.spice (1)(2 instances)
Flattening unmatched subcell INV in circuit FA.spice (1)(2 instances)

Subcircuit summary:
Circuit 1: /home/apn/.xschem/simulations/F |Circuit 2: FA.spice                        
-------------------------------------------|-------------------------------------------
XOR2 (2)                                   |XOR2 (2)                                   
OR2 (1)                                    |OR2 (1)                                    
NAND2_Gate (2)                             |NAND2_Gate (2)                             
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (2)                
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: /home/apn/.xschem/simulations/F |Circuit 2: FA.spice                        

---------------------------------------------------------------------------------------
Net: GND                                   |Net: GND                                   
  XOR2/GND = 2                             |  XOR2/GND = 2                             
  OR2/GND = 1                              |  OR2/GND = 1                              
  NAND2_Gate/GND = 2                       |  NAND2_Gate/GND = 2                       
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
  sky130_fd_pr__nfet_01v8/4 = 2            |  sky130_fd_pr__nfet_01v8/4 = 2            
                                           |                                           
Net: VDD                                   |Net: OR2_0/VDD                             
  XOR2/VDD = 2                             |  OR2/VDD = 1                              
  OR2/VDD = 1                              |  NAND2_Gate/VDD = 2                       
  NAND2_Gate/VDD = 2                       |  sky130_fd_pr__pfet_01v8/(1|3) = 2        
  sky130_fd_pr__pfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8/4 = 2            
  sky130_fd_pr__pfet_01v8/4 = 2            |  XOR2/VDD = 2                             
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: S                                     |Net: S                                     
  XOR2/Y = 1                               |  XOR2/Y = 1                               
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: P                                     |Net: P                                     
  XOR2/Y = 1                               |  XOR2/Y = 1                               
  XOR2/B = 1                               |  XOR2/A = 1                               
  NAND2_Gate/B = 1                         |  NAND2_Gate/B = 1                         
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: net1                                  |Net: OR2_0/B                               
  OR2/B = 1                                |  OR2/B = 1                                
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: G                                     |Net: G                                     
  OR2/A = 1                                |  OR2/A = 1                                
  sky130_fd_pr__pfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8/(1|3) = 1        
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: AND2:5/net1                           |Net: /AND_Gate_0/INV_0/in                  
  NAND2_Gate/Y = 1                         |  NAND2_Gate/Y = 1                         
  sky130_fd_pr__pfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8/2 = 1            
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/2 = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: AND2:4/net1                           |Net: /AND_Gate_1/INV_0/in                  
  NAND2_Gate/Y = 1                         |  NAND2_Gate/Y = 1                         
  sky130_fd_pr__pfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8/2 = 1            
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__nfet_01v8/2 = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: Ci                                    |Net: Ci                                    
  XOR2/A = 1                               |  XOR2/B = 1                               
  NAND2_Gate/A = 1                         |  NAND2_Gate/A = 1                         
                                           |                                           
Net: B                                     |Net: B                                     
  XOR2/A = 1                               |  XOR2/B = 1                               
  NAND2_Gate/B = 1                         |  NAND2_Gate/B = 1                         
                                           |                                           
Net: A                                     |Net: A                                     
  XOR2/B = 1                               |  XOR2/A = 1                               
  NAND2_Gate/A = 1                         |  NAND2_Gate/A = 1                         
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: /home/apn/.xschem/simulations/F |Circuit 2: FA.spice                        

---------------------------------------------------------------------------------------
Instance: AND2:4/inv_vtc:2/sky130_fd_pr__n |Instance: AND_Gate_0//INV_0/sky130_fd_pr__ 
  (1,3) = (9,3)                            |  (1,3) = (9,3)                            
  2 = 3                                    |  2 = 3                                    
  4 = 9                                    |  4 = 9                                    
                                           |                                           
Instance: AND2:5/inv_vtc:2/sky130_fd_pr__n |Instance: AND_Gate_1//INV_0/sky130_fd_pr__ 
  (1,3) = (9,3)                            |  (1,3) = (9,3)                            
  2 = 3                                    |  2 = 3                                    
  4 = 9                                    |  4 = 9                                    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: AND2:4/inv_vtc:2/sky130_fd_pr__p |Instance: AND_Gate_0//INV_0/sky130_fd_pr__ 
  (1,3) = (9,3)                            |  (1,3) = (9,3)                            
  2 = 3                                    |  2 = 3                                    
  4 = 9                                    |  4 = 9                                    
                                           |                                           
Instance: AND2:5/inv_vtc:2/sky130_fd_pr__p |Instance: AND_Gate_1//INV_0/sky130_fd_pr__ 
  (1,3) = (9,3)                            |  (1,3) = (9,3)                            
  2 = 3                                    |  2 = 3                                    
  4 = 9                                    |  4 = 9                                    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: XOR2:2                           |Instance: XOR2_1                           
  B = 3                                    |  B = 2                                    
  A = 2                                    |  A = 3                                    
  Y = 1                                    |  Y = 1                                    
  GND = 9                                  |  GND = 9                                  
  VDD = 9                                  |  VDD = 9                                  
---------------------------------------------------------------------------------------
Netlists do not match.
Cells have no pins;  pin matching not needed.
Device classes /home/apn/.xschem/simulations/FA.spice and FA.spice are equivalent.

Final result: Netlists do not match.

The following cells had property errors:
 XOR2
 OR2
