-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read47 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read58 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4219_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4219_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4219_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4219_p_ce : OUT STD_LOGIC;
    grp_fu_12737_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12737_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12737_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_12737_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_12737_p_ce : OUT STD_LOGIC;
    grp_fu_4228_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4228_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4228_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_4228_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4228_p_ce : OUT STD_LOGIC;
    grp_p_mul_161_fu_3810_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_din9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_dout0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_dout0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_dout0_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_p_mul_161_fu_3810_p_start : OUT STD_LOGIC;
    grp_p_mul_161_fu_3810_p_ready : IN STD_LOGIC;
    grp_p_mul_161_fu_3810_p_done : IN STD_LOGIC;
    grp_p_mul_161_fu_3810_p_idle : IN STD_LOGIC );
end;


architecture behav of main_operator_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (31 downto 0) := "00001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (31 downto 0) := "00010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (31 downto 0) := "00100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_357 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_p_mul_161_fu_250_ap_ready : STD_LOGIC;
    signal grp_p_mul_161_fu_250_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal reg_365 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_373 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_307_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_381 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_393 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal eps_tmp_0_reg_692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal eps_tmp_1_reg_698 : STD_LOGIC_VECTOR (31 downto 0);
    signal eps_tmp_2_reg_704 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_reg_710 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_fu_323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_reg_720 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_728 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln77_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_reg_736 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal empty_fu_459_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_740 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal icmp_ln92_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_746 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_470_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_750 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_501_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal icmp_ln104_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_770 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_529_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_774 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_1_020_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_1_020_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_2_019_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_2_019_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_28_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_28_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_17_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_17_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_ce : STD_LOGIC;
    signal grp_p_mul_161_fu_250_num_a_0_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_250_num_a_1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_250_num_a_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_250_num_b_0_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_250_num_b_1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_250_num_b_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_250_num_res_0_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_250_num_res_1_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_mul_161_fu_250_num_res_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_ce : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_2_021_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_2_021_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_1_015_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_1_015_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_0_09_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_0_09_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_done : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_idle : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_ready : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_2_018_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_2_018_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_1_012_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_1_012_out_ap_vld : STD_LOGIC;
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_0_06_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_0_06_out_ap_vld : STD_LOGIC;
    signal agg_result_1_2_019_reg_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_1_013_reg_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_0_07_reg_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i2527_reg_166 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_494_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_35_reg_178 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_2_0_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_1_0_reg_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_1_0_0_reg_211 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_c_p_1_phi_fu_226_p6 : STD_LOGIC_VECTOR (1 downto 0);
    signal c_p_1_reg_222 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_p_mul_161_fu_250_ap_start_reg : STD_LOGIC := '0';
    signal grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_fu_307_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fu_311_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_315_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_315_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_319_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal bitcast_ln77_fu_415_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_418_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_428_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_1_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_489_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln104_fu_513_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_1_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_523_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln270_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_307_ce : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_311_ce : STD_LOGIC;
    signal grp_fu_315_ce : STD_LOGIC;
    signal grp_fu_319_ce : STD_LOGIC;
    signal grp_fu_779_ce : STD_LOGIC;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_operator_2_Pipeline_VITIS_LOOP_215_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read47 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        den_norm_1_020_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        den_norm_1_020_out_ap_vld : OUT STD_LOGIC;
        den_norm_2_019_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        den_norm_2_019_out_ap_vld : OUT STD_LOGIC;
        den_norm_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        den_norm_28_out_ap_vld : OUT STD_LOGIC;
        den_norm_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        den_norm_17_out_ap_vld : OUT STD_LOGIC;
        grp_fu_319_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_ce : OUT STD_LOGIC );
    end component;


    component main_p_mul_161 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_a_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_a_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_a_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_b_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_operator_2_Pipeline_VITIS_LOOP_84_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_37 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_38 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_39 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_779_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_779_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_779_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_779_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_779_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_2_Pipeline_VITIS_LOOP_92_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_39 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_38 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_37 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_1_2_021_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_2_021_out_ap_vld : OUT STD_LOGIC;
        agg_result_1_1_015_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_1_015_out_ap_vld : OUT STD_LOGIC;
        agg_result_1_0_09_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_0_09_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_2_Pipeline_VITIS_LOOP_104_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_1_2_019 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_1_013 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_0_07 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_2 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_1_2_018_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_2_018_out_ap_vld : OUT STD_LOGIC;
        agg_result_1_1_012_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_1_012_out_ap_vld : OUT STD_LOGIC;
        agg_result_1_0_06_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_0_06_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236 : component main_operator_2_Pipeline_VITIS_LOOP_215_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_ready,
        p_read47 => p_read47,
        p_read58 => p_read58,
        p_read6 => p_read6,
        den_norm_1_020_out => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_1_020_out,
        den_norm_1_020_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_1_020_out_ap_vld,
        den_norm_2_019_out => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_2_019_out,
        den_norm_2_019_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_2_019_out_ap_vld,
        den_norm_28_out => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_28_out,
        den_norm_28_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_28_out_ap_vld,
        den_norm_17_out => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_17_out,
        den_norm_17_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_17_out_ap_vld,
        grp_fu_319_p_din0 => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_din0,
        grp_fu_319_p_din1 => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_din1,
        grp_fu_319_p_dout0 => grp_fu_4219_p_dout0,
        grp_fu_319_p_ce => grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_ce);

    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271 : component main_operator_2_Pipeline_VITIS_LOOP_84_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_ready,
        tmp_37 => tmp_36_reg_710,
        tmp_38 => tmp_37_reg_720,
        tmp_39 => tmp_38_reg_728,
        idx_tmp_out => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_idx_tmp_out_ap_vld,
        grp_fu_779_p_din0 => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_din0,
        grp_fu_779_p_din1 => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_din1,
        grp_fu_779_p_opcode => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_opcode,
        grp_fu_779_p_dout0 => grp_fu_4228_p_dout0,
        grp_fu_779_p_ce => grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_ce);

    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279 : component main_operator_2_Pipeline_VITIS_LOOP_92_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_ready,
        tmp_39 => tmp_38_reg_728,
        tmp_38 => tmp_37_reg_720,
        tmp_37 => tmp_36_reg_710,
        zext_ln92 => empty_reg_740,
        xor_ln92 => xor_ln92_reg_750,
        agg_result_1_2_021_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_2_021_out,
        agg_result_1_2_021_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_2_021_out_ap_vld,
        agg_result_1_1_015_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_1_015_out,
        agg_result_1_1_015_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_1_015_out_ap_vld,
        agg_result_1_0_09_out => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_0_09_out,
        agg_result_1_0_09_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_0_09_out_ap_vld);

    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291 : component main_operator_2_Pipeline_VITIS_LOOP_104_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start,
        ap_done => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_done,
        ap_idle => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_idle,
        ap_ready => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_ready,
        agg_result_1_2_019 => agg_result_1_2_019_reg_136,
        agg_result_1_1_013 => agg_result_1_1_013_reg_146,
        agg_result_1_0_07 => agg_result_1_0_07_reg_156,
        zext_ln104 => base_0_lcssa_i2527_reg_166,
        zext_ln104_2 => select_ln104_reg_774,
        agg_result_1_2_018_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_2_018_out,
        agg_result_1_2_018_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_2_018_out_ap_vld,
        agg_result_1_1_012_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_1_012_out,
        agg_result_1_1_012_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_1_012_out_ap_vld,
        agg_result_1_0_06_out => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_0_06_out,
        agg_result_1_0_06_out_ap_vld => grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_0_06_out_ap_vld);

    fadd_32ns_32ns_32_4_full_dsp_1_U896 : component main_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_307_p0,
        din1 => grp_fu_307_p1,
        ce => grp_fu_307_ce,
        dout => grp_fu_307_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U897 : component main_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_311_p0,
        din1 => grp_fu_311_p1,
        ce => grp_fu_311_ce,
        dout => grp_fu_311_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U898 : component main_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_315_p0,
        din1 => grp_fu_315_p1,
        ce => grp_fu_315_ce,
        dout => grp_fu_315_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U900 : component main_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_387,
        din1 => p_read6,
        ce => ap_const_logic_1,
        dout => grp_fu_323_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U901 : component main_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_393,
        din1 => p_read6,
        ce => ap_const_logic_1,
        dout => grp_fu_327_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    ap_return_0_preg <= sext_ln270_fu_550_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and ((icmp_ln104_fu_507_p2 = ap_const_lv1_0) or (icmp_ln92_reg_746 = ap_const_lv1_0)))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_1 = and_ln77_fu_450_p2))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln92_fu_464_p2 = ap_const_lv1_1))) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_ready = ap_const_logic_1)) then 
                    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_mul_161_fu_250_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_mul_161_fu_250_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                    grp_p_mul_161_fu_250_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_mul_161_fu_250_ap_ready = ap_const_logic_1)) then 
                    grp_p_mul_161_fu_250_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_1_0_07_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                agg_result_1_0_07_reg_156 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_0_09_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln92_fu_464_p2 = ap_const_lv1_0))) then 
                agg_result_1_0_07_reg_156 <= tmp_36_reg_710;
            end if; 
        end if;
    end process;

    agg_result_1_0_0_reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                agg_result_1_0_0_reg_211 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_0_09_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_0 = and_ln77_fu_450_p2))) then 
                agg_result_1_0_0_reg_211 <= tmp_36_reg_710;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) and (((icmp_ln104_reg_770 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_736)) or ((ap_const_lv1_1 = and_ln77_reg_736) and (icmp_ln92_reg_746 = ap_const_lv1_0))))) then 
                agg_result_1_0_0_reg_211 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_0_06_out;
            end if; 
        end if;
    end process;

    agg_result_1_1_013_reg_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                agg_result_1_1_013_reg_146 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_1_015_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln92_fu_464_p2 = ap_const_lv1_0))) then 
                agg_result_1_1_013_reg_146 <= tmp_37_reg_720;
            end if; 
        end if;
    end process;

    agg_result_1_1_0_reg_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                agg_result_1_1_0_reg_200 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_1_015_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_0 = and_ln77_fu_450_p2))) then 
                agg_result_1_1_0_reg_200 <= tmp_37_reg_720;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) and (((icmp_ln104_reg_770 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_736)) or ((ap_const_lv1_1 = and_ln77_reg_736) and (icmp_ln92_reg_746 = ap_const_lv1_0))))) then 
                agg_result_1_1_0_reg_200 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_1_012_out;
            end if; 
        end if;
    end process;

    agg_result_1_2_019_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                agg_result_1_2_019_reg_136 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_2_021_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln92_fu_464_p2 = ap_const_lv1_0))) then 
                agg_result_1_2_019_reg_136 <= tmp_38_reg_728;
            end if; 
        end if;
    end process;

    agg_result_1_2_0_reg_189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                agg_result_1_2_0_reg_189 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_agg_result_1_2_021_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_0 = and_ln77_fu_450_p2))) then 
                agg_result_1_2_0_reg_189 <= tmp_38_reg_728;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) and (((icmp_ln104_reg_770 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_736)) or ((ap_const_lv1_1 = and_ln77_reg_736) and (icmp_ln92_reg_746 = ap_const_lv1_0))))) then 
                agg_result_1_2_0_reg_189 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_2_018_out;
            end if; 
        end if;
    end process;

    base_0_lcssa_i2527_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                base_0_lcssa_i2527_reg_166 <= base_fu_494_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln92_fu_464_p2 = ap_const_lv1_0))) then 
                base_0_lcssa_i2527_reg_166 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    c_p_1_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                c_p_1_reg_222 <= tmp_39_fu_501_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_0 = and_ln77_fu_450_p2))) then 
                c_p_1_reg_222 <= ap_const_lv2_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) and (((icmp_ln104_reg_770 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_736)) or ((ap_const_lv1_1 = and_ln77_reg_736) and (icmp_ln92_reg_746 = ap_const_lv1_0))))) then 
                c_p_1_reg_222 <= empty_35_reg_178;
            end if; 
        end if;
    end process;

    empty_35_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
                empty_35_reg_178 <= tmp_39_fu_501_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln92_fu_464_p2 = ap_const_lv1_0))) then 
                empty_35_reg_178 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                and_ln77_reg_736 <= and_ln77_fu_450_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                empty_reg_740 <= empty_fu_459_p1;
                icmp_ln92_reg_746 <= icmp_ln92_fu_464_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                eps_tmp_0_reg_692 <= grp_p_mul_161_fu_3810_p_dout0_0;
                eps_tmp_1_reg_698 <= grp_p_mul_161_fu_3810_p_dout0_1;
                eps_tmp_2_reg_704 <= grp_p_mul_161_fu_3810_p_dout0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then
                icmp_ln104_reg_770 <= icmp_ln104_fu_507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then
                reg_357 <= grp_p_mul_161_fu_3810_p_dout0_0;
                reg_365 <= grp_p_mul_161_fu_3810_p_dout0_1;
                reg_373 <= grp_p_mul_161_fu_3810_p_dout0_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state15))) then
                reg_381 <= grp_fu_307_p2;
                reg_387 <= grp_fu_311_p2;
                reg_393 <= grp_fu_315_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and ((icmp_ln104_fu_507_p2 = ap_const_lv1_0) or (icmp_ln92_reg_746 = ap_const_lv1_0)))) then
                select_ln104_reg_774 <= select_ln104_fu_529_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                tmp_36_reg_710 <= grp_fu_4219_p_dout0;
                tmp_37_reg_720 <= grp_fu_323_p2;
                tmp_38_reg_728 <= grp_fu_327_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln92_fu_464_p2 = ap_const_lv1_1))) then
                xor_ln92_reg_750 <= xor_ln92_fu_470_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, grp_p_mul_161_fu_250_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state8, and_ln77_fu_450_p2, ap_CS_fsm_state26, ap_CS_fsm_state28, icmp_ln92_fu_464_p2, icmp_ln92_reg_746, ap_CS_fsm_state30, icmp_ln104_fu_507_p2, grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_done, grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_done, grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_done, grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_0 = and_ln77_fu_450_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                if (((grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (icmp_ln92_fu_464_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state29 => 
                if (((grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state31 => 
                if (((grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_523_p2 <= std_logic_vector(unsigned(zext_ln104_fu_513_p1) + unsigned(ap_const_lv3_1));
    and_ln77_fu_450_p2 <= (or_ln77_fu_444_p2 and grp_fu_12737_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;

    ap_ST_fsm_state29_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;

    ap_ST_fsm_state31_blk_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_done)
    begin
        if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_p_mul_161_fu_250_ap_done)
    begin
        if ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_p_mul_161_fu_250_ap_done)
    begin
        if ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_p_mul_161_fu_250_ap_done)
    begin
        if ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6_assign_proc : process(and_ln77_reg_736, icmp_ln92_reg_746, icmp_ln104_reg_770, grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_0_06_out, ap_CS_fsm_state32, agg_result_1_0_0_reg_211)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (((icmp_ln104_reg_770 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_736)) or ((ap_const_lv1_1 = and_ln77_reg_736) and (icmp_ln92_reg_746 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_0_06_out;
        else 
            ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6 <= agg_result_1_0_0_reg_211;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6_assign_proc : process(and_ln77_reg_736, icmp_ln92_reg_746, icmp_ln104_reg_770, grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_1_012_out, ap_CS_fsm_state32, agg_result_1_1_0_reg_200)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (((icmp_ln104_reg_770 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_736)) or ((ap_const_lv1_1 = and_ln77_reg_736) and (icmp_ln92_reg_746 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_1_012_out;
        else 
            ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6 <= agg_result_1_1_0_reg_200;
        end if; 
    end process;


    ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6_assign_proc : process(and_ln77_reg_736, icmp_ln92_reg_746, icmp_ln104_reg_770, grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_2_018_out, agg_result_1_2_0_reg_189, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (((icmp_ln104_reg_770 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_736)) or ((ap_const_lv1_1 = and_ln77_reg_736) and (icmp_ln92_reg_746 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_agg_result_1_2_018_out;
        else 
            ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6 <= agg_result_1_2_0_reg_189;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4_assign_proc : process(icmp_ln92_reg_746, ap_CS_fsm_state30, icmp_ln104_fu_507_p2, base_0_lcssa_i2527_reg_166, base_fu_494_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_746 = ap_const_lv1_1))) then 
            ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4 <= base_fu_494_p2;
        else 
            ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4 <= base_0_lcssa_i2527_reg_166;
        end if; 
    end process;


    ap_phi_mux_c_p_1_phi_fu_226_p6_assign_proc : process(and_ln77_reg_736, icmp_ln92_reg_746, icmp_ln104_reg_770, empty_35_reg_178, ap_CS_fsm_state32, c_p_1_reg_222)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (((icmp_ln104_reg_770 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_736)) or ((ap_const_lv1_1 = and_ln77_reg_736) and (icmp_ln92_reg_746 = ap_const_lv1_0))))) then 
            ap_phi_mux_c_p_1_phi_fu_226_p6 <= empty_35_reg_178;
        else 
            ap_phi_mux_c_p_1_phi_fu_226_p6 <= c_p_1_reg_222;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state32, sext_ln270_fu_550_p1, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ap_return_0 <= sext_ln270_fu_550_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state32, ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ap_return_1 <= ap_phi_mux_agg_result_1_0_0_phi_fu_214_p6;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state32, ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ap_return_2 <= ap_phi_mux_agg_result_1_1_0_phi_fu_203_p6;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6, ap_CS_fsm_state32, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ap_return_3 <= ap_phi_mux_agg_result_1_2_0_phi_fu_192_p6;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    base_fu_494_p2 <= std_logic_vector(unsigned(sub_ln92_fu_489_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln77_fu_415_p1 <= tmp_36_reg_710;
    empty_fu_459_p1 <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_idx_tmp_out(2 - 1 downto 0);
    grp_fu_12737_p_ce <= ap_const_logic_1;
    grp_fu_12737_p_din0 <= tmp_36_reg_710;
    grp_fu_12737_p_din1 <= ap_const_lv32_0;
    grp_fu_12737_p_opcode <= ap_const_lv5_1;

    grp_fu_307_ce_assign_proc : process(ap_CS_fsm_state4, grp_p_mul_161_fu_250_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            grp_fu_307_ce <= ap_const_logic_1;
        else 
            grp_fu_307_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_307_p0_assign_proc : process(ap_CS_fsm_state4, reg_381, ap_CS_fsm_state8, ap_CS_fsm_state12, grp_p_mul_161_fu_3810_p_dout0_0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_307_p0 <= reg_381;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_307_p0 <= grp_p_mul_161_fu_3810_p_dout0_0;
        else 
            grp_fu_307_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_307_p1_assign_proc : process(p_read, reg_357, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, grp_p_mul_161_fu_3810_p_dout0_0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_307_p1 <= reg_357;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_307_p1 <= grp_p_mul_161_fu_3810_p_dout0_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_307_p1 <= p_read;
        else 
            grp_fu_307_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_311_ce_assign_proc : process(ap_CS_fsm_state4, grp_p_mul_161_fu_250_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            grp_fu_311_ce <= ap_const_logic_1;
        else 
            grp_fu_311_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_311_p0_assign_proc : process(ap_CS_fsm_state4, reg_387, ap_CS_fsm_state8, ap_CS_fsm_state12, grp_p_mul_161_fu_3810_p_dout0_1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_311_p0 <= reg_387;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_311_p0 <= grp_p_mul_161_fu_3810_p_dout0_1;
        else 
            grp_fu_311_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_311_p1_assign_proc : process(p_read4, ap_CS_fsm_state4, reg_365, ap_CS_fsm_state8, ap_CS_fsm_state12, grp_p_mul_161_fu_3810_p_dout0_1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_311_p1 <= reg_365;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_311_p1 <= grp_p_mul_161_fu_3810_p_dout0_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_311_p1 <= p_read4;
        else 
            grp_fu_311_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_315_ce_assign_proc : process(ap_CS_fsm_state4, grp_p_mul_161_fu_250_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_p_mul_161_fu_250_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            grp_fu_315_ce <= ap_const_logic_1;
        else 
            grp_fu_315_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_315_p0_assign_proc : process(ap_CS_fsm_state4, reg_393, ap_CS_fsm_state8, ap_CS_fsm_state12, grp_p_mul_161_fu_3810_p_dout0_2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_315_p0 <= reg_393;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_315_p0 <= grp_p_mul_161_fu_3810_p_dout0_2;
        else 
            grp_fu_315_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_315_p1_assign_proc : process(p_read5, ap_CS_fsm_state4, reg_373, ap_CS_fsm_state8, ap_CS_fsm_state12, grp_p_mul_161_fu_3810_p_dout0_2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_315_p1 <= reg_373;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_315_p1 <= grp_p_mul_161_fu_3810_p_dout0_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_315_p1 <= p_read5;
        else 
            grp_fu_315_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_319_ce_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_319_ce <= grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_ce;
        else 
            grp_fu_319_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_319_p0_assign_proc : process(reg_381, grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_319_p0 <= grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_319_p0 <= reg_381;
        else 
            grp_fu_319_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_319_p1_assign_proc : process(p_read6, grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_319_p1 <= grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_grp_fu_319_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_319_p1 <= p_read6;
        else 
            grp_fu_319_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_4219_p_ce <= grp_fu_319_ce;
    grp_fu_4219_p_din0 <= grp_fu_319_p0;
    grp_fu_4219_p_din1 <= grp_fu_319_p1;
    grp_fu_4228_p_ce <= grp_fu_779_ce;
    grp_fu_4228_p_din0 <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_din0;
    grp_fu_4228_p_din1 <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_din1;
    grp_fu_4228_p_opcode <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_opcode;

    grp_fu_779_ce_assign_proc : process(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_ce, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_779_ce <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_grp_fu_779_p_ce;
        else 
            grp_fu_779_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_291_ap_start_reg;
    grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_ap_start_reg;
    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_ap_start_reg;
    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_279_ap_start_reg;
    grp_p_mul_161_fu_250_ap_done <= grp_p_mul_161_fu_3810_p_done;
    grp_p_mul_161_fu_250_ap_ready <= grp_p_mul_161_fu_3810_p_ready;

    grp_p_mul_161_fu_250_num_a_0_read_assign_proc : process(reg_357, ap_CS_fsm_state4, ap_CS_fsm_state9, eps_tmp_0_reg_692, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_p_mul_161_fu_250_num_a_0_read <= eps_tmp_0_reg_692;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_p_mul_161_fu_250_num_a_0_read <= reg_357;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_p_mul_161_fu_250_num_a_0_read <= ap_const_lv32_0;
        else 
            grp_p_mul_161_fu_250_num_a_0_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_250_num_a_1_read_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state9, reg_365, ap_CS_fsm_state8, eps_tmp_1_reg_698, grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_1_020_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_p_mul_161_fu_250_num_a_1_read <= eps_tmp_1_reg_698;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_p_mul_161_fu_250_num_a_1_read <= reg_365;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_p_mul_161_fu_250_num_a_1_read <= grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_1_020_out;
        else 
            grp_p_mul_161_fu_250_num_a_1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_250_num_a_2_read_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state9, reg_373, ap_CS_fsm_state8, eps_tmp_2_reg_704, grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_2_019_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_p_mul_161_fu_250_num_a_2_read <= eps_tmp_2_reg_704;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_p_mul_161_fu_250_num_a_2_read <= reg_373;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_p_mul_161_fu_250_num_a_2_read <= grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_2_019_out;
        else 
            grp_p_mul_161_fu_250_num_a_2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_250_num_b_0_read_assign_proc : process(p_read, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_p_mul_161_fu_250_num_b_0_read <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_p_mul_161_fu_250_num_b_0_read <= p_read;
        else 
            grp_p_mul_161_fu_250_num_b_0_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_250_num_b_1_read_assign_proc : process(p_read4, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state8, grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_17_out)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_p_mul_161_fu_250_num_b_1_read <= grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_17_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_p_mul_161_fu_250_num_b_1_read <= p_read4;
        else 
            grp_p_mul_161_fu_250_num_b_1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_250_num_b_2_read_assign_proc : process(p_read5, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state8, grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_28_out)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_p_mul_161_fu_250_num_b_2_read <= grp_operator_2_Pipeline_VITIS_LOOP_215_1_fu_236_den_norm_28_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_p_mul_161_fu_250_num_b_2_read <= p_read5;
        else 
            grp_p_mul_161_fu_250_num_b_2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_250_num_res_0_read_assign_proc : process(reg_357, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_p_mul_161_fu_250_num_res_0_read <= reg_357;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_p_mul_161_fu_250_num_res_0_read <= ap_const_lv32_0;
        else 
            grp_p_mul_161_fu_250_num_res_0_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_250_num_res_1_read_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state9, reg_365, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_p_mul_161_fu_250_num_res_1_read <= reg_365;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_p_mul_161_fu_250_num_res_1_read <= ap_const_lv32_0;
        else 
            grp_p_mul_161_fu_250_num_res_1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_mul_161_fu_250_num_res_2_read_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state9, reg_373, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_p_mul_161_fu_250_num_res_2_read <= reg_373;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_p_mul_161_fu_250_num_res_2_read <= ap_const_lv32_0;
        else 
            grp_p_mul_161_fu_250_num_res_2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_p_mul_161_fu_3810_p_din1 <= grp_p_mul_161_fu_250_num_a_0_read;
    grp_p_mul_161_fu_3810_p_din2 <= grp_p_mul_161_fu_250_num_a_1_read;
    grp_p_mul_161_fu_3810_p_din3 <= grp_p_mul_161_fu_250_num_a_2_read;
    grp_p_mul_161_fu_3810_p_din4 <= grp_p_mul_161_fu_250_num_b_0_read;
    grp_p_mul_161_fu_3810_p_din5 <= grp_p_mul_161_fu_250_num_b_1_read;
    grp_p_mul_161_fu_3810_p_din6 <= grp_p_mul_161_fu_250_num_b_2_read;
    grp_p_mul_161_fu_3810_p_din7 <= grp_p_mul_161_fu_250_num_res_0_read;
    grp_p_mul_161_fu_3810_p_din8 <= grp_p_mul_161_fu_250_num_res_1_read;
    grp_p_mul_161_fu_3810_p_din9 <= grp_p_mul_161_fu_250_num_res_2_read;
    grp_p_mul_161_fu_3810_p_start <= grp_p_mul_161_fu_250_ap_start_reg;
    icmp_ln104_1_fu_517_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_507_p2 <= "1" when (base_fu_494_p2 = ap_const_lv2_3) else "0";
    icmp_ln77_1_fu_438_p2 <= "1" when (trunc_ln77_fu_428_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_432_p2 <= "0" when (tmp_s_fu_418_p4 = ap_const_lv8_FF) else "1";
    icmp_ln92_fu_464_p2 <= "1" when (unsigned(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_271_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln77_fu_444_p2 <= (icmp_ln77_fu_432_p2 or icmp_ln77_1_fu_438_p2);
    select_ln104_fu_529_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_1_fu_517_p2(0) = '1') else 
        add_ln104_fu_523_p2;
        sext_ln270_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_c_p_1_phi_fu_226_p6),32));

    sub_ln92_fu_489_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_reg_740));
    tmp_39_fu_501_p2 <= std_logic_vector(unsigned(sub_ln92_fu_489_p2) + unsigned(ap_const_lv2_3));
    tmp_s_fu_418_p4 <= bitcast_ln77_fu_415_p1(30 downto 23);
    trunc_ln77_fu_428_p1 <= bitcast_ln77_fu_415_p1(23 - 1 downto 0);
    xor_ln92_fu_470_p2 <= (empty_fu_459_p1 xor ap_const_lv2_3);
    zext_ln104_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i2527_phi_fu_170_p4),3));
end behav;
