Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Jun  8 23:01:42 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_top_module_0_2 (xilinx.com:hls:top_module:1.0) from (Rev. 2113060981) to (Rev. 2113066860)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_top_module_0_2'. These changes may impact your design.


-Upgraded port 's_axi_control_ARADDR' width 6 differs from original width 4

-Upgraded port 's_axi_control_AWADDR' width 6 differs from original width 4







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jun  4 21:01:59 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.5 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_top_module_0_0 (xilinx.com:hls:top_module:1.0) from (Rev. 2113060976) to (Rev. 2113060981)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jun  4 20:57:35 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.5 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_top_module_0_0 (xilinx.com:hls:top_module:1.0) from (Rev. 2113060898) to (Rev. 2113060976)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jun  4 19:39:52 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.5 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_top_module_0_0 (xilinx.com:hls:top_module:1.0) from (Rev. 2113060760) to (Rev. 2113060898)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_top_module_0_0'. These changes may impact your design.


-Upgrade has added port 'input_stream_TDEST'

-Upgrade has added port 'input_stream_TID'

-Upgrade has added port 'input_stream_TKEEP'

-Upgrade has added port 'input_stream_TLAST'

-Upgrade has added port 'input_stream_TSTRB'

-Upgrade has added port 'input_stream_TUSER'

-Upgrade has added port 'output_stream_TDEST'

-Upgrade has added port 'output_stream_TID'

-Upgrade has added port 'output_stream_TKEEP'

-Upgrade has added port 'output_stream_TLAST'

-Upgrade has added port 'output_stream_TSTRB'

-Upgrade has added port 'output_stream_TUSER'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jun  4 17:23:29 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.5 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_top_module_0_0 (xilinx.com:hls:top_module:1.0) from (Rev. 2113059814) to (Rev. 2113060760)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_top_module_0_0'. These changes may impact your design.


-Upgrade has removed port 'input_stream_TDEST'

-Upgrade has removed port 'input_stream_TID'

-Upgrade has removed port 'input_stream_TKEEP'

-Upgrade has removed port 'input_stream_TLAST'

-Upgrade has removed port 'input_stream_TSTRB'

-Upgrade has removed port 'input_stream_TUSER'

-Upgrade has removed port 'output_stream_TDEST'

-Upgrade has removed port 'output_stream_TID'

-Upgrade has removed port 'output_stream_TKEEP'

-Upgrade has removed port 'output_stream_TLAST'

-Upgrade has removed port 'output_stream_TSTRB'

-Upgrade has removed port 'output_stream_TUSER'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jun  4 01:36:14 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.5 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_top_module_0_0 (xilinx.com:hls:top_module:1.0) from (Rev. 2113059738) to (Rev. 2113059814)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Jun  4 00:20:32 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.5 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_top_module_0_0 (xilinx.com:hls:top_module:1.0) from (Rev. 2113059312) to (Rev. 2113059738)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Jun  3 17:14:19 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.5 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_top_module_0_0 (xilinx.com:hls:top_module:1.0) from (Rev. 2113058336) to (Rev. 2113059312)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Jun  3 01:02:36 2023
| Host         : arthur-G3-3579 running 64-bit Ubuntu 20.04.5 LTS
| Command      : upgrade_ip
| Device       : xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_top_module_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_top_module_0_0 (xilinx.com:hls:top_module:1.0) from (Rev. 2113058317) to (Rev. 2113058336)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_top_module_0_0'.


-Upgrade has removed interface 'ap_ctrl'

-Upgrade has added interface 's_axi_control' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_top_module_0_0'. These changes may impact your design.


-Upgrade has removed port 'ap_done'

-Upgrade has removed port 'ap_idle'

-Upgrade has removed port 'ap_ready'

-Upgrade has removed port 'ap_start'

-Upgrade has added port 'interrupt'

-Upgrade has added port 's_axi_control_ARADDR'

-Upgrade has added port 's_axi_control_ARREADY'

-Upgrade has added port 's_axi_control_ARVALID'

-Upgrade has added port 's_axi_control_AWADDR'

-Upgrade has added port 's_axi_control_AWREADY'

-Upgrade has added port 's_axi_control_AWVALID'

-Upgrade has added port 's_axi_control_BREADY'

-Upgrade has added port 's_axi_control_BRESP'

-Upgrade has added port 's_axi_control_BVALID'

-Upgrade has added port 's_axi_control_RDATA'

-Upgrade has added port 's_axi_control_RREADY'

-Upgrade has added port 's_axi_control_RRESP'

-Upgrade has added port 's_axi_control_RVALID'

-Upgrade has added port 's_axi_control_WDATA'

-Upgrade has added port 's_axi_control_WREADY'

-Upgrade has added port 's_axi_control_WSTRB'

-Upgrade has added port 's_axi_control_WVALID'


