{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557309246579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557309246585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 17:54:06 2019 " "Processing started: Wed May 08 17:54:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557309246585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557309246585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off led_run -c led_run " "Command: quartus_eda --read_settings_files=off --write_settings_files=off led_run -c led_run" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557309246585 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "EDA Netlist Writer" 0 -1 1557309247028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557309247173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_run_8_1200mv_85c_slow.vo H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/ simulation " "Generated file led_run_8_1200mv_85c_slow.vo in folder \"H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557309247366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_run_8_1200mv_0c_slow.vo H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/ simulation " "Generated file led_run_8_1200mv_0c_slow.vo in folder \"H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557309247387 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_run_min_1200mv_0c_fast.vo H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/ simulation " "Generated file led_run_min_1200mv_0c_fast.vo in folder \"H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557309247426 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_run.vo H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/ simulation " "Generated file led_run.vo in folder \"H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557309247450 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_run_8_1200mv_85c_v_slow.sdo H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/ simulation " "Generated file led_run_8_1200mv_85c_v_slow.sdo in folder \"H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557309247467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_run_8_1200mv_0c_v_slow.sdo H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/ simulation " "Generated file led_run_8_1200mv_0c_v_slow.sdo in folder \"H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557309247484 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_run_min_1200mv_0c_v_fast.sdo H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/ simulation " "Generated file led_run_min_1200mv_0c_v_fast.sdo in folder \"H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557309247502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "led_run_v.sdo H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/ simulation " "Generated file led_run_v.sdo in folder \"H:/my_workshop/learn_fpga/Exercises/Verilog/EP2C20/S1_LED_RUN/PROJ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557309247519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557309247557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 17:54:07 2019 " "Processing ended: Wed May 08 17:54:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557309247557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557309247557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557309247557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557309247557 ""}
