<!DOCTYPE html>
<html lang="en">
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>Document</title>

<head>
    <link rel="stylesheet" href="project.css">
    <script>
        function myFunction() {
            document.getElementById("myDropdown").classList.toggle("show");
        }

        // Close the dropdown menu if the user clicks outside of it
        window.onclick = function (event) {
            if (!event.target.matches('.dropbtn')) {
                var dropdowns = document.getElementsByClassName("dropdown-content");
                var i;
                for (i = 0; i < dropdowns.length; i++) {
                    var openDropdown = dropdowns[i];
                    if (openDropdown.classList.contains('show')) {
                        openDropdown.classList.remove('show');
                    }
                }
            }
        }
    </script>
</head>

<body>
    <div class="header">
        <div class="text">
            <h1>Department of
                Computer Science and Engineering
            </h1>
            <h3>Indian Institute of Technology Guwahati</h3>
        </div>
        <div class="logo">

            <img src="https://event.iitg.ac.in/icann2019/Proceedings_LaTeX/2019/IITG_logo.png" height="150px" />
        </div>
    </div>

    <div class="head1">
        <a href="./index.html" id="home">
            <img src="homeIcon.png" height=" 25px" />
        </a>
        <a href="./hello.html">News & Updates</a>
        <a href="./pro2.html" class="active_tab">Research</a>
        <a href="./pro1.html">Courses</a>
        <a href="./pro3.html">Students</a>
        <a href="https://tinyurl.com/y9qs9jl6">MARS Lab Video</a>
        <a href="https://www.youtube.com/watch?v=4goj-ajnpOQ&list=PLEAYkSg4uSQ3dmkbCah82ek0KJnpz_DxL">NPTEL Courses</a>
        <div class="dropdown">
            <button onclick="myFunction()" class="dropbtn">More</button>
            <div id="myDropdown" class="dropdown-content">
                <a href="https://www.iitg.ac.in/johnjose/Brochures/John_shortprofile_2022.pdf">Short CV</a>
                <a
                    href="https://scholar.google.co.in/citations?hl=en&user=Zp4X1NsAAAAJ&view_op=list_works&gmla=AJsN-F7q-r-xt0S1lomjmEJCpjYUex81Sya5JSOuiTHKbCnE_T38nCO3eVt_sR7xMfKjTxfa6EzKzsamzNrh25JGepUyu7QDw">Google
                    Scholar</a>
                <a href="http://dblp.uni-trier.de/pers/hd/j/Jose:John">DBLP</a>
                <a href="https://www.scopus.com/authid/detail.uri?authorId=54882122100">Scopus Author Profile</a>
                <a href="https://iitg.irins.org/profile/128280">IRINS Faculty Profile</a>
            </div>
        </div>
    </div>
    </div>
    <div>
        <a href="#publication-id">Skip To Publications </a>
    </div>
    <br />
        

     <div class="RP">
    <p class="topic">Funded Research Projects</p>

    <p><li>P8. Design and Development of AI/ML Co-Processor and Post Quantum Cryptography Co-Processor.
        (An initiative towards Electronics System Design and Manufacturing in North-East Region)
        Sponsoring Agency : Ministry of Electronics and IT, Govt of India.
        Duration & Funding : April 2023 - April 2026, Rs. 1999 lakhs. [ongoing]
        Co-Principal Investigator: <a href="./index.html">Dr. John Jose</a> || Principal Investigator: <a href="https://www.iitg.ac.in/trivedi/">Dr. Gaurav Trivedi, </a> IIT Guwahati</li> </p>

    <p><li>P7. High Secure IoT WiFi Connectivity Module with High Secure Open 802.11 SoftMAC.
        Sponsoring Agency : TIH for IoT and IoE, IIT Bombay.
        Duration & Funding : March 2023 - March 2024, Rs. 49.99 lakhs. [completed]
        Collaborator: <a href="./index.html">Dr. John Jose</a> || Project Leader: <a href="https://www.linkedin.com/in/arun-ashok/">Dr. Arun Ashok,</a> <a href="https://siliziumcircuits.com/">Silizium Circuits Pvt. Ltd.</a></p></li>

    <p><li>P6. Security Enhancement Techniques for Multi-core Processors.
        Sponsoring Agency : TARE Scheme, SERB, Department of Science & Technology, Govt of India.
        Duration & Funding : December 2022- December 2025, Rs. 18.30 lakhs. [ongoing]
        Mentor: <a href="./index.html">Dr. John Jose</a> || Principal Investigator: <a href="https://psgitech.irins.org/profile/223442">Prof. Manimeghalai R.,</a> <a href="http://www.psgitech.ac.in/">PSGiTech, Coimbatore.</a></p></li>

    <p><li>P5. Enhancing Security Features of On-Chip Networks in Modern Multicore Processors.
        Sponsoring Agency : CRG Scheme, SERB, Department of Science & Technology, Govt of India.
        Duration & Funding : February 2022- February 2025, Rs. 50.72 lakhs. [ongoing]
        Principal Investigator:<a href="./index.html">Dr. John Jose</a> || Co-Principal Investigator: <a href="https://www.iitg.ac.in/sukumar/">Prof. Sukumar Nandi.</a></p></li>

    <p><li>P4. Approximate Computing Techniques for Resource Constrained Edge Devices.
        Sponsoring Agency : SPARC Scheme, Ministry of HRD, Govt of India.
        Duration & Funding : March 2019- March 2023, Rs. 77.48 lakhs. [completed]
        Indian Principal Investigator: <a href="./index.html">Dr. John Jose</a> || Indian Co-Principal Investigator: <a href="https://www.iitg.ac.in/t.venkat/">Dr. T. Venkatesh</a>
        Foreign Principal Investigator: <a href="http://www.cilardo.info/">Dr. Alessandro Cilardo,</a> University of Naples Federico II, Italy.
        Foreign Co-Principal Investigators: <a href="https://www.essex.ac.uk/people/singh42308/amit-singh">Dr. Amit Kumar Singh ,</a>University of Essex, UK ||
        <a href="http://utenti.dieei.unict.it/users/mpalesi/">Dr. Maurizio Palesi</a>& <a href="https://sites.google.com/view/davidepatti/home">Dr. Davide Patti,</a> University of Catania, Italy.</p></li>

    <p><li>P3. Performance optimization in multicore processors by Network on Chip level prefetch support techniques
        Sponsoring Agency : Startup Top Up scheme, Research and Development Section, IIT Guwahati.
        Duration & Funding : June 2018- June 2019, Rs. 10.00 lakhs. [completed]
        Principal Investigator: <a href="./index.html">Dr. John Jose</a> </p></li>

    <p><li>P2. Performance and energy optimization in many core processors using dynamic cooperation of cache memory, NoC
        and DRAM controllers.
        Sponsoring Agency : ECR Scheme, SERB, Department of Science & Technology, Govt of India.
        Duration & Funding : September 2016- September 2019, Rs. 19.70 lakhs. [completed]
        Principal Investigator: <a href="./index.html">Dr. John Jose</a> </p> </li>

    <p><li>P1. Power Efficient Fault Tolerant Techniques for Deflection Routers in Large Mesh on-Chip Interconnection
        Networks
        Sponsoring Agency : SuG Scheme, Research and Development Section, IIT Guwahati.
        Duration & Funding : February 2016- February 2018, Rs. 4.92 lakhs. [completed]
        Principal Investigator: <a href="./index.html">Dr. John Jose</a> </p> </li>
        </div>

    <div class="head1">
        <p>Research Publications:</p>
        <a href="#book-id">Book Chapters</a>
        <a href="#journal-id">Journal Publications</a>
        <a href="#publication-id">Conference Publications</a>
        <a href="http://dblp.uni-trier.de/pers/hd/j/Jose:John">DBLP</a>
        <a
            href="https://scholar.google.co.in/citations?hl=en&user=Zp4X1NsAAAAJ&view_op=list_works&gmla=AJsN-F7q-r-xt0S1lomjmEJCpjYUex81Sya5JSOuiTHKbCnE_T38nCO3eVt_sR7xMfKjTxfa6EzKzsamzNrh25JGepUyu7QDwA">Google
            Scholar</a>
    </div>

    <p class="topic" id="book-id">A. Book Chapters</p>
    <table>

        <tr>
            <th>Sl.NO</th>
            <th>Year</th>
            <th>Tile of the Chapter Authors</th>
            <th>Book Details [Publishers]</th>
        </tr>
        <tr>
            <td>B1</td>
            <td>2021</td>
            <td> <a href="https://link.springer.com/chapter/10.1007/978-3-030-69131-8_11">Dynamic Shielding and
                    Trojan-aware NoC Routing</a>
                <br />
                Manju Rajan, Abhijit Das, John Jose, Prabhat Mishra
            </td>
            <td> <a href="https://link.springer.com/chapter/10.1007/978-3-030-69131-8_11">Network-on-Chip Security and
                    Privacy [Springer]</a>, January 2021</td>
        </tr>
    </table>




    <p class="topic" id="journal-id">B. Journal Publications</p>
    <table>

        <tbody><tr>
            <td width="5%" align="center">Sl.No</td>
            <td width="2%" align="center">Year</td>
            <td width="43%" align="center">Tile of the paper <br> Authors</td>
            <td width="45%" align="center">Journal Details, Month, Pages</td>
            <td width="5%" align="center">Paper Link</td>
             </tr>
             
             
                             <tr>
            <td width="7%" align="center">J23</td>
            <td width="8%" align="center">2024</td>
            <td width="40%" align="center"><img src="https://www.iitg.ac.in/johnjose/new.gif"> Enhancing Lifetime and Performance of MLC NVM Caches using Embedded Trace Buffers
            <br> <font color="#FF2E4E">S. Sivakumar, John Jose, and Vijaykrishnan Narayanan </font></td>
            <td width="40%" align="center">ACM Transactions on Design Automation of Electronic Systems <font color="#E627FF">[ACM-TODAES]</font>, Vol. 29(3), Article: 58, pp:1-24, 2024.</td>
            <td width="5%" align="center"><a href="https://dl.acm.org/doi/full/10.1145/3659102">DOI</a><br><a href="Publications/J23_ACMTODAES_Sivakumar2.pdf">PDF</a></td>
             </tr>
             
                              <tr>
            <td width="7%" align="center">J22</td>
            <td width="8%" align="center">2024</td>
            <td width="40%" align="center"><img src="https://www.iitg.ac.in/johnjose/new.gif"> Subnetwork Based Traffic Aware Rerouting for CMesh Bufferless Network-on-Chip
            <br> <font color="#FF2E4E">Rose George Kunthara, Rekha K. James, Simi Zerine Sleeba, John Jose </font></td>
            <td width="40%" align="center">Journal of Circuits, Systems and Computers <font color="#E627FF">[JCSC]</font>, 2024.</td>
            <td width="5%" align="center"><a href="https://www.worldscientific.com/doi/epdf/10.1142/S0218126624502074">DOI</a><br><a href="Publications/J22_JCSC_Rose.pdf">PDF</a></td>
             </tr>
             
             
                             <tr>
            <td width="7%" align="center">J21</td>
            <td width="8%" align="center">2024</td>
            <td width="40%" align="center"><img src="https://www.iitg.ac.in/johnjose/new.gif">Sec-NoC: A Lightweight Secure Communication System for On-Chip Interconnects
            <br> <font color="#FF2E4E">Syam Sankar, Ruchika Gupta, John Jose, Sukumar Nandi </font></td>
            <td width="40%" align="center">IEEE Embedded Systems Letters <font color="#E627FF">[IEEE-ESL]</font>, Vol. 16(2), pp: 214-217, 2024.</td>
            <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/10319774">DOI</a><br><a href="Publications/J21_IEEEESL_Syam.pdf">PDF</a></td>
             </tr>
             
             
                            <tr>
            <td width="7%" align="center">J20</td>
            <td width="8%" align="center">2024</td>
            <td width="40%" align="center"><img src="https://www.iitg.ac.in/johnjose/new.gif"> TROP: TRust-aware OPportunistic Routing in NoC with Hardware Trojans
            <br> <font color="#FF2E4E">Syam Sankar, Ruchika Gupta, John Jose, Sukumar Nandi </font></td>
            <td width="40%" align="center">ACM Transactions on Design Automation of Electronic Systems <font color="#E627FF">[ACM-TODAES]</font>, Vol. 29(2), Article: 34, pp:1-25, 2024.</td>
            <td width="5%" align="center"><a href="https://dl.acm.org/doi/10.1145/3639821">DOI</a><br><a href="Publications/J20_ACMTODAES_Syam.pdf">PDF</a></td>
             </tr>
             
                             <tr>
            <td width="7%" align="center">J19</td>
            <td width="8%" align="center">2023</td>
            <td width="40%" align="center">Secure Routing Framework for Mitigating Time-Delay Trojan Attack in System-on-Chip
            <br> <font color="#FF2E4E">Manju Rajan, Mayanak Choksey, John Jose</font></td>
            <td width="40%" align="center">Elsevier Journal of Systems Architecture <font color="#E627FF">[JSA]</font>, Vol. 144, 103006, 2023.</td>
            <td width="5%" align="center"><a href="https://www.sciencedirect.com/science/article/abs/pii/S1383762123001856">DOI</a><br><a href="Publications/J19_JSA_Manju.pdf">PDF</a></td>
             </tr>
             
                            <tr>
            <td width="7%" align="center">J18</td>
            <td width="8%" align="center">2023</td>
            <td width="40%" align="center">ELEMENT: Energy-efficient Multi-NoP Architecture for IMC-based 2.5D Accelerator for DNN Training
            <br> <font color="#FF2E4E">Neethu K., Sharin Shahana K., Rekha K. James, John Jose, Sumit Kumar Mandal </font></td>
            <td width="40%" align="center"> IEEE Design &amp; Test <font color="#E627FF">[IEEE-DT]</font>, Vol. 40(6), pp: 51-63, 2023.
            presented at NOCS-2023, Hamburg, Germany, September 2023. </td>
            <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/10233885">DOI</a><br><a href="Publications/J18_IEEEDT_Neethu.pdf">PDF</a></td>
             </tr>
             
                           <tr>
            <td width="7%" align="center">J17</td>
            <td width="8%" align="center">2023</td>
            <td width="40%" align="center"> ZPP: A Dynamic Technique to Eliminate Cache Pollution in NoC-based MPSoCs
            <br> <font color="#FF2E4E">Dipika Deb, John Jose </font></td>
            <td width="40%" align="center"> ACM Transactions on Embedded Computing Systems <font color="#E627FF">[ACM-TECS]</font>, Vol. 22(5), Article: 118, pp: 1-25, 2023.
            presented at CASES-2023, Hamburg, Germany, September 2023.<font color="#E627FF"> (Best Paper)</font> </td>
            <td width="5%" align="center"><a href="https://dl.acm.org/doi/10.1145/3609113">DOI</a><br><a href="Publications/J17_ACMTECS_Dipika.pdf">PDF</a></td>
             </tr>
             
                         <tr>
            <td width="7%" align="center">J16</td>
            <td width="8%" align="center">2023</td>
            <td width="40%" align="center"> Self Adaptive Logical Split Cache Techniques for delayed aging of NVM LLC
            <br> <font color="#FF2E4E">Sivakumar S., John Jose  </font></td>
            <td width="40%" align="center">ACM Transactions on Design Automation of Electronic Systems <font color="#E627FF">[ACM-TODAES]</font>, Vol. 28(6), Article: 97, pp: 1-24, 2023.</td>
            <td width="5%" align="center"><a href="https://dl.acm.org/doi/pdf/10.1145/3616871">DOI</a><br><a href="Publications/J16_ACMTODAES_Sivakumar.pdf">PDF</a></td>
             </tr>
             
                        <tr>
            <td width="7%" align="center">J15</td>
            <td width="8%" align="center">2023</td>
            <td width="40%" align="center">Modelling and Impact Analysis of Antipode Attack in Bufferless On-Chip Networks
            <br> <font color="#FF2E4E">Rose George Kunthara, V. R. Josna, K. Neethu, Rekha K. James, John Jose  </font></td>
            <td width="40%" align="center">Springer SN Computer Science <font color="#E627FF">[Springer-SNCS]</font>, 4, Article number: 284, 2023.</td>
            <td width="5%" align="center"><a href="https://link.springer.com/article/10.1007/s42979-022-01622-y">DOI</a><br><a href="Publications/J15_SNCS_Rose.pdf">PDF</a></td>
             </tr>
                       <tr>
            <td width="7%" align="center">J14</td>
            <td width="8%" align="center">2022</td>
            <td width="40%" align="center">Electronic, Wireless, and Photonic Network-on-Chip Security: Challenges and Countermeasures
            <br> <font color="#FF2E4E">Sudeep Pasricha, John Jose, Sujay Deb </font></td>
            <td width="40%" align="center">IEEE Design &amp; Test <font color="#E627FF">[IEEE-DT]</font>, Vol. 39(6), pp:90-98, 2022.</td>
            <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9869856">DOI</a><br><a href="Publications/J14_IEEEDT_Sudeep.pdf">PDF</a></td>
             </tr>
             
             
                      <tr>
            <td width="7%" align="center">J13</td>
            <td width="8%" align="center">2022</td>
            <td width="40%" align="center">Revising NoC in Future Multi-Core based Consumer Electronics for Performance
            <br> <font color="#FF2E4E">Abhijit Das, Abhishek Kumar, John Jose, Maurizio Palesi </font></td>
            <td width="40%" align="center">IEEE Consumer Electronics Magazine <font color="#E627FF">[IEEE-CEM]</font>, Vol:11(3), pp: 79-89, 2022.</td>
            <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=9362234">DOI</a><br><a href="Publications/J13_IEEECEM_Abhijit.pdf">PDF</a></td>
             </tr>
              
             
                       <tr>
            <td width="7%" align="center">J12</td>
            <td width="8%" align="center">2022</td>
            <td width="40%" align="center">FlitZip: Effective Packet Compression for NoC in MultiProcessor System-on-Chip
            <br> <font color="#FF2E4E">Dipika Deb, Rohit M.K., John Jose</font></td>
            <td width="40%" align="center">IEEE Transactions on Parallel and Distributed Systems <font color="#E627FF">[IEEE-TPDS]</font>, Vol 33(1), pp: 117-128, 2022. </td>
            <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9459512">DOI</a><br><a href="Publications/J12_IEEETPDS_Dipika.pdf">PDF</a></td>
             </tr>
             
                       <tr>
            <td width="7%" align="center">J11</td>
            <td width="8%" align="center">2021</td>
            <td width="40%" align="center">Data Criticality in Multi-Threaded Applications: An Insight for Many-Core Systems
            <br> <font color="#FF2E4E">Abhijit Das, John Jose, Prabhat Mishra</font></td>
            <td width="40%" align="center"> IEEE Transactions on Very Large Scale Integration Systems <font color="#E627FF">[IEEE-TVLSI]</font>, Vol. 29(9), pp: 1675-1679, Sept. 2021. </td>
            <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9481340">DOI</a><br><a href="Publications/J11_IEEETVLSI_Abhijit.pdf">PDF</a></td>
             </tr>
             
                        <tr>
            <td width="7%" align="center">J10</td>
            <td width="8%" align="center">2021</td>
            <td width="40%" align="center">Opportunistic Caching in NoC: Exploring Ways to Reduce Miss Penalty
            <br> <font color="#FF2E4E">Abhijit Das, Abhishek Kumar, John Jose, Maurizio Palesi </font></td>
            <td width="40%" align="center">IEEE Transactions on Computers <font color="#E627FF">[IEEE-TC]</font>, Vol. 70(6), pp:892-905, 2021.</td>
            <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=9392359">DOI</a><br><a href="Publications/J10_IEEETC_Abhijit.pdf">PDF</a></td>
             </tr>
             
             
            
                    <tr>
            <td width="7%" align="center">J9</td>
            <td width="8%" align="center">2021</td>
            <td width="40%" align="center">Traffic aware routing in 3D NoC using interleaved asymmetric edge routers 
            <br> <font color="#FF2E4E">Rose George Kunthara, Rekha K. James, Simi Zerine Sleeba, John Jose</font></td>
            <td width="40%" align="center"> Elsevier Journal on Nano Communication Networks <font color="#E627FF">[NANOCOMNET]</font>, Vol. 27, Article: 100334, 2021. </td>
            <td width="5%" align="center"><a href="https://www.sciencedirect.com/science/article/pii/S1878778920301034">DOI</a><br><a href="Publications/J9_NANOCOMNET_Rose.pdf">PDF</a></td>
             </tr>
             
             
                   <tr>
            <td width="7%" align="center">J8</td>
            <td width="8%" align="center">2021</td>
            <td width="40%" align="center">COPE: Reducing Cache Pollution and Network Contention by Inter-tile Coordinated Prefetching in NoC-based MPSoCs 
            <br> <font color="#FF2E4E">Dipika Deb, John Jose, Maurizio Palesi </font></td>
            <td width="40%" align="center">ACM Transactions on Design Automation of Electronic Systems <font color="#E627FF">[ACM-TODAES]</font>, Vol. 26(3), Article: 17, 2021.</td>
            <td width="5%" align="center"><a href="https://dl.acm.org/doi/10.1145/3428149">DOI</a><br><a href="Publications/J8_ACMJETC_Mau.pdf">PDF</a></td>
             </tr>
             
             
              
                  <tr>
            <td width="7%" align="center">J7</td>
            <td width="8%" align="center">2020</td>
            <td width="40%" align="center">Exploiting Data Resilience in Wireless Network-on-Chip Architectures 
            <br> <font color="#FF2E4E">Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi, Davide Patti,John Jose, Valerio Mario Salerno</font></td>
            <td width="40%" align="center">ACM Journal on Emerging Technologies in Computing Systems <font color="#E627FF">[ACM-JETC]</font>, Vol. 16(2), Article: 21, pp: 1-27, 2020. </td>
            <td width="5%" align="center"><a href="https://dl.acm.org/doi/10.1145/3379448">DOI</a><br><a href="Publications/J7_ACMJETC_Mau.pdf">PDF</a></td>
             </tr>
             
              
                <tr>
            <td width="7%" align="center">J6</td>
            <td width="8%" align="center">2019</td>
            <td width="40%" align="center">ECAP:Energy Efficient CAching for Prefetch Blocks in Tiled Chip Multiprocessors 
            <br> <font color="#FF2E4E"> Dipika Deb, John Jose, Maurizio Palesi</font></td>
            <td width="40%" align="center">IET Computers &amp; Digital Techniques <font color="#E627FF">[IET-CDT],</font> Vol. 13(6), pp: 417-428, 2019. </td>
            <td width="5%" align="center"><a href="https://doi.org/10.1049/iet-cdt.2019.0035">DOI</a><br><a href="Publications/J6_IET_CDT_Dipika.pdf">PDF</a></td>
             </tr>
             
            
            
                <tr>
            <td width="7%" align="center">J5</td>
            <td width="8%" align="center">2019</td>
            <td width="40%" align="center">Cost Effective Routing Techniques in 2D Mesh NoC using On-Chip Transmission Lines 
            <br> <font color="#FF2E4E">  Dipika Deb, John Jose, Shirshendu Das, Hemangee K. Kapoor</font></td>
            <td width="40%" align="center">Elsevier Journal of Parallel and Distributed Computing <font color="#E627FF">[JPDC],</font> Vol.123, pp: 118-129, 2019. </td>
            <td width="5%" align="center"><a href="https://www.sciencedirect.com/science/article/pii/S0743731518306737?via%3Dihub">DOI</a><br><a href="Publications/J5_JPDC_Dipika.pdf">PDF</a></td>
             </tr>
             
            
               <tr>
            <td width="7%" align="center">J4</td>
            <td width="8%" align="center">2018</td>
            <td width="40%" align="center">An Energy Efficient Fault Tolerant Technique for  Deflection Routers in 2D Mesh NoCs 
            <br> <font color="#FF2E4E"> Simi Zerine Sleeba, John Jose, Mini M.G.</font></td>
            <td width="40%" align="center">IET Computers &amp; Digital Techniques, <font color="#E627FF">[IET-CDT]</font> Vol. 12(3), pp:69-79, 2018. </td>
            <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8353336/">DOI</a><br><a href="Publications/J4_IETCDT_Simi.pdf">PDF</a></td>
             </tr>
              
            
              <tr>
            <td width="7%" align="center">J3</td>
            <td width="8%" align="center">2017</td>
            <td width="40%" align="center">Impact of deflection history based priority on adaptive deflection router for mesh NoCs
            <br> <font color="#FF2E4E"> Elizabeth Isaac, M Rajasekhara Babu, John Jose </font></td>
            <td width="40%" align="center">Inderscience International Journal of Electronic Government <font color="#E627FF">[IJEG]</font>, Vol. 13(4), pp:391–407, 2017.</td>
            <td width="5%" align="center"><a href="https://www.inderscienceonline.com/doi/pdf/10.1504/EG.2017.087997">DOI</a><br><a href="Publications/J3_IJEG_Elizabeth.pdf">PDF</a></td>
             </tr>
             
             <tr>
            <td width="7%" align="center">J2</td>
            <td width="8%" align="center">2017</td>
            <td width="40%" align="center">Deflection Router for Mesh NoC with Multicast Support Mechanism 
            <br> <font color="#FF2E4E"> Elizabeth Isaac, M Rajasekhara Babu, John Jose </font></td>
            <td width="40%" align="center">International Journal of Computer Information Systems and Industrial Management Applications, ISSN 2150-7988, <font color="#E627FF">[IJCISIM]</font>, Vol. 9, pp:087–095, 2017.</td>
            <td width="5%" align="center"><a href="http://www.mirlabs.net/ijcisim/regular_papers_2017/IJCISIM_44.pdf">DOI</a><br><a href="Publications/J2_IJCISIM2017_Elizabeth.pdf">PDF</a></td>
             </tr>
             
             
              <tr>
            <td width="7%" align="center">J1</td>
            <td width="3%" align="center">2014</td>
            <td width="40%" align="center"> Implementation and Analysis of History Based Output Channel Selection Strategies for Adaptive Routers in Mesh NoCs 
            <br> <font color="#FF2E4E"> John Jose, Madhu Mutyam</font></td>
            <td width="45%" align="center">ACM Transactions on Design Automation of Electronic Systems <font color="#E627FF"> [ACM-TODAES]</font>, Vol. 19(4), Article:35, pp:35.11- 35.22, 2014. </td>
            <td width="5%" align="center"><a href="https://dl.acm.org/citation.cfm?id=2647952">DOI</a><br><a href="Publications/J1_TODAES2014_John.pdf">PDF</a></td>
              </tr>
              
               
            </tbody>
            </table>
           


    <p class="topic" id="publication-id">C. Referred Conference Publications</p>

    

    <table align="center" width="100%" border="1">
        <tbody>
            <tr>
                <td width="5%" align="center">Sl.No</td>
                <td width="2%" align="center">Year</td>
                <td width="43%" align="center">Tile of the paper <br> Authors</td>
                <td width="45%" align="center">Conference Details, Venue, Pages</td>
                <td width="5%" align="center">Paper Link</td>
            </tr>

            <tr>
                <td width="7%" align="center">C63</td>
                <td width="3%" align="center">2024</td>
                <td width="40%" align="center"> <img src="https://www.iitg.ac.in/johnjose/new.gif"/> DRackSim: Simulating CXL-enabled Large-Scale
                    Disaggregated Memory Systems
                    <br>
                    <font color="#FF2E4E"> Amit Puri, Kartheek Bellamkonda, Kailash Narreddy, John Jose, Tamarapalli
                        Venkatesh, Vijaykrishnan Narayanan </font>
                </td>
                <td width="45%" align="center"> (To appear) Proceedings of the 38th ACM SIGSIM Conference on Principles
                    of Advanced Discrete Simulation <font color="#E627FF">[PADS-2024]</font>, Atlanta, Georgia, June,
                    2024.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C63_SIGSIMPADS2024_Amit.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C62</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center"> PortBlocker: Detection and Mitigation of Hardware Trojan through
                    Re-routing and Bypassing
                    <br>
                    <font color="#FF2E4E"> Sachin Bagga, Ruchika Gupta, John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 16th IEEE International Symposium on Embedded
                    Multicore/Many-core Systems-on-Chip <font color="#E627FF">[MCSoC-2023]</font>, Singapore, December,
                    2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C62_MCSoC2023_Sachin.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C61</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center"> Enhancing Anonymity in NoC Communication to Counter Traffic Profiling by
                    Hardware Trojans
                    <br>
                    <font color="#FF2E4E"> Syam Sankar, Ruchika Gupta, John Jose, Sukumar Nandi</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 16th IEEE International Symposium on Embedded
                    Multicore/Many-core Systems-on-Chip <font color="#E627FF">[MCSoC-2023]</font>, Singapore, December,
                    2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C61_MCSoC2023_Syam.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C60</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center"> Understanding the Performance Impact of Queue-Based Resource Allocation
                    in Scalable Disaggregated Memory Systems
                    <br>
                    <font color="#FF2E4E"> Amit Puri, Abir Banerjee, John Jose, Venkatesh Tamarapalli</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 16th IEEE International Symposium on Embedded
                    Multicore/Many-core Systems-on-Chip <font color="#E627FF">[MCSoC-2023]</font>, Singapore, December,
                    2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C60_MCSoC2023_Amit.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C59</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center"> Modelling and Impact Analysis of Push Back Attack in 3D Bufferless
                    Network on Chip
                    <br>
                    <font color="#FF2E4E"> Josna V R, Rose George Kunthara, Rekha James, John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 16th IEEE International Symposium on Embedded
                    Multicore/Many-core Systems-on-Chip <font color="#E627FF">[MCSoC-2023]</font>, Singapore, December,
                    2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C59_MCSoC2023_Josna.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C58</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center"> Strengthening NoC Security: Leveraging Hybrid Encryption for Data Packet
                    Protection
                    <br>
                    <font color="#FF2E4E"> Thejaswini P., Sahana A. R., Shankar Singh C., John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 35th IEEE Region 10 Technical Conference <font
                        color="#E627FF">[TENCON-2023]</font>, Chiang Mai, Thailand, October, 2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C58_TENCON2023_Thejaswini.pdf">PDF</a></td>
            </tr>



            <tr>
                <td width="7%" align="center">C57</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center"> Exploring Trustable Path in Network-on-Chip for Low-Slack Packets
                    <br>
                    <font color="#FF2E4E"> Syam Sankar, Lissiyas Antony, Ruchika Gupta, John Jose, Sukumar Nandi</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 20th International SoC Conference <font
                        color="#E627FF">[ISOCC-2023]</font>, Jeju Island, South Korea, October, 2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C57_ISOCC2023_Syam.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C56</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center">A Practical Approach For Workload-Aware Data Movement in Disaggregated
                    Memory Systems
                    <br>
                    <font color="#FF2E4E"> Amit Puri, Kartheek Bellamkonda, Kailash Narreddy, John Jose, Venkatesh
                        Tamarapalli</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 35th IEEE International Symposium on Computer
                    Architecture and High Performance Computing <font color="#E627FF">[SBAC-PAD-2023]</font>, Porto
                    Alegre, Brazil, October, 2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C56_SBACPAD2023_Amit.pdf">PDF</a></td>
            </tr>



            <tr>
                <td width="7%" align="center">C55</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center"> Improving Lifetime and Performance of Non Volatile Memory Caches
                    <br>
                    <font color="#FF2E4E"> Sivakumar S., John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of 31st IFIP/IEEE International Conference on Very Large
                    Scale Integration <font color="#E627FF"> [VLSI-SoC-2023]</font>, Sharjah, UAE, October,2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C55_VLSISOC2023_Sivakumar.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C54</td>
                <td width="3%" align="center">2023</td>
                <td width="40%" align="center"> Wireless Enabled Chiplet Communication in Deep Neural Network Hardware
                    Accelerators
                    <br>
                    <font color="#FF2E4E"> Maurizio Palesi, Enrico Russo, Abhijit Das, John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of ADOPT workshop held in conjunction with 37th IEEE
                    International Parallel and Distributed Processing Symposium <font color="#E627FF">
                        [ADOPT@IPDPSW-2023]</font>, St. Petersberg, Florida, USA, May 2023.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a href="Publications/C54_IPDPSW_Mau.pdf">PDF</a>
                </td>
            </tr>


            <tr>
                <td width="7%" align="center">C53</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center"> Design and Evaluation of a Rack-Scale Disaggregated Memory Architecture
                    for Data Centers
                    <br>
                    <font color="#FF2E4E"> Amit Puri, John Jose, T. Venkatesh</font>
                </td>
                <td width="45%" align="center"> Proceedings of 24th IEEE International Conference on High Performance
                    Computing <font color="#E627FF"> [HPCC-2022]</font>, Chengdu, China, December, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a href="">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C52</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center">Impact Analysis of Communication Overhead in NoC based DNN Hardware
                    Accelerators
                    <br>
                    <font color="#FF2E4E"> Neethu K, Enrico Russo, Rose George Kunthara, Rekha James, John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of 19th IEEE India Council Annual International Conference
                    <font color="#E627FF"> [INDICON-2022]</font>, Kochi, India, December, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a href="">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C51</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center"> WiBS: A Modular and Scalable Wireless Infrastructure in A Cycle-Accurate
                    NoC Simulator
                    <br>
                    <font color="#FF2E4E"> Manjari Saha, Abhijit Das, John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of 15th International Workshop on Network on Chip
                    Architectures, <font color="#E627FF"> [NoCArc-2022]</font>, Co-located with IEEE/ACM International
                    Symposium on Microarchitecture, Chicago, USA, October 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C51_NOCARC2022_Manjari.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C50</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center"> Runtime Detection of Time-Delay Security Attack in System-on-Chip
                    <br>
                    <font color="#FF2E4E"> Manju Rajan, Mayank Choksey, John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of 15th International Workshop on Network on Chip
                    Architectures, <font color="#E627FF"> [NoCArc-2022]</font>, Co-located with IEEE/ACM International
                    Symposium on Microarchitecture, Chicago, USA, October 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C50_NOCARC2022_Manju.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C49</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center"> Hardware Trojan Mitigation for Securing On-chip Networks from Dead Flit
                    Attacks
                    <br>
                    <font color="#FF2E4E"> Mohammad Humam Khan, Ruchika Gupta, Vedika J. Kulkarni, John Jose, Sukumar
                        Nandi</font>
                </td>
                <td width="45%" align="center">Proceedings of 30th IFIP/IEEE International Conference on Very Large
                    Scale Integration <font color="#E627FF"> [VLSI-SoC-2022]</font>, October, Patras, Greece, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C49_VLSISOC2022_Humam.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C48</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center"> RIBiT: Reduced Intra-flit Bit Transitions for Bufferless NoC
                    <br>
                    <font color="#FF2E4E"> Akshay Sarman, Alwin Shaju, Rose George Kunthara, Neethu K, Rekha K. James,
                        John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of 30th IFIP/IEEE International Conference on Very Large
                    Scale Integration <font color="#E627FF"> [VLSI-SoC-2022]</font>, October, Patras, Greece, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C48_VLSISOC2022_Akshay.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C47</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center"> ENDURA : Enhancing Durability of Multi Level Cell STT-RAM based Non
                    Volatile Memory Last Level Caches
                    <br>
                    <font color="#FF2E4E"> Yogesh Kumar, S Sivakumar, John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of 30th IFIP/IEEE International Conference on Very Large
                    Scale Integration <font color="#E627FF"> [VLSI-SoC-2022]</font>, October, Patras, Greece, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C47_VLSISOC2022_Yogesh.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C46</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center">Designing Data-Aware Network-on-Chip for Performance
                    <br>
                    <font color="#FF2E4E"> Abhijit Das, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of IEEE Computer Society Annual Symposium on VLSI <font
                        color="#E627FF"> [ISVLSI-2022]</font>, Pafos, Cyprus, July, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C46_ISVLSI022_Abhijit.pdf">PDF</a></td>
            </tr>



            <tr>
                <td width="7%" align="center">C45</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center">LOKI: A Hardware Trojan Affecting Multiple Components of an SoC
                    <br>
                    <font color="#FF2E4E"> Manju R., Abhijit Das, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of IEEE Computer Society Annual Symposium on VLSI <font
                        color="#E627FF"> [ISVLSI-2022]</font>, Pafos, Cyprus, July, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C45_ISVLSI022_Manju.pdf">PDF</a></td>
            </tr>
            <tr>
                <td width="7%" align="center">C44</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center"> Securing On-chip Interconnect against Delay Trojan using Dynamic
                    Adaptive Caging
                    <br>
                    <font color="#FF2E4E"> Ruchika Gupta, Vedika J. Kulkarni, John Jose, Sukumar Nandi</font>
                </td>
                <td width="45%" align="center">Proceedings of 32nd ACM Annual Great Lakes Symposium on Very Large Scale
                    Integration <font color="#E627FF"> [GLSVLSI-2022]</font>, Irvine, California, USA, June, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C44_GLSVLSI2022_Ruchika.pdf">PDF</a></td>
            </tr>
            <tr>
                <td width="7%" align="center">C43</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center">DAReS: Deflection Aware Rerouting between Subnetworks in Bufferless
                    On-Chip Networks
                    <br>
                    <font color="#FF2E4E"> Rose George Kunthara, Rekha K. James, Simi Zerine Sleeba, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of 32nd ACM Annual Great Lakes Symposium on Very Large Scale
                    Integration <font color="#E627FF"> [GLSVLSI-2022]</font>, Irvine, California, USA, June, 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C43_GLSVLSI22_Rose.pdf">PDF</a></td>
            </tr>
            <tr>
                <td width="7%" align="center">C42</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center">Enhancing Lifetime of Non Volatile Memory Caches by Write Aware
                    Techniques
                    <br>
                    <font color="#FF2E4E"> Sivakumar S., Mani Mannampalli, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of 5th International Symposium on Devices, Circuits and
                    Systems <font color="#E627FF"> [ISDCS-2022]</font>, Kolkata, (Hybrid Event), March 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C42_ISDCS2022_Siva.pdf">PDF</a></td>
            </tr>
            <tr>
                <td width="7%" align="center">C41</td>
                <td width="3%" align="center">2022</td>
                <td width="40%" align="center">Modeling and Analysis of Confluence Attack by Hardware Trojan in NoC
                    <br>
                    <font color="#FF2E4E"> Sachin Bagga, Ruchika Gupta, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of 5th International Symposium on Devices, Circuits and
                    Systems <font color="#E627FF"> [ISDCS-2022]</font>, Kolkata, (Hybrid Event), March 2022.</td>
                <td width="5%" align="center"><a href="">DOI</a><br><a
                        href="Publications/C41_ISDCS2022_Sachin.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C40</td>
                <td width="3%" align="center">2021</td>
                <td width="40%" align="center">Energy Efficient Approximate MACs
                    <br>
                    <font color="#FF2E4E"> Thejaswini P, John Jose, Sukumar Nandi</font>
                </td>
                <td width="45%" align="center">Proceedings of 18th IEEE India Council Annual International Conference
                    <font color="#E627FF"> [INDICON-2021]</font>, Guwahati, (Hybrid Event), December 2021.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9691492">DOI</a><br><a
                        href="Publications/C40_INDICON2021_Thejaswini.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C39</td>
                <td width="3%" align="center">2021</td>
                <td width="40%" align="center">Dead Flit Attack on NoC by Hardware Trojan and its Impact Analysis
                    <br>
                    <font color="#FF2E4E"> Mohammad Humam Khan, Ruchika Gupta, John Jose, Sukumar Nandi</font>
                </td>
                <td width="45%" align="center">Proceedings of 14th International Workshop on Network on Chip
                    Architectures, Greece<font color="#E627FF"> [NoCArc-2021]</font>, Co-located with IEEE/ACM
                    International Symposium on Microarchitecture, Greece, (Virtual Event), October 2021.</td>
                <td width="5%" align="center"><a href="https://dl.acm.org/doi/abs/10.1145/3477231.3490425">DOI</a><br><a
                        href="Publications/C39_NoCArc2021_Humam.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C38</td>
                <td width="3%" align="center">2021</td>
                <td width="40%" align="center">Packet Header Attack by Hardware Trojan in NoC based TCMP and its Impact
                    Analysis
                    <br>
                    <font color="#FF2E4E"> Vedika Kulkarni, Manju R, Ruchika Gupta, John Jose, Sukumar Nandi</font>
                </td>
                <td width="45%" align="center">Proceedings of 15th IEEE/ACM International Symposium on Networks-on-Chip
                    <font color="#E627FF"> [NOCS-2021]</font>, (Virtual Event), October 2021.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9634921">DOI</a><br><a
                        href="Publications/C38_NOCS2021_Vedika.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C37</td>
                <td width="3%" align="center">2021</td>
                <td width="40%" align="center">Improving Lifetime of Non-Volatile Memory Caches by Logical Partitioning
                    <br>
                    <font color="#FF2E4E"> Sivakumar S., T.M. Abdul Khader, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of 31st International Great Lakes Symposium on Very Large
                    Scale Integration<font color="#E627FF"> [GLSVLSI-2021]</font>, (Virtual Event), June, 2021.</td>
                <td width="5%" align="center"><a href="https://dl.acm.org/doi/10.1145/3453688.3461488">DOI</a><br><a
                        href="Publications/C37_GLSVLSI2021_Sivakumar.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C36</td>
                <td width="3%" align="center">2020</td>
                <td width="40%" align="center">Reducing Off-Chip Miss Penalty by Exploiting Underutilised On-Chip Router
                    Buffers
                    <br>
                    <font color="#FF2E4E"> Abhijit Das, Abhishek Kumar, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of 38th IEEE International Conference on Computer Design,
                    <font color="#E627FF"> [ICCD-2020]</font>, Hartford, Connecticut, USA, (Virtual Event), October,
                    2020.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9283534">DOI</a><br><a
                        href="Publications/C36_ICCD2020_Abhijit.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C35</td>
                <td width="3%" align="center">2020</td>
                <td width="40%" align="center">Router Buffer Caching for Managing Shared Cache Blocks in Tiled
                    Multi-Core Processors
                    <br>
                    <font color="#FF2E4E"> Joe Augustine, Kanakagiri Raghavendra, John Jose, Madhu Mutyam</font>
                </td>
                <td width="45%" align="center">Proceedings of 38th IEEE International Conference on Computer Design,
                    <font color="#E627FF"> [ICCD-2020]</font>, Hartford, Connecticut, USA, (Virtual Event), October,
                    2020.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9283519">DOI</a><br><a
                        href="Publications/C35_ICCD2020_Joe.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C34</td>
                <td width="3%" align="center">2020</td>
                <td width="40%" align="center">SECTAR: Secure NoC using Trojan Aware Routing
                    <br>
                    <font color="#FF2E4E"> Manju R, Abhijit Das, John Jose and Prabhat Mishra</font>
                </td>
                <td width="45%" align="center">Proceedings of 14th IEEE/ACM International Symposium on Networks-on-Chip
                    <font color="#E627FF"> [NOCS-2020]</font>, Hamburg, Germany, (Virtual Event), September 2020.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9241711">DOI</a><br><a
                        href="Publications/C34_NOCS2020_Manju.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C33</td>
                <td width="3%" align="center">2020</td>
                <td width="40%" align="center">Exploiting On-Chip Routers to Store Dirty Cache Blocks in Tiled Chip
                    Multi-Processors
                    <br>
                    <font color="#FF2E4E"> Abhijit Das, Abhishek Kumar, John Jose, Maurizio Palesi</font>
                </td>
                <td width="45%" align="center"> Proceedings of IEEE Computer Society Annual Symposium on VLSI<font
                        color="#E627FF"> [ISVLSI-2020]</font>, Limassol, Cyprus, (Virtual Event), July 2020.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9154953">DOI</a><br><a
                        href="Publications/C32_ISVLSI2020_Abhijit.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C32</td>
                <td width="3%" align="center">2020</td>
                <td width="40%" align="center">Improving Inference Latency and Energy of Network-on-Chip based
                    Convolutional Neural Networks through Weights Compression
                    <br>
                    <font color="#FF2E4E"> Giuseppe Ascia, Vincenzo Catania, John Jose, Salvatore Monteleone, Maurizio
                        Palesi, and Davide Patti</font>
                </td>
                <td width="45%" align="center"> Proceedings of IEEE International Parallel and Distributed Processing
                    Symposium Workshops <font color="#E627FF"> [IPDPSW-2020]</font>, New Orleans, Louisiana USA,
                    (Virtual Event), May 2020.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/9150474">DOI</a><br><a
                        href="Publications/C32_IPDPSW_Mau.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C31</td>
                <td width="3%" align="center">2019</td>
                <td width="40%" align="center">Networks-on-Chip based Deep Neural Networks Accelerators for IoT Edge
                    Devices
                    <br>
                    <font color="#FF2E4E"> Maurizio Palesi, Giuseppe Ascia, Davide Patti, Salvatore Monteleone, Vincenzo
                        Catania, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of the Sixth IEEE International Conference on Internet of
                    Things: Systems, Management and Security <font color="#E627FF">[IOTSMS-2019]</font>, Granada, Spain,
                    October, 2019.</td>
                <td width="5%" align="center"><a
                        href=" https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=8939236">DOI</a><br><a
                        href="Publications/C31_IOTSMS2019_Mau.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C30</td>
                <td width="3%" align="center">2019</td>
                <td width="40%" align="center">DoLaR: Double Layer Routing for Bufferless Mesh Network-on-Chip
                    <br>
                    <font color="#FF2E4E"> Rose George Kunthara, Neethu K, Rekha K James, Simi Zerine Sleeba, John Jose
                    </font>
                </td>
                <td width="45%" align="center">Proceedings of the 31st IEEE Region 10 Technical Conference <font
                        color="#E627FF">[TENCON-2019]</font>, Kochi, India, October, 2019.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8929475">DOI</a><br><a
                        href="Publications/C30_TENCON2019_Rose.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C29</td>
                <td width="3%" align="center">2019</td>
                <td width="40%" align="center">Asymmetric Routing in 3D-NoC using Interleaved Edge Routers
                    <br>
                    <font color="#FF2E4E">Rose George Kunthara, Rekha K James, Simi Zerine Sleeba, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of 12th International Workshop on Network on Chip
                    Architectures <font color="#E627FF">[NoCArc-2019]</font>, Co-located with IEEE/ACM International
                    Symposium on Microarchitecture, Columbus, Ohio, USA, October, 2019.</td>
                <td width="5%" align="center"><a href="https://dl.acm.org/doi/10.1145/3356045.3360720">DOI</a><br><a
                        href="Publications/C29_NoCArc2019_Rose.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C28</td>
                <td width="3%" align="center">2019</td>
                <td width="40%" align="center">Analyzing Networks-on-Chip based Deep Neural Networks
                    <br>
                    <font color="#FF2E4E">Maurizio Palesi, Giuseppe Ascia, Davide Patti, Salvatore Monteleone, Vincenzo
                        Catania, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of the 13th IEEE/ACM International Symposium on
                    Networks-on-Chip <font color="#E627FF">[NOCS-2019]</font>, Co-located with Embedded Systems Week,
                    New York, USA, October, 2019.</td>
                <td width="5%" align="center"><a href="https://dl.acm.org/doi/10.1145/3313231.3352375">DOI</a><br><a
                        href="Publications/C28_NOCS2019_Mau.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C27</td>
                <td width="3%" align="center">2019</td>
                <td width="40%" align="center">2L-2D Routing for Buffered Mesh Network-on-Chip
                    <br>
                    <font color="#FF2E4E">Rose George Kunthara, Neethu K, Rekha K James, Simi Zerine Sleeba, Tripti S
                        Warrier, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of the 23rd International Symposium on VLSI Design and Test
                    <font color="#E627FF">[VDAT-2019]</font>, Indore, India, June, 2019. </td>
                <td width="5%" align="center"><a
                        href="https://link.springer.com/chapter/10.1007/978-981-32-9767-8_27">DOI</a><br><a
                        href="Publications/C27_VDAT2019_Rose.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C26</td>
                <td width="3%" align="center">2019</td>
                <td width="40%" align="center">Performance Enhancement of Caches in TCMPs using Near Vicinity Prefetcher
                    <br>
                    <font color="#FF2E4E">Dipika Deb, John Jose, Maurizio Palesi</font>
                </td>
                <td width="45%" align="center">Proceedings of 32nd IEEE International Conference on VLSI Design <font
                        color="#E627FF">[VLSID-2019]</font>, New Delhi, India, January, 2019, pp: 13-18.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8710823">DOI</a><br><a
                        href="Publications/C26_VLSID2019_Dipika">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C25</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">ReDC: Reduced Deflection CHIPPER Router for Bufferless NoCs
                    <br>
                    <font color="#FF2E4E">Rose George Kunthara, Rekha K James, Simi Zerine Sleeba, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of IEEE 8th International Symposium on Embedded Computing and
                    System Design <font color="#E627FF">[ISED-2018]</font>, Kochi, India, December, 2018, pp: 204-209.
                </td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8704012">DOI</a><br><a
                        href="Publications/C25_ISED2018_Rose.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C24</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">Approximate Wireless Networks-on-Chip
                    <br>
                    <font color="#FF2E4E">Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi,
                        Davide Patti, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of the 33rd International Conference on Design of Circuits
                    and Integrated Systems <font color="#E627FF">[DCIS-2018]</font>, Lyon, France, November, 2018, pp:
                    1-6.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8681491">DOI</a><br><a
                        href="Publications/C24_DCIS2018_Mau.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C23</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">Traffic Aware Deflection Rerouting Mechanism for Mesh Network on Chip
                    <br>
                    <font color="#FF2E4E">Simi Zerine Sleeba, John Jose, Maurizio Palesi, Rekha K. James, Mini Nair
                    </font>
                </td>
                <td width="45%" align="center">Proceedings of the 26th IFIP/IEEE International Conference on Very Large
                    Scale Integration <font color="#E627FF">[VLSI-SoC-2018]</font>, Verona, Italy, October, 2018, pp:
                    25-30.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8645011">DOI</a><br><a
                        href="Publications/C23_VLSISOC2018_Simi.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C22</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">Critical Packet Prioritisation by Slack-Aware Re-routing in On-Chip
                    Networks
                    <br>
                    <font color="#FF2E4E">Abhijit Das, Sarath Babu, John Jose, Sangeetha Jose, Maurizio Palesi</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 12th IEEE/ACM International Symposium on
                    Networks-on-Chip <font color="#E627FF">[NOCS-2018]</font>, Co-located with Embedded Systems Week,
                    Torino, Italy, October, 2018, pp: 1-8. </td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8512164">DOI</a><br><a
                        href="Publications/C22_NOCS2018_Abhijit.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C21</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">Source Hotspot Management in a Mesh Network on Chip
                    <br>
                    <font color="#FF2E4E">Sujay B Shaunak, Shashank S Rao, Ajay S, Satya Sai Krishna Mohan G, Krutthika
                        H K, Ananda Y R, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of the 22nd International Symposium on VLSI Design and Test
                    <font color="#E627FF">[VDAT-2018]</font>, Madurai, India, June, 2018. </td>
                <td width="5%" align="center"><a href="https://www.springer.com/us/book/9789811359491#">DOI</a><br><a
                        href="Publications/C21_VDAT2018_Sujay.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C20</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">Performance Enhancement of NoCs using Single Cycle Defection Routers and
                    Adaptive Priority Schemes
                    <br>
                    <font color="#FF2E4E">Midhula K.S, Sarath Babu, John Jose, Sangeetha Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of the 22nd International Symposium on VLSI Design and Test
                    <font color="#E627FF">[VDAT-2018]</font>, Madurai, India, June, 2018. </td>
                <td width="5%" align="center"><a href="https://www.springer.com/us/book/9789811359491#">DOI</a><br><a
                        href="Publications/C20_VDAT2018_Midhula.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C19</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">Implementation of a Novel Fault Tolerant Routing Technique for Mesh
                    Network on Chip
                    <br>
                    <font color="#FF2E4E">Akshay B P, Ganesh K M, Thippeswamy D R, Vishnu S Bhat, Anitha Vijayakumar,
                        Ananda Y R, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of the 22nd International Symposium on VLSI Design and Test
                    <font color="#E627FF">[VDAT-2018]</font>, Madurai, India, June, 2018. </td>
                <td width="5%" align="center"><a href="https://www.springer.com/us/book/9789811359491#">DOI</a><br><a
                        href="Publications/C19_VDAT2018_Akshay.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C18</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">Improving Energy Consumption of NoC based Architectures through
                    Approximate Communication
                    <br>
                    <font color="#FF2E4E">Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone, Maurizio Palesi,
                        Davide Patti, John Jose</font>
                </td>
                <td width="45%" align="center">Proceedings of the 7th Mediterranean Conference on Embedded Computing,
                    <font color="#E627FF">[MECO-2018]</font>, Budva, Montenegro, June 2018, pp:33-36. </td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8406045/">DOI</a><br><a
                        href="Publications/C18_MECO2018_Mau.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C17</td>
                <td width="3%" align="center">2018</td>
                <td width="40%" align="center">An Adaptive Deflection Router with Dual Injection and Ejection Units for
                    Mesh NoCs
                    <br>
                    <font color="#FF2E4E">John Jose, Abhijit Das</font>
                </td>
                <td width="45%" align="center">Proceedings of the 31st IEEE International Conference on VLSI Design
                    <font color="#E627FF">[VLSID-2018]</font>, Pune, India, January 2018, pp:374-379. </td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8326956/">DOI</a><br><a
                        href="Publications/C17_VLSID2018_Abhijit.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C16</td>
                <td width="3%" align="center">2017</td>
                <td width="40%" align="center">Implementation and Analysis of Hotspot Mitigation in Mesh NoCs by
                    Cost-Effective Deflection Routing Technique
                    <br>
                    <font color="#FF2E4E">Reshma Raj R. S., Abhijit Das, John Jose</font>
                </td>
                <td width="45%" align="center"> Proceedings of the 25th IFIP/IEEE International Conference on Very Large
                    Scale Integration <font color="#E627FF">[VLSI-SoC-2017]</font>, Abu Dhabi, United Arab Emirates,
                    October, 2017, pp:49-54.</td>
                <td width="5%" align="center"><a href="https://ieeexplore.ieee.org/document/8203461/">DOI</a><br><a
                        href="Publications/C16_VLSISOC2017_Abhijit.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C15</td>
                <td width="3%" align="center">2017</td>
                <td width="40%" align="center">Implementation and Analysis of Adaptive Packet Throttling in Mesh NoCs
                    <br>
                    <font color="#FF2E4E"> Aswathy N. S., Reshma Raj R. S., John Jose, Josna V. R.</font>
                </td>
                <td width="45%" align="center">Proceedings of the 7th International Conference on Advances in Computing
                    and Communications <font color="#E627FF">[ICACC-2017]</font>, Kochi, India, August, 2017, Elsevier,
                    Procedia Computer Science, Vol: 115, pp:626-634.</td>
                <td width="5%" align="center"><a
                        href="http://www.sciencedirect.com/science/article/pii/S1877050917319786">DOI</a><br><a
                        href="Publications/C15_ICACC2017_Aswathy.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C14</td>
                <td width="8%" align="center">2017</td>
                <td width="40%" align="center">Adaptive Packet Throttling Technique for Congestion Management in Mesh
                    NoCs
                    <br>
                    <font color="#FF2E4E"> Aswathy N. S., Reshma Raj R. S., Abhijit Das, John Jose, Josna V. R.</font>
                </td>
                <td width="40%" align="center">Proceedings of the 21st International Symposium on VLSI Design and Test
                    <font color="#E627FF">[VDAT-2017]</font>, Roorkee, India, June, 2017, pp:337-344.</td>
                <td width="5%" align="center"><a
                        href="https://link.springer.com/chapter/10.1007/978-981-10-7470-7_33">DOI</a><br><a
                        href="Publications/C14_VDAT2017_Aswathy.pdf">PDF</a></td>
            </tr>


            <tr>
                <td width="7%" align="center">C13</td>
                <td width="3%" align="center">2016</td>
                <td width="40%" align="center"> A Novel Energy Efficient Multicasting Approach For Mesh NoCs
                    <br>
                    <font color="#FF2E4E"> Arun M.R., Jisha P.Abraham, John Jose </font>
                </td>
                <td width="45%" align="center">Proceedings of the 6th International Conference on Advances in Computing
                    and Communications <font color="#E627FF">[ICACC-2016]</font>, Kochi, India, September, 2016,
                    Elsevier, Procedia Computer Science, Volume-93, pp:283–291. </td>
                <td width="5%" align="center"><a
                        href="http://www.sciencedirect.com/science/article/pii/S1877050916314533">DOI</a><br><a
                        href="Publications/C13_ICCACC2016_Arun.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C12</td>
                <td width="3%" align="center">2015</td>
                <td width="40%" align="center"> Dynamic Migratory Selection Strategy for Adaptive Routing In Mesh NoCs
                    <br>
                    <font color="#FF2E4E">John Jose, Joe Augustine, Sijin Sebastian</font>
                </td>
                <td width="45%" align="center">Proceedings of the 23rd IFIP/IEEE International Conference on Very Large
                    Scale Integration <font color="#E627FF">[VLSI-SoC-2015]</font>, Daejeon, South Korea, October 2015,
                    pp:343-348</td>
                <td width="5%" align="center"><a href="http://ieeexplore.ieee.org/document/7314441/">DOI</a><br><a
                        href="Publications/C12_VLSISOC2015_Joe.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C11</td>
                <td width="3%" align="center">2015</td>
                <td width="40%" align="center">HiPAD: High Performance Adaptive Deflection Router for On Chip Mesh
                    Networks
                    <br>
                    <font color="#FF2E4E">Simi Zerine Sleeba, John Jose, Mini M.G. </font>
                </td>
                <td width="45%" align="center">Proceedings of the 5th International Conference on Advances in Computing
                    and Communications <font color="#E627FF">[ICACC-2015]</font>, Kochi, India, September, 2015,
                    pp:16-19.</td>
                <td width="5%" align="center"><a href="http://ieeexplore.ieee.org/document/7433766/">DOI</a><br><a
                        href="Publications/C11_ICACC2015_Simi.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C10</td>
                <td width="3%" align="center">2015</td>
                <td width="40%" align="center">Smart Port Allocation in Adaptive NoC Routers
                    <br>
                    <font color="#FF2E4E">Reenu James, John Jose, Jobin K. Antony</font>
                </td>
                <td width="45%" align="center">Proceedings of the 28th IEEE International Conference on VLSI Design
                    <font color="#E627FF">[VLSID-2015]</font>, Bangalore, India , January, 2015, pp:475-480.</td>
                <td width="5%" align="center"><a href="http://ieeexplore.ieee.org/document/7031780/">DOI</a><br><a
                        href="Publications/C10_VLSID2015_Reenu.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C9</td>
                <td width="3%" align="center">2014</td>
                <td width="40%" align="center">An Energy Efficient Load Balancing Selection Strategy for Adaptive NoC
                    Routers
                    <br>
                    <font color="#FF2E4E"> John Jose, Bivil Jacob, Hashim Kamal</font>
                </td>
                <td width="45%" align="center">Proceedings of the 7th ACM International Workshop on Network on Chip
                    Architectures <font color="#E627FF">[NoCArc-2014]</font>, collocated with 47th IEEE Symposium on
                    Microarchitecture, Cambridge, United Kingdom, December, 2014, pp 31-36.</td>
                <td width="5%" align="center"><a href="https://dl.acm.org/citation.cfm?id=2685350">DOI</a><br><a
                        href="Publications/C9_NoCArc014_Bivil.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C8</td>
                <td width="3%" align="center">2014</td>
                <td width="40%" align="center">Study and Analysis of Various Task Scheduling Algorithms in the Cloud
                    Computing Environment
                    <br>
                    <font color="#FF2E4E">Teena Mathew, Chandrasekaran K, John Jose </font>
                </td>
                <td width="45%" align="center">Proceedings of the 3rd International Conference on Advances in Computing,
                    Communications and Informatics <font color="#E627FF">[ICACCI-2014]</font>, Noida, India, September,
                    2014, pp: 658-664.</td>
                <td width="5%" align="center"><a href="http://ieeexplore.ieee.org/document/6968517/">DOI</a><br><a
                        href="Publications/C8_ICACCI2014_Teena.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C7</td>
                <td width="3%" align="center">2014</td>
                <td width="40%" align="center"> A Novel Energy Efficient Source Routing for Mesh NoCs
                    <br>
                    <font color="#FF2E4E">Meril Rani John, Reenu James, John Jose, Elizabeth Isaac, Jobin K. Antony
                    </font>
                </td>
                <td width="45%" align="center">Proceedings of the 4th International Conference on Advances in Computing
                    and Communications <font color="#E627FF">[ICACC-2014]</font>, Kochi, India, August, 2014, pp:
                    125-129.</td>
                <td width="5%" align="center"><a href="http://ieeexplore.ieee.org/document/6906005/">DOI</a><br><a
                        href="Publications/C7_ICACC2014_Reenu.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C6</td>
                <td width="3%" align="center">2014</td>
                <td width="40%" align="center"> WeDBless : Weighted Deflection Bufferless Router for Mesh NoCs
                    <br>
                    <font color="#FF2E4E"> Simi Zerine Sleeba, John Jose, Mini M.G. </font>
                </td>
                <td width="45%" align="center">Proceedings of the 24th IEEE International Great Lakes Symposium on Very
                    Large Scale Integration <font color="#E627FF">[GLSVLSI-2014]</font>, Houston, USA, May, 2014,
                    pp:77-78.</td>
                <td width="5%" align="center"><a href="https://dl.acm.org/citation.cfm?id=2591559">DOI</a><br><a
                        href="Publications/C6_GLSVLSI2014_Simi.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C5</td>
                <td width="3%" align="center">2014</td>
                <td width="40%" align="center"> Minimally Bufferred Single-Cycle Deflection Router for Mesh NoCs
                    <br>
                    <font color="#FF2E4E"> Gananeswara Rao, John Jose, Rachana Radhkrishnan, Madhu Mutyam </font>
                </td>
                <td width="45%" align="center">Proceedings of the 18th IEEE/ACM International Conference on Design,
                    Automation and Test in Europe <font color="#E627FF">[DATE-2014]</font>, Dresden, Germany, March
                    2014, Article No:310</td>
                <td width="5%" align="center"><a
                        href="http://ieeexplore.ieee.org/abstract/document/6800524/">DOI</a><br><a
                        href="Publications/C5_DATE2014_Gnaneswar.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C4</td>
                <td width="3%" align="center">2013</td>
                <td width="40%" align="center"> SLIDER: Smart Late Injection DEflection Router for Mesh NoCs
                    <br>
                    <font color="#FF2E4E"> Bhawna Nayak, John Jose, Madhu Mutyam </font>
                </td>
                <td width="45%" align="center">Proceedings of the 31st IEEE International Conference on Computer Design
                    <font color="#E627FF">[ICCD-2013]</font>, Asheville, USA, October, 2013, pp: 377-383. </td>
                <td width="5%" align="center"><a href="http://ieeexplore.ieee.org/document/6657068/">DOI</a><br><a
                        href="Publications/C4_ICCD2013_Bhawna.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C3</td>
                <td width="3%" align="center">2013</td>
                <td width="40%" align="center"> DeBAR : Deflection Based Adaptive Router with Minimal Buffering
                    <br>
                    <font color="#FF2E4E"> John Jose, Bhawna Nayak, Kranthikumar, Madhu Mutyam </font>
                </td>
                <td width="45%" align="center">Proceedings of the 17th IEEE/ACM International Conference on Design,
                    Automation and Test in Europe <font color="#E627FF">[DATE-2013]</font>, Grenoble, France, March,
                    2013, pp:1583-1588. </td>
                <td width="5%" align="center"><a href="http://ieeexplore.ieee.org/document/6513768/">DOI</a><br><a
                        href="Publications/C3_DATE2013_John.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C2</td>
                <td width="3%" align="center">2012</td>
                <td width="40%" align="center"> TRACKER: A Low Overhead Adaptive NoC Router with Load Balancing
                    Selection Strategy
                    <br>
                    <font color="#FF2E4E"> John Jose, K.V. Mahathi, J.Shiva Shankar, Madhu Mutyam </font>
                </td>
                <td width="45%" align="center">Proceedings of the 30th IEEE International Conference on Computer Aided
                    Design <font color="#E627FF">[ICCAD-2012]</font>, SanJose, USA, November, 2012, pp:564-568.</td>
                <td width="5%" align="center"><a href="http://ieeexplore.ieee.org/document/6386728/">DOI</a><br><a
                        href="Publications/C2_ICCAD2012_John.pdf">PDF</a></td>
            </tr>

            <tr>
                <td width="7%" align="center">C1</td>
                <td width="3%" align="center">2011</td>
                <td width="40%" align="center"> BOFAR: Buffer Occupancy Factor based Adaptive Router for Mesh NoCs
                    <br>
                    <font color="#FF2E4E"> John Jose, J.Shiva Shankar, K.V. Mahathi, D. Kranthikumar, Madhu Mutyam
                    </font>
                </td>
                <td width="45%" align="center">Proceedings of 4th ACM International Workshop on Network on Chip
                    Architectures <font color="#E627FF">[NoCArc-2011]</font>, collocated with 44th IEEE/ACM Symposium on
                    Microarchitecture, Porto Alegre, Brazil, December, 2011, pp:23-28. </td>
                <td width="5%" align="center"><a href="https://dl.acm.org/citation.cfm?id=2076506">DOI</a><br><a
                        href="Publications/C1_NocArc2011_John.pdf">PDF</a></td>
            </tr>



        </tbody>
    </table>
</body>

</html>