
Balance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3ec  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018f0  0800a500  0800a500  0000b500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdf0  0800bdf0  0000d238  2**0
                  CONTENTS
  4 .ARM          00000008  0800bdf0  0800bdf0  0000cdf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bdf8  0800bdf8  0000d238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bdf8  0800bdf8  0000cdf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bdfc  0800bdfc  0000cdfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000238  20000000  0800be00  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  20000238  0800c038  0000d238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000684  0800c038  0000d684  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ce0b  00000000  00000000  0000d261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e47  00000000  00000000  0002a06c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000be19  00000000  00000000  0002deb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012b8  00000000  00000000  00039cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012a7  00000000  00000000  0003af88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c8d2  00000000  00000000  0003c22f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020494  00000000  00000000  00058b01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097430  00000000  00000000  00078f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001103c5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048f0  00000000  00000000  00110408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00114cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000238 	.word	0x20000238
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a4e4 	.word	0x0800a4e4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000023c 	.word	0x2000023c
 800014c:	0800a4e4 	.word	0x0800a4e4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <__aeabi_f2uiz>:
 800111c:	0042      	lsls	r2, r0, #1
 800111e:	d20e      	bcs.n	800113e <__aeabi_f2uiz+0x22>
 8001120:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001124:	d30b      	bcc.n	800113e <__aeabi_f2uiz+0x22>
 8001126:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800112a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800112e:	d409      	bmi.n	8001144 <__aeabi_f2uiz+0x28>
 8001130:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001134:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001138:	fa23 f002 	lsr.w	r0, r3, r2
 800113c:	4770      	bx	lr
 800113e:	f04f 0000 	mov.w	r0, #0
 8001142:	4770      	bx	lr
 8001144:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001148:	d101      	bne.n	800114e <__aeabi_f2uiz+0x32>
 800114a:	0242      	lsls	r2, r0, #9
 800114c:	d102      	bne.n	8001154 <__aeabi_f2uiz+0x38>
 800114e:	f04f 30ff 	mov.w	r0, #4294967295
 8001152:	4770      	bx	lr
 8001154:	f04f 0000 	mov.w	r0, #0
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop

0800115c <__aeabi_ldivmod>:
 800115c:	b97b      	cbnz	r3, 800117e <__aeabi_ldivmod+0x22>
 800115e:	b972      	cbnz	r2, 800117e <__aeabi_ldivmod+0x22>
 8001160:	2900      	cmp	r1, #0
 8001162:	bfbe      	ittt	lt
 8001164:	2000      	movlt	r0, #0
 8001166:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800116a:	e006      	blt.n	800117a <__aeabi_ldivmod+0x1e>
 800116c:	bf08      	it	eq
 800116e:	2800      	cmpeq	r0, #0
 8001170:	bf1c      	itt	ne
 8001172:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8001176:	f04f 30ff 	movne.w	r0, #4294967295
 800117a:	f000 b99b 	b.w	80014b4 <__aeabi_idiv0>
 800117e:	f1ad 0c08 	sub.w	ip, sp, #8
 8001182:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001186:	2900      	cmp	r1, #0
 8001188:	db09      	blt.n	800119e <__aeabi_ldivmod+0x42>
 800118a:	2b00      	cmp	r3, #0
 800118c:	db1a      	blt.n	80011c4 <__aeabi_ldivmod+0x68>
 800118e:	f000 f835 	bl	80011fc <__udivmoddi4>
 8001192:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001196:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800119a:	b004      	add	sp, #16
 800119c:	4770      	bx	lr
 800119e:	4240      	negs	r0, r0
 80011a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db1b      	blt.n	80011e0 <__aeabi_ldivmod+0x84>
 80011a8:	f000 f828 	bl	80011fc <__udivmoddi4>
 80011ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011b4:	b004      	add	sp, #16
 80011b6:	4240      	negs	r0, r0
 80011b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011bc:	4252      	negs	r2, r2
 80011be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011c2:	4770      	bx	lr
 80011c4:	4252      	negs	r2, r2
 80011c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ca:	f000 f817 	bl	80011fc <__udivmoddi4>
 80011ce:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011d6:	b004      	add	sp, #16
 80011d8:	4240      	negs	r0, r0
 80011da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011de:	4770      	bx	lr
 80011e0:	4252      	negs	r2, r2
 80011e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011e6:	f000 f809 	bl	80011fc <__udivmoddi4>
 80011ea:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011f2:	b004      	add	sp, #16
 80011f4:	4252      	negs	r2, r2
 80011f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011fa:	4770      	bx	lr

080011fc <__udivmoddi4>:
 80011fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001200:	9d08      	ldr	r5, [sp, #32]
 8001202:	460c      	mov	r4, r1
 8001204:	2b00      	cmp	r3, #0
 8001206:	d14e      	bne.n	80012a6 <__udivmoddi4+0xaa>
 8001208:	4694      	mov	ip, r2
 800120a:	458c      	cmp	ip, r1
 800120c:	4686      	mov	lr, r0
 800120e:	fab2 f282 	clz	r2, r2
 8001212:	d962      	bls.n	80012da <__udivmoddi4+0xde>
 8001214:	b14a      	cbz	r2, 800122a <__udivmoddi4+0x2e>
 8001216:	f1c2 0320 	rsb	r3, r2, #32
 800121a:	4091      	lsls	r1, r2
 800121c:	fa20 f303 	lsr.w	r3, r0, r3
 8001220:	fa0c fc02 	lsl.w	ip, ip, r2
 8001224:	4319      	orrs	r1, r3
 8001226:	fa00 fe02 	lsl.w	lr, r0, r2
 800122a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800122e:	fbb1 f4f7 	udiv	r4, r1, r7
 8001232:	fb07 1114 	mls	r1, r7, r4, r1
 8001236:	fa1f f68c 	uxth.w	r6, ip
 800123a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800123e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001242:	fb04 f106 	mul.w	r1, r4, r6
 8001246:	4299      	cmp	r1, r3
 8001248:	d90a      	bls.n	8001260 <__udivmoddi4+0x64>
 800124a:	eb1c 0303 	adds.w	r3, ip, r3
 800124e:	f104 30ff 	add.w	r0, r4, #4294967295
 8001252:	f080 8110 	bcs.w	8001476 <__udivmoddi4+0x27a>
 8001256:	4299      	cmp	r1, r3
 8001258:	f240 810d 	bls.w	8001476 <__udivmoddi4+0x27a>
 800125c:	3c02      	subs	r4, #2
 800125e:	4463      	add	r3, ip
 8001260:	1a59      	subs	r1, r3, r1
 8001262:	fbb1 f0f7 	udiv	r0, r1, r7
 8001266:	fb07 1110 	mls	r1, r7, r0, r1
 800126a:	fb00 f606 	mul.w	r6, r0, r6
 800126e:	fa1f f38e 	uxth.w	r3, lr
 8001272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001276:	429e      	cmp	r6, r3
 8001278:	d90a      	bls.n	8001290 <__udivmoddi4+0x94>
 800127a:	eb1c 0303 	adds.w	r3, ip, r3
 800127e:	f100 31ff 	add.w	r1, r0, #4294967295
 8001282:	f080 80fa 	bcs.w	800147a <__udivmoddi4+0x27e>
 8001286:	429e      	cmp	r6, r3
 8001288:	f240 80f7 	bls.w	800147a <__udivmoddi4+0x27e>
 800128c:	4463      	add	r3, ip
 800128e:	3802      	subs	r0, #2
 8001290:	2100      	movs	r1, #0
 8001292:	1b9b      	subs	r3, r3, r6
 8001294:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001298:	b11d      	cbz	r5, 80012a2 <__udivmoddi4+0xa6>
 800129a:	40d3      	lsrs	r3, r2
 800129c:	2200      	movs	r2, #0
 800129e:	e9c5 3200 	strd	r3, r2, [r5]
 80012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012a6:	428b      	cmp	r3, r1
 80012a8:	d905      	bls.n	80012b6 <__udivmoddi4+0xba>
 80012aa:	b10d      	cbz	r5, 80012b0 <__udivmoddi4+0xb4>
 80012ac:	e9c5 0100 	strd	r0, r1, [r5]
 80012b0:	2100      	movs	r1, #0
 80012b2:	4608      	mov	r0, r1
 80012b4:	e7f5      	b.n	80012a2 <__udivmoddi4+0xa6>
 80012b6:	fab3 f183 	clz	r1, r3
 80012ba:	2900      	cmp	r1, #0
 80012bc:	d146      	bne.n	800134c <__udivmoddi4+0x150>
 80012be:	42a3      	cmp	r3, r4
 80012c0:	d302      	bcc.n	80012c8 <__udivmoddi4+0xcc>
 80012c2:	4290      	cmp	r0, r2
 80012c4:	f0c0 80ee 	bcc.w	80014a4 <__udivmoddi4+0x2a8>
 80012c8:	1a86      	subs	r6, r0, r2
 80012ca:	eb64 0303 	sbc.w	r3, r4, r3
 80012ce:	2001      	movs	r0, #1
 80012d0:	2d00      	cmp	r5, #0
 80012d2:	d0e6      	beq.n	80012a2 <__udivmoddi4+0xa6>
 80012d4:	e9c5 6300 	strd	r6, r3, [r5]
 80012d8:	e7e3      	b.n	80012a2 <__udivmoddi4+0xa6>
 80012da:	2a00      	cmp	r2, #0
 80012dc:	f040 808f 	bne.w	80013fe <__udivmoddi4+0x202>
 80012e0:	eba1 040c 	sub.w	r4, r1, ip
 80012e4:	2101      	movs	r1, #1
 80012e6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012ea:	fa1f f78c 	uxth.w	r7, ip
 80012ee:	fbb4 f6f8 	udiv	r6, r4, r8
 80012f2:	fb08 4416 	mls	r4, r8, r6, r4
 80012f6:	fb07 f006 	mul.w	r0, r7, r6
 80012fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80012fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001302:	4298      	cmp	r0, r3
 8001304:	d908      	bls.n	8001318 <__udivmoddi4+0x11c>
 8001306:	eb1c 0303 	adds.w	r3, ip, r3
 800130a:	f106 34ff 	add.w	r4, r6, #4294967295
 800130e:	d202      	bcs.n	8001316 <__udivmoddi4+0x11a>
 8001310:	4298      	cmp	r0, r3
 8001312:	f200 80cb 	bhi.w	80014ac <__udivmoddi4+0x2b0>
 8001316:	4626      	mov	r6, r4
 8001318:	1a1c      	subs	r4, r3, r0
 800131a:	fbb4 f0f8 	udiv	r0, r4, r8
 800131e:	fb08 4410 	mls	r4, r8, r0, r4
 8001322:	fb00 f707 	mul.w	r7, r0, r7
 8001326:	fa1f f38e 	uxth.w	r3, lr
 800132a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800132e:	429f      	cmp	r7, r3
 8001330:	d908      	bls.n	8001344 <__udivmoddi4+0x148>
 8001332:	eb1c 0303 	adds.w	r3, ip, r3
 8001336:	f100 34ff 	add.w	r4, r0, #4294967295
 800133a:	d202      	bcs.n	8001342 <__udivmoddi4+0x146>
 800133c:	429f      	cmp	r7, r3
 800133e:	f200 80ae 	bhi.w	800149e <__udivmoddi4+0x2a2>
 8001342:	4620      	mov	r0, r4
 8001344:	1bdb      	subs	r3, r3, r7
 8001346:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800134a:	e7a5      	b.n	8001298 <__udivmoddi4+0x9c>
 800134c:	f1c1 0720 	rsb	r7, r1, #32
 8001350:	408b      	lsls	r3, r1
 8001352:	fa22 fc07 	lsr.w	ip, r2, r7
 8001356:	ea4c 0c03 	orr.w	ip, ip, r3
 800135a:	fa24 f607 	lsr.w	r6, r4, r7
 800135e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001362:	fbb6 f8f9 	udiv	r8, r6, r9
 8001366:	fa1f fe8c 	uxth.w	lr, ip
 800136a:	fb09 6618 	mls	r6, r9, r8, r6
 800136e:	fa20 f307 	lsr.w	r3, r0, r7
 8001372:	408c      	lsls	r4, r1
 8001374:	fa00 fa01 	lsl.w	sl, r0, r1
 8001378:	fb08 f00e 	mul.w	r0, r8, lr
 800137c:	431c      	orrs	r4, r3
 800137e:	0c23      	lsrs	r3, r4, #16
 8001380:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001384:	4298      	cmp	r0, r3
 8001386:	fa02 f201 	lsl.w	r2, r2, r1
 800138a:	d90a      	bls.n	80013a2 <__udivmoddi4+0x1a6>
 800138c:	eb1c 0303 	adds.w	r3, ip, r3
 8001390:	f108 36ff 	add.w	r6, r8, #4294967295
 8001394:	f080 8081 	bcs.w	800149a <__udivmoddi4+0x29e>
 8001398:	4298      	cmp	r0, r3
 800139a:	d97e      	bls.n	800149a <__udivmoddi4+0x29e>
 800139c:	f1a8 0802 	sub.w	r8, r8, #2
 80013a0:	4463      	add	r3, ip
 80013a2:	1a1e      	subs	r6, r3, r0
 80013a4:	fbb6 f3f9 	udiv	r3, r6, r9
 80013a8:	fb09 6613 	mls	r6, r9, r3, r6
 80013ac:	fb03 fe0e 	mul.w	lr, r3, lr
 80013b0:	b2a4      	uxth	r4, r4
 80013b2:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80013b6:	45a6      	cmp	lr, r4
 80013b8:	d908      	bls.n	80013cc <__udivmoddi4+0x1d0>
 80013ba:	eb1c 0404 	adds.w	r4, ip, r4
 80013be:	f103 30ff 	add.w	r0, r3, #4294967295
 80013c2:	d266      	bcs.n	8001492 <__udivmoddi4+0x296>
 80013c4:	45a6      	cmp	lr, r4
 80013c6:	d964      	bls.n	8001492 <__udivmoddi4+0x296>
 80013c8:	3b02      	subs	r3, #2
 80013ca:	4464      	add	r4, ip
 80013cc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80013d0:	fba0 8302 	umull	r8, r3, r0, r2
 80013d4:	eba4 040e 	sub.w	r4, r4, lr
 80013d8:	429c      	cmp	r4, r3
 80013da:	46c6      	mov	lr, r8
 80013dc:	461e      	mov	r6, r3
 80013de:	d350      	bcc.n	8001482 <__udivmoddi4+0x286>
 80013e0:	d04d      	beq.n	800147e <__udivmoddi4+0x282>
 80013e2:	b155      	cbz	r5, 80013fa <__udivmoddi4+0x1fe>
 80013e4:	ebba 030e 	subs.w	r3, sl, lr
 80013e8:	eb64 0406 	sbc.w	r4, r4, r6
 80013ec:	fa04 f707 	lsl.w	r7, r4, r7
 80013f0:	40cb      	lsrs	r3, r1
 80013f2:	431f      	orrs	r7, r3
 80013f4:	40cc      	lsrs	r4, r1
 80013f6:	e9c5 7400 	strd	r7, r4, [r5]
 80013fa:	2100      	movs	r1, #0
 80013fc:	e751      	b.n	80012a2 <__udivmoddi4+0xa6>
 80013fe:	fa0c fc02 	lsl.w	ip, ip, r2
 8001402:	f1c2 0320 	rsb	r3, r2, #32
 8001406:	40d9      	lsrs	r1, r3
 8001408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800140c:	fa20 f303 	lsr.w	r3, r0, r3
 8001410:	fa00 fe02 	lsl.w	lr, r0, r2
 8001414:	fbb1 f0f8 	udiv	r0, r1, r8
 8001418:	fb08 1110 	mls	r1, r8, r0, r1
 800141c:	4094      	lsls	r4, r2
 800141e:	431c      	orrs	r4, r3
 8001420:	fa1f f78c 	uxth.w	r7, ip
 8001424:	0c23      	lsrs	r3, r4, #16
 8001426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800142a:	fb00 f107 	mul.w	r1, r0, r7
 800142e:	4299      	cmp	r1, r3
 8001430:	d908      	bls.n	8001444 <__udivmoddi4+0x248>
 8001432:	eb1c 0303 	adds.w	r3, ip, r3
 8001436:	f100 36ff 	add.w	r6, r0, #4294967295
 800143a:	d22c      	bcs.n	8001496 <__udivmoddi4+0x29a>
 800143c:	4299      	cmp	r1, r3
 800143e:	d92a      	bls.n	8001496 <__udivmoddi4+0x29a>
 8001440:	3802      	subs	r0, #2
 8001442:	4463      	add	r3, ip
 8001444:	1a5b      	subs	r3, r3, r1
 8001446:	fbb3 f1f8 	udiv	r1, r3, r8
 800144a:	fb08 3311 	mls	r3, r8, r1, r3
 800144e:	b2a4      	uxth	r4, r4
 8001450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001454:	fb01 f307 	mul.w	r3, r1, r7
 8001458:	42a3      	cmp	r3, r4
 800145a:	d908      	bls.n	800146e <__udivmoddi4+0x272>
 800145c:	eb1c 0404 	adds.w	r4, ip, r4
 8001460:	f101 36ff 	add.w	r6, r1, #4294967295
 8001464:	d213      	bcs.n	800148e <__udivmoddi4+0x292>
 8001466:	42a3      	cmp	r3, r4
 8001468:	d911      	bls.n	800148e <__udivmoddi4+0x292>
 800146a:	3902      	subs	r1, #2
 800146c:	4464      	add	r4, ip
 800146e:	1ae4      	subs	r4, r4, r3
 8001470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001474:	e73b      	b.n	80012ee <__udivmoddi4+0xf2>
 8001476:	4604      	mov	r4, r0
 8001478:	e6f2      	b.n	8001260 <__udivmoddi4+0x64>
 800147a:	4608      	mov	r0, r1
 800147c:	e708      	b.n	8001290 <__udivmoddi4+0x94>
 800147e:	45c2      	cmp	sl, r8
 8001480:	d2af      	bcs.n	80013e2 <__udivmoddi4+0x1e6>
 8001482:	ebb8 0e02 	subs.w	lr, r8, r2
 8001486:	eb63 060c 	sbc.w	r6, r3, ip
 800148a:	3801      	subs	r0, #1
 800148c:	e7a9      	b.n	80013e2 <__udivmoddi4+0x1e6>
 800148e:	4631      	mov	r1, r6
 8001490:	e7ed      	b.n	800146e <__udivmoddi4+0x272>
 8001492:	4603      	mov	r3, r0
 8001494:	e79a      	b.n	80013cc <__udivmoddi4+0x1d0>
 8001496:	4630      	mov	r0, r6
 8001498:	e7d4      	b.n	8001444 <__udivmoddi4+0x248>
 800149a:	46b0      	mov	r8, r6
 800149c:	e781      	b.n	80013a2 <__udivmoddi4+0x1a6>
 800149e:	4463      	add	r3, ip
 80014a0:	3802      	subs	r0, #2
 80014a2:	e74f      	b.n	8001344 <__udivmoddi4+0x148>
 80014a4:	4606      	mov	r6, r0
 80014a6:	4623      	mov	r3, r4
 80014a8:	4608      	mov	r0, r1
 80014aa:	e711      	b.n	80012d0 <__udivmoddi4+0xd4>
 80014ac:	3e02      	subs	r6, #2
 80014ae:	4463      	add	r3, ip
 80014b0:	e732      	b.n	8001318 <__udivmoddi4+0x11c>
 80014b2:	bf00      	nop

080014b4 <__aeabi_idiv0>:
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop

080014b8 <IIC_Start>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Start(void)
{
 80014b8:	b510      	push	{r4, lr}
    /* SCLSDAIIC */
    IIC_SDA_1();
 80014ba:	4c0b      	ldr	r4, [pc, #44]	@ (80014e8 <IIC_Start+0x30>)
 80014bc:	2201      	movs	r2, #1
 80014be:	4620      	mov	r0, r4
 80014c0:	2110      	movs	r1, #16
 80014c2:	f003 fb6b 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_SCL_1();
 80014c6:	4620      	mov	r0, r4
 80014c8:	2201      	movs	r2, #1
 80014ca:	2108      	movs	r1, #8
 80014cc:	f003 fb66 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SDA_0();
 80014d0:	4620      	mov	r0, r4
 80014d2:	2200      	movs	r2, #0
 80014d4:	2110      	movs	r1, #16
 80014d6:	f003 fb61 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SCL_0();
 80014da:	4620      	mov	r0, r4
    IIC_Delay();
}
 80014dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IIC_SCL_0();
 80014e0:	2200      	movs	r2, #0
 80014e2:	2108      	movs	r1, #8
 80014e4:	f003 bb5a 	b.w	8004b9c <HAL_GPIO_WritePin>
 80014e8:	40010c00 	.word	0x40010c00

080014ec <IIC_Stop>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Stop(void)
{
 80014ec:	b510      	push	{r4, lr}
    /* SCLSDAIIC */
    IIC_SDA_0();
 80014ee:	4c09      	ldr	r4, [pc, #36]	@ (8001514 <IIC_Stop+0x28>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	4620      	mov	r0, r4
 80014f4:	2110      	movs	r1, #16
 80014f6:	f003 fb51 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_SCL_1();
 80014fa:	4620      	mov	r0, r4
 80014fc:	2201      	movs	r2, #1
 80014fe:	2108      	movs	r1, #8
 8001500:	f003 fb4c 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SDA_1();
 8001504:	4620      	mov	r0, r4
}
 8001506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IIC_SDA_1();
 800150a:	2201      	movs	r2, #1
 800150c:	2110      	movs	r1, #16
 800150e:	f003 bb45 	b.w	8004b9c <HAL_GPIO_WritePin>
 8001512:	bf00      	nop
 8001514:	40010c00 	.word	0x40010c00

08001518 <IIC_Send_Byte>:
*	    _ucByte  
*	  : 
*********************************************************************************************************
*/
void IIC_Send_Byte(uint8_t _ucByte)
{
 8001518:	b570      	push	{r4, r5, r6, lr}
 800151a:	4604      	mov	r4, r0
    uint8_t i;

    /* bit7 */
    for (i = 0; i < 8; i++)
 800151c:	2500      	movs	r5, #0
        {
            IIC_SDA_1();
        }
        else
        {
            IIC_SDA_0();
 800151e:	4e10      	ldr	r6, [pc, #64]	@ (8001560 <IIC_Send_Byte+0x48>)
        if (_ucByte & 0x80)
 8001520:	0623      	lsls	r3, r4, #24
            IIC_SDA_1();
 8001522:	bf4c      	ite	mi
 8001524:	2201      	movmi	r2, #1
            IIC_SDA_0();
 8001526:	2200      	movpl	r2, #0
 8001528:	2110      	movs	r1, #16
 800152a:	4630      	mov	r0, r6
 800152c:	f003 fb36 	bl	8004b9c <HAL_GPIO_WritePin>
        }
        IIC_Delay();
        IIC_SCL_1();
 8001530:	2201      	movs	r2, #1
 8001532:	2108      	movs	r1, #8
 8001534:	480a      	ldr	r0, [pc, #40]	@ (8001560 <IIC_Send_Byte+0x48>)
 8001536:	f003 fb31 	bl	8004b9c <HAL_GPIO_WritePin>
        IIC_Delay();
        IIC_SCL_0();
 800153a:	2200      	movs	r2, #0
 800153c:	2108      	movs	r1, #8
 800153e:	4808      	ldr	r0, [pc, #32]	@ (8001560 <IIC_Send_Byte+0x48>)
 8001540:	f003 fb2c 	bl	8004b9c <HAL_GPIO_WritePin>
        if (i == 7)
 8001544:	2d07      	cmp	r5, #7
 8001546:	d104      	bne.n	8001552 <IIC_Send_Byte+0x3a>
        {
            IIC_SDA_1(); // 
 8001548:	2201      	movs	r2, #1
 800154a:	2110      	movs	r1, #16
 800154c:	4804      	ldr	r0, [pc, #16]	@ (8001560 <IIC_Send_Byte+0x48>)
 800154e:	f003 fb25 	bl	8004b9c <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++)
 8001552:	3501      	adds	r5, #1
 8001554:	b2ed      	uxtb	r5, r5
        }
        _ucByte <<= 1;	/* bit */
 8001556:	0064      	lsls	r4, r4, #1
    for (i = 0; i < 8; i++)
 8001558:	2d08      	cmp	r5, #8
        _ucByte <<= 1;	/* bit */
 800155a:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 8; i++)
 800155c:	d1e0      	bne.n	8001520 <IIC_Send_Byte+0x8>
        IIC_Delay();
    }
}
 800155e:	bd70      	pop	{r4, r5, r6, pc}
 8001560:	40010c00 	.word	0x40010c00

08001564 <IIC_Wait_Ack>:
*	    
*	  : 01
*********************************************************************************************************
*/
uint8_t IIC_Wait_Ack(void)
{
 8001564:	b538      	push	{r3, r4, r5, lr}
    uint8_t re;

    IIC_SDA_1();	/* CPUSDA */
 8001566:	4c0c      	ldr	r4, [pc, #48]	@ (8001598 <IIC_Wait_Ack+0x34>)
 8001568:	2201      	movs	r2, #1
 800156a:	4620      	mov	r0, r4
 800156c:	2110      	movs	r1, #16
 800156e:	f003 fb15 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SCL_1();	/* CPUSCL = 1, ACK */
 8001572:	2201      	movs	r2, #1
 8001574:	4620      	mov	r0, r4
 8001576:	2108      	movs	r1, #8
 8001578:	f003 fb10 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    if (IIC_SDA_READ())	/* CPUSDA */
 800157c:	2110      	movs	r1, #16
 800157e:	4620      	mov	r0, r4
 8001580:	f003 fb06 	bl	8004b90 <HAL_GPIO_ReadPin>
 8001584:	4605      	mov	r5, r0
    }
    else
    {
        re = 0;
    }
    IIC_SCL_0();
 8001586:	2200      	movs	r2, #0
 8001588:	4620      	mov	r0, r4
 800158a:	2108      	movs	r1, #8
 800158c:	f003 fb06 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    return re;
}
 8001590:	1e28      	subs	r0, r5, #0
 8001592:	bf18      	it	ne
 8001594:	2001      	movne	r0, #1
 8001596:	bd38      	pop	{r3, r4, r5, pc}
 8001598:	40010c00 	.word	0x40010c00

0800159c <IIC_Ack>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Ack(void)
{
 800159c:	b510      	push	{r4, lr}
    IIC_SDA_0();	/* CPUSDA = 0 */
 800159e:	4c0b      	ldr	r4, [pc, #44]	@ (80015cc <IIC_Ack+0x30>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	4620      	mov	r0, r4
 80015a4:	2110      	movs	r1, #16
 80015a6:	f003 faf9 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SCL_1();	/* CPU1 */
 80015aa:	4620      	mov	r0, r4
 80015ac:	2201      	movs	r2, #1
 80015ae:	2108      	movs	r1, #8
 80015b0:	f003 faf4 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SCL_0();
 80015b4:	4620      	mov	r0, r4
 80015b6:	2200      	movs	r2, #0
 80015b8:	2108      	movs	r1, #8
 80015ba:	f003 faef 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SDA_1();	/* CPUSDA */
 80015be:	4620      	mov	r0, r4
}
 80015c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IIC_SDA_1();	/* CPUSDA */
 80015c4:	2201      	movs	r2, #1
 80015c6:	2110      	movs	r1, #16
 80015c8:	f003 bae8 	b.w	8004b9c <HAL_GPIO_WritePin>
 80015cc:	40010c00 	.word	0x40010c00

080015d0 <IIC_NAck>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_NAck(void)
{
 80015d0:	b510      	push	{r4, lr}
    IIC_SDA_1();	/* CPUSDA = 1 */
 80015d2:	4c09      	ldr	r4, [pc, #36]	@ (80015f8 <IIC_NAck+0x28>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	4620      	mov	r0, r4
 80015d8:	2110      	movs	r1, #16
 80015da:	f003 fadf 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SCL_1();	/* CPU1 */
 80015de:	4620      	mov	r0, r4
 80015e0:	2201      	movs	r2, #1
 80015e2:	2108      	movs	r1, #8
 80015e4:	f003 fada 	bl	8004b9c <HAL_GPIO_WritePin>
    IIC_Delay();
    IIC_SCL_0();
 80015e8:	4620      	mov	r0, r4
    IIC_Delay();
}
 80015ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    IIC_SCL_0();
 80015ee:	2200      	movs	r2, #0
 80015f0:	2108      	movs	r1, #8
 80015f2:	f003 bad3 	b.w	8004b9c <HAL_GPIO_WritePin>
 80015f6:	bf00      	nop
 80015f8:	40010c00 	.word	0x40010c00

080015fc <IIC_Read_Byte>:
{
 80015fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015fe:	4606      	mov	r6, r0
 8001600:	2508      	movs	r5, #8
    value = 0;
 8001602:	2400      	movs	r4, #0
        IIC_SCL_1();
 8001604:	4f0f      	ldr	r7, [pc, #60]	@ (8001644 <IIC_Read_Byte+0x48>)
 8001606:	2108      	movs	r1, #8
 8001608:	4638      	mov	r0, r7
 800160a:	2201      	movs	r2, #1
 800160c:	f003 fac6 	bl	8004b9c <HAL_GPIO_WritePin>
        value <<= 1;
 8001610:	0064      	lsls	r4, r4, #1
        if (IIC_SDA_READ())
 8001612:	2110      	movs	r1, #16
 8001614:	4638      	mov	r0, r7
        value <<= 1;
 8001616:	b2e4      	uxtb	r4, r4
        if (IIC_SDA_READ())
 8001618:	f003 faba 	bl	8004b90 <HAL_GPIO_ReadPin>
 800161c:	b108      	cbz	r0, 8001622 <IIC_Read_Byte+0x26>
            value++;
 800161e:	3401      	adds	r4, #1
 8001620:	b2e4      	uxtb	r4, r4
        IIC_SCL_0();
 8001622:	2200      	movs	r2, #0
 8001624:	2108      	movs	r1, #8
 8001626:	4638      	mov	r0, r7
    for (i = 0; i < 8; i++)
 8001628:	3d01      	subs	r5, #1
        IIC_SCL_0();
 800162a:	f003 fab7 	bl	8004b9c <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++)
 800162e:	f015 05ff 	ands.w	r5, r5, #255	@ 0xff
 8001632:	d1e8      	bne.n	8001606 <IIC_Read_Byte+0xa>
    if(ack==0)
 8001634:	b91e      	cbnz	r6, 800163e <IIC_Read_Byte+0x42>
        IIC_NAck();
 8001636:	f7ff ffcb 	bl	80015d0 <IIC_NAck>
}
 800163a:	4620      	mov	r0, r4
 800163c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        IIC_Ack();
 800163e:	f7ff ffad 	bl	800159c <IIC_Ack>
 8001642:	e7fa      	b.n	800163a <IIC_Read_Byte+0x3e>
 8001644:	40010c00 	.word	0x40010c00

08001648 <IIC_GPIO_Init>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_GPIO_Init(void)
{
 8001648:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    GPIO_InitTypeDef GPIO_InitStructure;

    RCC_IIC_ENABLE;	/* GPIO */
 800164a:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <IIC_GPIO_Init+0x34>)

    GPIO_InitStructure.Pin = IIC_SCL_PIN | IIC_SDA_PIN;
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  	/*  */
    HAL_GPIO_Init(GPIO_PORT_IIC, &GPIO_InitStructure);
 800164c:	480c      	ldr	r0, [pc, #48]	@ (8001680 <IIC_GPIO_Init+0x38>)
    RCC_IIC_ENABLE;	/* GPIO */
 800164e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIO_PORT_IIC, &GPIO_InitStructure);
 8001650:	a902      	add	r1, sp, #8
    RCC_IIC_ENABLE;	/* GPIO */
 8001652:	f042 0208 	orr.w	r2, r2, #8
 8001656:	619a      	str	r2, [r3, #24]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	9301      	str	r3, [sp, #4]
 8001660:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStructure.Pin = IIC_SCL_PIN | IIC_SDA_PIN;
 8001662:	2318      	movs	r3, #24
 8001664:	9302      	str	r3, [sp, #8]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001666:	2303      	movs	r3, #3
 8001668:	9305      	str	r3, [sp, #20]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  	/*  */
 800166a:	2311      	movs	r3, #17
 800166c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIO_PORT_IIC, &GPIO_InitStructure);
 800166e:	f003 f9b7 	bl	80049e0 <HAL_GPIO_Init>

    /* , IIC */
    IIC_Stop();
 8001672:	f7ff ff3b 	bl	80014ec <IIC_Stop>
}
 8001676:	b007      	add	sp, #28
 8001678:	f85d fb04 	ldr.w	pc, [sp], #4
 800167c:	40021000 	.word	0x40021000
 8001680:	40010c00 	.word	0x40010c00

08001684 <Get_Speed>:

int Get_Speed(TIM_HandleTypeDef *htim)
{
    int cnt;
    cnt = (short)__HAL_TIM_GetCounter(htim);
    __HAL_TIM_SetCounter(htim,0);
 8001684:	2200      	movs	r2, #0
    cnt = (short)__HAL_TIM_GetCounter(htim);
 8001686:	6803      	ldr	r3, [r0, #0]
 8001688:	6a58      	ldr	r0, [r3, #36]	@ 0x24
    __HAL_TIM_SetCounter(htim,0);
 800168a:	625a      	str	r2, [r3, #36]	@ 0x24
    return cnt;
 800168c:	b200      	sxth	r0, r0
 800168e:	4770      	bx	lr

08001690 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8001690:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8001694:	2701      	movs	r7, #1
{
 8001696:	b085      	sub	sp, #20
    data[1] = 0;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8001698:	4cb3      	ldr	r4, [pc, #716]	@ (8001968 <get_st_biases+0x2d8>)
    data[0] = 0x01;
 800169a:	f8ad 7004 	strh.w	r7, [sp, #4]
{
 800169e:	4606      	mov	r6, r0
 80016a0:	460d      	mov	r5, r1
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 80016a2:	e9d4 1000 	ldrd	r1, r0, [r4]
{
 80016a6:	4690      	mov	r8, r2
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 80016a8:	7c89      	ldrb	r1, [r1, #18]
 80016aa:	2202      	movs	r2, #2
 80016ac:	7800      	ldrb	r0, [r0, #0]
 80016ae:	ab01      	add	r3, sp, #4
 80016b0:	f002 f9e8 	bl	8003a84 <MPU_Write_Len>
 80016b4:	4681      	mov	r9, r0
 80016b6:	b120      	cbz	r0, 80016c2 <get_st_biases+0x32>
        return -1;
 80016b8:	f04f 30ff 	mov.w	r0, #4294967295
    else
        accel[2] += 65536L;
#endif

    return 0;
}
 80016bc:	b005      	add	sp, #20
 80016be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    delay_ms(200);
 80016c2:	20c8      	movs	r0, #200	@ 0xc8
 80016c4:	f002 ffe6 	bl	8004694 <HAL_Delay>
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 80016c8:	e9d4 1000 	ldrd	r1, r0, [r4]
    data[0] = 0;
 80016cc:	f88d 9004 	strb.w	r9, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 80016d0:	463a      	mov	r2, r7
 80016d2:	7bc9      	ldrb	r1, [r1, #15]
 80016d4:	7800      	ldrb	r0, [r0, #0]
 80016d6:	ab01      	add	r3, sp, #4
 80016d8:	f002 f9d4 	bl	8003a84 <MPU_Write_Len>
 80016dc:	2800      	cmp	r0, #0
 80016de:	d1eb      	bne.n	80016b8 <get_st_biases+0x28>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80016e0:	e9d4 1000 	ldrd	r1, r0, [r4]
 80016e4:	463a      	mov	r2, r7
 80016e6:	7949      	ldrb	r1, [r1, #5]
 80016e8:	7800      	ldrb	r0, [r0, #0]
 80016ea:	ab01      	add	r3, sp, #4
 80016ec:	f002 f9ca 	bl	8003a84 <MPU_Write_Len>
 80016f0:	2800      	cmp	r0, #0
 80016f2:	d1e1      	bne.n	80016b8 <get_st_biases+0x28>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80016f4:	e9d4 1000 	ldrd	r1, r0, [r4]
 80016f8:	463a      	mov	r2, r7
 80016fa:	7c89      	ldrb	r1, [r1, #18]
 80016fc:	7800      	ldrb	r0, [r0, #0]
 80016fe:	ab01      	add	r3, sp, #4
 8001700:	f002 f9c0 	bl	8003a84 <MPU_Write_Len>
 8001704:	2800      	cmp	r0, #0
 8001706:	d1d7      	bne.n	80016b8 <get_st_biases+0x28>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8001708:	e9d4 1000 	ldrd	r1, r0, [r4]
 800170c:	463a      	mov	r2, r7
 800170e:	7dc9      	ldrb	r1, [r1, #23]
 8001710:	7800      	ldrb	r0, [r0, #0]
 8001712:	ab01      	add	r3, sp, #4
 8001714:	f002 f9b6 	bl	8003a84 <MPU_Write_Len>
 8001718:	2800      	cmp	r0, #0
 800171a:	d1cd      	bne.n	80016b8 <get_st_biases+0x28>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800171c:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001720:	463a      	mov	r2, r7
 8001722:	7909      	ldrb	r1, [r1, #4]
 8001724:	7800      	ldrb	r0, [r0, #0]
 8001726:	ab01      	add	r3, sp, #4
 8001728:	f002 f9ac 	bl	8003a84 <MPU_Write_Len>
 800172c:	2800      	cmp	r0, #0
 800172e:	d1c3      	bne.n	80016b8 <get_st_biases+0x28>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8001730:	e9d4 1000 	ldrd	r1, r0, [r4]
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8001734:	230c      	movs	r3, #12
 8001736:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800173a:	463a      	mov	r2, r7
 800173c:	7909      	ldrb	r1, [r1, #4]
 800173e:	7800      	ldrb	r0, [r0, #0]
 8001740:	ab01      	add	r3, sp, #4
 8001742:	f002 f99f 	bl	8003a84 <MPU_Write_Len>
 8001746:	2800      	cmp	r0, #0
 8001748:	d1b6      	bne.n	80016b8 <get_st_biases+0x28>
    delay_ms(15);
 800174a:	200f      	movs	r0, #15
 800174c:	f002 ffa2 	bl	8004694 <HAL_Delay>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8001750:	e9d4 1000 	ldrd	r1, r0, [r4]
    data[0] = st.test->reg_lpf;
 8001754:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8001756:	463a      	mov	r2, r7
    data[0] = st.test->reg_lpf;
 8001758:	7a5b      	ldrb	r3, [r3, #9]
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800175a:	7889      	ldrb	r1, [r1, #2]
    data[0] = st.test->reg_lpf;
 800175c:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8001760:	7800      	ldrb	r0, [r0, #0]
 8001762:	ab01      	add	r3, sp, #4
 8001764:	f002 f98e 	bl	8003a84 <MPU_Write_Len>
 8001768:	2800      	cmp	r0, #0
 800176a:	d1a5      	bne.n	80016b8 <get_st_biases+0x28>
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 800176c:	e9d4 1000 	ldrd	r1, r0, [r4]
    data[0] = st.test->reg_rate_div;
 8001770:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8001772:	463a      	mov	r2, r7
    data[0] = st.test->reg_rate_div;
 8001774:	7a1b      	ldrb	r3, [r3, #8]
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8001776:	7849      	ldrb	r1, [r1, #1]
    data[0] = st.test->reg_rate_div;
 8001778:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 800177c:	7800      	ldrb	r0, [r0, #0]
 800177e:	ab01      	add	r3, sp, #4
 8001780:	f002 f980 	bl	8003a84 <MPU_Write_Len>
 8001784:	2800      	cmp	r0, #0
 8001786:	d197      	bne.n	80016b8 <get_st_biases+0x28>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8001788:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800178a:	7a9b      	ldrb	r3, [r3, #10]
    if (hw_test)
 800178c:	f1b8 0f00 	cmp.w	r8, #0
 8001790:	d001      	beq.n	8001796 <get_st_biases+0x106>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8001792:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8001796:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 800179a:	e9d4 1000 	ldrd	r1, r0, [r4]
 800179e:	2201      	movs	r2, #1
 80017a0:	7989      	ldrb	r1, [r1, #6]
 80017a2:	7800      	ldrb	r0, [r0, #0]
 80017a4:	ab01      	add	r3, sp, #4
 80017a6:	f002 f96d 	bl	8003a84 <MPU_Write_Len>
 80017aa:	2800      	cmp	r0, #0
 80017ac:	d184      	bne.n	80016b8 <get_st_biases+0x28>
    if (hw_test)
 80017ae:	f1b8 0f00 	cmp.w	r8, #0
 80017b2:	f000 80d7 	beq.w	8001964 <get_st_biases+0x2d4>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 80017b6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80017b8:	7adb      	ldrb	r3, [r3, #11]
 80017ba:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80017be:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 80017c2:	e9d4 1000 	ldrd	r1, r0, [r4]
 80017c6:	2201      	movs	r2, #1
 80017c8:	79c9      	ldrb	r1, [r1, #7]
 80017ca:	7800      	ldrb	r0, [r0, #0]
 80017cc:	ab01      	add	r3, sp, #4
 80017ce:	f002 f959 	bl	8003a84 <MPU_Write_Len>
 80017d2:	2800      	cmp	r0, #0
 80017d4:	f47f af70 	bne.w	80016b8 <get_st_biases+0x28>
    if (hw_test)
 80017d8:	f1b8 0f00 	cmp.w	r8, #0
 80017dc:	d002      	beq.n	80017e4 <get_st_biases+0x154>
        delay_ms(200);
 80017de:	20c8      	movs	r0, #200	@ 0xc8
 80017e0:	f002 ff58 	bl	8004694 <HAL_Delay>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80017e4:	e9d4 1000 	ldrd	r1, r0, [r4]
    data[0] = BIT_FIFO_EN;
 80017e8:	2340      	movs	r3, #64	@ 0x40
 80017ea:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80017ee:	2201      	movs	r2, #1
 80017f0:	7909      	ldrb	r1, [r1, #4]
 80017f2:	7800      	ldrb	r0, [r0, #0]
 80017f4:	ab01      	add	r3, sp, #4
 80017f6:	f002 f945 	bl	8003a84 <MPU_Write_Len>
 80017fa:	2800      	cmp	r0, #0
 80017fc:	f47f af5c 	bne.w	80016b8 <get_st_biases+0x28>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8001800:	e9d4 1000 	ldrd	r1, r0, [r4]
    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8001804:	2378      	movs	r3, #120	@ 0x78
 8001806:	f88d 3004 	strb.w	r3, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800180a:	2201      	movs	r2, #1
 800180c:	7949      	ldrb	r1, [r1, #5]
 800180e:	7800      	ldrb	r0, [r0, #0]
 8001810:	ab01      	add	r3, sp, #4
 8001812:	f002 f937 	bl	8003a84 <MPU_Write_Len>
 8001816:	4607      	mov	r7, r0
 8001818:	2800      	cmp	r0, #0
 800181a:	f47f af4d 	bne.w	80016b8 <get_st_biases+0x28>
    delay_ms(test.wait_ms);
 800181e:	2032      	movs	r0, #50	@ 0x32
 8001820:	f002 ff38 	bl	8004694 <HAL_Delay>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8001824:	e9d4 1000 	ldrd	r1, r0, [r4]
    data[0] = 0;
 8001828:	f88d 7004 	strb.w	r7, [sp, #4]
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800182c:	2201      	movs	r2, #1
 800182e:	7949      	ldrb	r1, [r1, #5]
 8001830:	7800      	ldrb	r0, [r0, #0]
 8001832:	ab01      	add	r3, sp, #4
 8001834:	f002 f926 	bl	8003a84 <MPU_Write_Len>
 8001838:	2800      	cmp	r0, #0
 800183a:	f47f af3d 	bne.w	80016b8 <get_st_biases+0x28>
    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 800183e:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001842:	2202      	movs	r2, #2
 8001844:	7a89      	ldrb	r1, [r1, #10]
 8001846:	7800      	ldrb	r0, [r0, #0]
 8001848:	ab01      	add	r3, sp, #4
 800184a:	f002 f944 	bl	8003ad6 <MPU_Read_Len>
 800184e:	2800      	cmp	r0, #0
 8001850:	f47f af32 	bne.w	80016b8 <get_st_biases+0x28>
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8001854:	230c      	movs	r3, #12
 8001856:	f8bd 7004 	ldrh.w	r7, [sp, #4]
    for (ii = 0; ii < packet_count; ii++) {
 800185a:	4680      	mov	r8, r0
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 800185c:	ba7f      	rev16	r7, r7
 800185e:	b2bf      	uxth	r7, r7
 8001860:	fbb7 f7f3 	udiv	r7, r7, r3
    gyro[0] = gyro[1] = gyro[2] = 0;
 8001864:	e9c6 0001 	strd	r0, r0, [r6, #4]
 8001868:	6030      	str	r0, [r6, #0]
    accel[0] = accel[1] = accel[2] = 0;
 800186a:	e9c5 0001 	strd	r0, r0, [r5, #4]
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 800186e:	b2ff      	uxtb	r7, r7
    accel[0] = accel[1] = accel[2] = 0;
 8001870:	6028      	str	r0, [r5, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8001872:	fa5f f388 	uxtb.w	r3, r8
 8001876:	42bb      	cmp	r3, r7
 8001878:	d378      	bcc.n	800196c <get_st_biases+0x2dc>
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 800187a:	6834      	ldr	r4, [r6, #0]
 800187c:	2283      	movs	r2, #131	@ 0x83
 800187e:	17e1      	asrs	r1, r4, #31
 8001880:	0409      	lsls	r1, r1, #16
 8001882:	2300      	movs	r3, #0
 8001884:	0420      	lsls	r0, r4, #16
 8001886:	ea41 4114 	orr.w	r1, r1, r4, lsr #16
 800188a:	f7ff fc67 	bl	800115c <__aeabi_ldivmod>
 800188e:	463a      	mov	r2, r7
 8001890:	2300      	movs	r3, #0
 8001892:	f7ff fc63 	bl	800115c <__aeabi_ldivmod>
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8001896:	6874      	ldr	r4, [r6, #4]
 8001898:	2283      	movs	r2, #131	@ 0x83
 800189a:	17e1      	asrs	r1, r4, #31
 800189c:	0409      	lsls	r1, r1, #16
 800189e:	2300      	movs	r3, #0
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 80018a0:	6030      	str	r0, [r6, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 80018a2:	ea41 4114 	orr.w	r1, r1, r4, lsr #16
 80018a6:	0420      	lsls	r0, r4, #16
 80018a8:	f7ff fc58 	bl	800115c <__aeabi_ldivmod>
 80018ac:	463a      	mov	r2, r7
 80018ae:	2300      	movs	r3, #0
 80018b0:	f7ff fc54 	bl	800115c <__aeabi_ldivmod>
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 80018b4:	68b4      	ldr	r4, [r6, #8]
 80018b6:	2283      	movs	r2, #131	@ 0x83
 80018b8:	17e1      	asrs	r1, r4, #31
 80018ba:	0409      	lsls	r1, r1, #16
 80018bc:	2300      	movs	r3, #0
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 80018be:	6070      	str	r0, [r6, #4]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 80018c0:	ea41 4114 	orr.w	r1, r1, r4, lsr #16
 80018c4:	0420      	lsls	r0, r4, #16
 80018c6:	f7ff fc49 	bl	800115c <__aeabi_ldivmod>
 80018ca:	2300      	movs	r3, #0
 80018cc:	463a      	mov	r2, r7
 80018ce:	f7ff fc45 	bl	800115c <__aeabi_ldivmod>
 80018d2:	60b0      	str	r0, [r6, #8]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 80018d4:	682b      	ldr	r3, [r5, #0]
 80018d6:	17d9      	asrs	r1, r3, #31
 80018d8:	0409      	lsls	r1, r1, #16
 80018da:	ea51 4113 	orrs.w	r1, r1, r3, lsr #16
 80018de:	ea4f 4003 	mov.w	r0, r3, lsl #16
 80018e2:	d504      	bpl.n	80018ee <get_st_biases+0x25e>
 80018e4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80018e8:	18c0      	adds	r0, r0, r3
 80018ea:	f141 0100 	adc.w	r1, r1, #0
 80018ee:	0ac0      	lsrs	r0, r0, #11
 80018f0:	2300      	movs	r3, #0
 80018f2:	ea40 5041 	orr.w	r0, r0, r1, lsl #21
 80018f6:	463a      	mov	r2, r7
 80018f8:	12c9      	asrs	r1, r1, #11
 80018fa:	f7ff fc2f 	bl	800115c <__aeabi_ldivmod>
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 80018fe:	686b      	ldr	r3, [r5, #4]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8001900:	6028      	str	r0, [r5, #0]
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8001902:	17d9      	asrs	r1, r3, #31
 8001904:	0409      	lsls	r1, r1, #16
 8001906:	ea51 4113 	orrs.w	r1, r1, r3, lsr #16
 800190a:	ea4f 4003 	mov.w	r0, r3, lsl #16
 800190e:	d504      	bpl.n	800191a <get_st_biases+0x28a>
 8001910:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001914:	18c0      	adds	r0, r0, r3
 8001916:	f141 0100 	adc.w	r1, r1, #0
 800191a:	0ac0      	lsrs	r0, r0, #11
 800191c:	2300      	movs	r3, #0
 800191e:	ea40 5041 	orr.w	r0, r0, r1, lsl #21
 8001922:	463a      	mov	r2, r7
 8001924:	12c9      	asrs	r1, r1, #11
 8001926:	f7ff fc19 	bl	800115c <__aeabi_ldivmod>
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 800192a:	68ab      	ldr	r3, [r5, #8]
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 800192c:	6068      	str	r0, [r5, #4]
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 800192e:	17d9      	asrs	r1, r3, #31
 8001930:	0409      	lsls	r1, r1, #16
 8001932:	ea51 4113 	orrs.w	r1, r1, r3, lsr #16
 8001936:	ea4f 4003 	mov.w	r0, r3, lsl #16
 800193a:	d504      	bpl.n	8001946 <get_st_biases+0x2b6>
 800193c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001940:	18c0      	adds	r0, r0, r3
 8001942:	f141 0100 	adc.w	r1, r1, #0
 8001946:	0ac0      	lsrs	r0, r0, #11
 8001948:	ea40 5041 	orr.w	r0, r0, r1, lsl #21
 800194c:	463a      	mov	r2, r7
 800194e:	2300      	movs	r3, #0
 8001950:	12c9      	asrs	r1, r1, #11
 8001952:	f7ff fc03 	bl	800115c <__aeabi_ldivmod>
    if (accel[2] > 0L)
 8001956:	2800      	cmp	r0, #0
 8001958:	dd3a      	ble.n	80019d0 <get_st_biases+0x340>
        accel[2] -= 65536L;
 800195a:	f5a0 3080 	sub.w	r0, r0, #65536	@ 0x10000
 800195e:	60a8      	str	r0, [r5, #8]
    return 0;
 8001960:	2000      	movs	r0, #0
 8001962:	e6ab      	b.n	80016bc <get_st_biases+0x2c>
        data[0] = test.reg_accel_fsr;
 8001964:	2318      	movs	r3, #24
 8001966:	e72a      	b.n	80017be <get_st_biases+0x12e>
 8001968:	2000000c 	.word	0x2000000c
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 800196c:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001970:	220c      	movs	r2, #12
 8001972:	7ac9      	ldrb	r1, [r1, #11]
 8001974:	7800      	ldrb	r0, [r0, #0]
 8001976:	ab01      	add	r3, sp, #4
 8001978:	f002 f8ad 	bl	8003ad6 <MPU_Read_Len>
 800197c:	f108 0801 	add.w	r8, r8, #1
 8001980:	2800      	cmp	r0, #0
 8001982:	f47f ae99 	bne.w	80016b8 <get_st_biases+0x28>
        accel[0] += (long)accel_cur[0];
 8001986:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 800198a:	682b      	ldr	r3, [r5, #0]
 800198c:	bac0      	revsh	r0, r0
 800198e:	4403      	add	r3, r0
 8001990:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8001994:	602b      	str	r3, [r5, #0]
        accel[1] += (long)accel_cur[1];
 8001996:	686b      	ldr	r3, [r5, #4]
 8001998:	bac9      	revsh	r1, r1
 800199a:	440b      	add	r3, r1
 800199c:	f8bd 2008 	ldrh.w	r2, [sp, #8]
 80019a0:	606b      	str	r3, [r5, #4]
        accel[2] += (long)accel_cur[2];
 80019a2:	68ab      	ldr	r3, [r5, #8]
 80019a4:	bad2      	revsh	r2, r2
 80019a6:	4413      	add	r3, r2
 80019a8:	60ab      	str	r3, [r5, #8]
        gyro[0] += (long)gyro_cur[0];
 80019aa:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 80019ae:	6833      	ldr	r3, [r6, #0]
 80019b0:	bac0      	revsh	r0, r0
 80019b2:	4403      	add	r3, r0
 80019b4:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 80019b8:	6033      	str	r3, [r6, #0]
        gyro[1] += (long)gyro_cur[1];
 80019ba:	6873      	ldr	r3, [r6, #4]
 80019bc:	bac9      	revsh	r1, r1
 80019be:	440b      	add	r3, r1
 80019c0:	f8bd 200e 	ldrh.w	r2, [sp, #14]
 80019c4:	6073      	str	r3, [r6, #4]
        gyro[2] += (long)gyro_cur[2];
 80019c6:	68b3      	ldr	r3, [r6, #8]
 80019c8:	bad2      	revsh	r2, r2
 80019ca:	4413      	add	r3, r2
 80019cc:	60b3      	str	r3, [r6, #8]
    for (ii = 0; ii < packet_count; ii++) {
 80019ce:	e750      	b.n	8001872 <get_st_biases+0x1e2>
        accel[2] += 65536L;
 80019d0:	f500 3080 	add.w	r0, r0, #65536	@ 0x10000
 80019d4:	e7c3      	b.n	800195e <get_st_biases+0x2ce>
 80019d6:	bf00      	nop

080019d8 <set_int_enable.isra.0>:
static int set_int_enable(unsigned char enable)
 80019d8:	b513      	push	{r0, r1, r4, lr}
    if (st.chip_cfg.dmp_on) {
 80019da:	4c0f      	ldr	r4, [pc, #60]	@ (8001a18 <set_int_enable.isra.0+0x40>)
 80019dc:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80019e0:	b183      	cbz	r3, 8001a04 <set_int_enable.isra.0+0x2c>
        if (enable)
 80019e2:	0040      	lsls	r0, r0, #1
            tmp = BIT_DATA_RDY_EN;
 80019e4:	f88d 0007 	strb.w	r0, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80019e8:	2201      	movs	r2, #1
 80019ea:	e9d4 1000 	ldrd	r1, r0, [r4]
 80019ee:	f10d 0307 	add.w	r3, sp, #7
 80019f2:	7bc9      	ldrb	r1, [r1, #15]
 80019f4:	7800      	ldrb	r0, [r0, #0]
 80019f6:	f002 f845 	bl	8003a84 <MPU_Write_Len>
 80019fa:	b950      	cbnz	r0, 8001a12 <set_int_enable.isra.0+0x3a>
        st.chip_cfg.int_enable = tmp;
 80019fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001a00:	7463      	strb	r3, [r4, #17]
 8001a02:	e006      	b.n	8001a12 <set_int_enable.isra.0+0x3a>
        if (!st.chip_cfg.sensors)
 8001a04:	7aa3      	ldrb	r3, [r4, #10]
 8001a06:	b123      	cbz	r3, 8001a12 <set_int_enable.isra.0+0x3a>
        if (enable && st.chip_cfg.int_enable)
 8001a08:	2800      	cmp	r0, #0
 8001a0a:	d0eb      	beq.n	80019e4 <set_int_enable.isra.0+0xc>
 8001a0c:	7c63      	ldrb	r3, [r4, #17]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d0e8      	beq.n	80019e4 <set_int_enable.isra.0+0xc>
}
 8001a12:	b002      	add	sp, #8
 8001a14:	bd10      	pop	{r4, pc}
 8001a16:	bf00      	nop
 8001a18:	2000000c 	.word	0x2000000c

08001a1c <mpu_reset_fifo>:
{
 8001a1c:	b513      	push	{r0, r1, r4, lr}
    if (!(st.chip_cfg.sensors))
 8001a1e:	4c59      	ldr	r4, [pc, #356]	@ (8001b84 <mpu_reset_fifo+0x168>)
 8001a20:	7aa3      	ldrb	r3, [r4, #10]
 8001a22:	b91b      	cbnz	r3, 8001a2c <mpu_reset_fifo+0x10>
        return -1;
 8001a24:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001a28:	b002      	add	sp, #8
 8001a2a:	bd10      	pop	{r4, pc}
    data = 0;
 8001a2c:	2300      	movs	r3, #0
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001a2e:	e9d4 1000 	ldrd	r1, r0, [r4]
    data = 0;
 8001a32:	f88d 3007 	strb.w	r3, [sp, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001a36:	2201      	movs	r2, #1
 8001a38:	7bc9      	ldrb	r1, [r1, #15]
 8001a3a:	7800      	ldrb	r0, [r0, #0]
 8001a3c:	f10d 0307 	add.w	r3, sp, #7
 8001a40:	f002 f820 	bl	8003a84 <MPU_Write_Len>
 8001a44:	2800      	cmp	r0, #0
 8001a46:	d1ed      	bne.n	8001a24 <mpu_reset_fifo+0x8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001a48:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	7949      	ldrb	r1, [r1, #5]
 8001a50:	7800      	ldrb	r0, [r0, #0]
 8001a52:	f10d 0307 	add.w	r3, sp, #7
 8001a56:	f002 f815 	bl	8003a84 <MPU_Write_Len>
 8001a5a:	2800      	cmp	r0, #0
 8001a5c:	d1e2      	bne.n	8001a24 <mpu_reset_fifo+0x8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001a5e:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	7909      	ldrb	r1, [r1, #4]
 8001a66:	7800      	ldrb	r0, [r0, #0]
 8001a68:	f10d 0307 	add.w	r3, sp, #7
 8001a6c:	f002 f80a 	bl	8003a84 <MPU_Write_Len>
 8001a70:	2800      	cmp	r0, #0
 8001a72:	d1d7      	bne.n	8001a24 <mpu_reset_fifo+0x8>
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001a74:	e9d4 3000 	ldrd	r3, r0, [r4]
 8001a78:	7919      	ldrb	r1, [r3, #4]
    if (st.chip_cfg.dmp_on) {
 8001a7a:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d043      	beq.n	8001b0a <mpu_reset_fifo+0xee>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001a82:	230c      	movs	r3, #12
 8001a84:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001a88:	2201      	movs	r2, #1
 8001a8a:	7800      	ldrb	r0, [r0, #0]
 8001a8c:	f10d 0307 	add.w	r3, sp, #7
 8001a90:	f001 fff8 	bl	8003a84 <MPU_Write_Len>
 8001a94:	2800      	cmp	r0, #0
 8001a96:	d1c5      	bne.n	8001a24 <mpu_reset_fifo+0x8>
        delay_ms(50);
 8001a98:	2032      	movs	r0, #50	@ 0x32
 8001a9a:	f002 fdfb 	bl	8004694 <HAL_Delay>
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001a9e:	e9d4 1000 	ldrd	r1, r0, [r4]
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001aa2:	23c0      	movs	r3, #192	@ 0xc0
 8001aa4:	f88d 3007 	strb.w	r3, [sp, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001aa8:	7aa3      	ldrb	r3, [r4, #10]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001aaa:	2201      	movs	r2, #1
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001aac:	07db      	lsls	r3, r3, #31
            data |= BIT_AUX_IF_EN;
 8001aae:	bf44      	itt	mi
 8001ab0:	23e0      	movmi	r3, #224	@ 0xe0
 8001ab2:	f88d 3007 	strbmi.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001ab6:	7909      	ldrb	r1, [r1, #4]
 8001ab8:	7800      	ldrb	r0, [r0, #0]
 8001aba:	f10d 0307 	add.w	r3, sp, #7
 8001abe:	f001 ffe1 	bl	8003a84 <MPU_Write_Len>
 8001ac2:	2800      	cmp	r0, #0
 8001ac4:	d1ae      	bne.n	8001a24 <mpu_reset_fifo+0x8>
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001ac6:	e9d4 1000 	ldrd	r1, r0, [r4]
        if (st.chip_cfg.int_enable)
 8001aca:	7c63      	ldrb	r3, [r4, #17]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001acc:	2201      	movs	r2, #1
        if (st.chip_cfg.int_enable)
 8001ace:	3b00      	subs	r3, #0
 8001ad0:	bf18      	it	ne
 8001ad2:	2301      	movne	r3, #1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001ada:	7bc9      	ldrb	r1, [r1, #15]
 8001adc:	7800      	ldrb	r0, [r0, #0]
 8001ade:	f10d 0307 	add.w	r3, sp, #7
 8001ae2:	f001 ffcf 	bl	8003a84 <MPU_Write_Len>
 8001ae6:	2800      	cmp	r0, #0
 8001ae8:	d19c      	bne.n	8001a24 <mpu_reset_fifo+0x8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001aea:	f10d 0307 	add.w	r3, sp, #7
        data = 0;
 8001aee:	f88d 0007 	strb.w	r0, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001af2:	e9d4 1000 	ldrd	r1, r0, [r4]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001af6:	2201      	movs	r2, #1
 8001af8:	7949      	ldrb	r1, [r1, #5]
 8001afa:	7800      	ldrb	r0, [r0, #0]
 8001afc:	f001 ffc2 	bl	8003a84 <MPU_Write_Len>
 8001b00:	3800      	subs	r0, #0
 8001b02:	bf18      	it	ne
 8001b04:	2001      	movne	r0, #1
 8001b06:	4240      	negs	r0, r0
 8001b08:	e78e      	b.n	8001a28 <mpu_reset_fifo+0xc>
        data = BIT_FIFO_RST;
 8001b0a:	2304      	movs	r3, #4
 8001b0c:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001b10:	2201      	movs	r2, #1
 8001b12:	7800      	ldrb	r0, [r0, #0]
 8001b14:	f10d 0307 	add.w	r3, sp, #7
 8001b18:	f001 ffb4 	bl	8003a84 <MPU_Write_Len>
 8001b1c:	2800      	cmp	r0, #0
 8001b1e:	d181      	bne.n	8001a24 <mpu_reset_fifo+0x8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001b20:	7ca3      	ldrb	r3, [r4, #18]
 8001b22:	bb63      	cbnz	r3, 8001b7e <mpu_reset_fifo+0x162>
 8001b24:	7aa3      	ldrb	r3, [r4, #10]
            data = BIT_FIFO_EN;
 8001b26:	f013 0f01 	tst.w	r3, #1
 8001b2a:	bf14      	ite	ne
 8001b2c:	2360      	movne	r3, #96	@ 0x60
 8001b2e:	2340      	moveq	r3, #64	@ 0x40
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001b30:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001b34:	f88d 3007 	strb.w	r3, [sp, #7]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	7909      	ldrb	r1, [r1, #4]
 8001b3c:	7800      	ldrb	r0, [r0, #0]
 8001b3e:	f10d 0307 	add.w	r3, sp, #7
 8001b42:	f001 ff9f 	bl	8003a84 <MPU_Write_Len>
 8001b46:	2800      	cmp	r0, #0
 8001b48:	f47f af6c 	bne.w	8001a24 <mpu_reset_fifo+0x8>
        delay_ms(50);
 8001b4c:	2032      	movs	r0, #50	@ 0x32
 8001b4e:	f002 fda1 	bl	8004694 <HAL_Delay>
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001b52:	e9d4 1000 	ldrd	r1, r0, [r4]
        if (st.chip_cfg.int_enable)
 8001b56:	7c63      	ldrb	r3, [r4, #17]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001b58:	2201      	movs	r2, #1
        if (st.chip_cfg.int_enable)
 8001b5a:	3b00      	subs	r3, #0
 8001b5c:	bf18      	it	ne
 8001b5e:	2301      	movne	r3, #1
 8001b60:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001b64:	7bc9      	ldrb	r1, [r1, #15]
 8001b66:	7800      	ldrb	r0, [r0, #0]
 8001b68:	f10d 0307 	add.w	r3, sp, #7
 8001b6c:	f001 ff8a 	bl	8003a84 <MPU_Write_Len>
 8001b70:	2800      	cmp	r0, #0
 8001b72:	f47f af57 	bne.w	8001a24 <mpu_reset_fifo+0x8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001b76:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001b7a:	4b03      	ldr	r3, [pc, #12]	@ (8001b88 <mpu_reset_fifo+0x16c>)
 8001b7c:	e7bb      	b.n	8001af6 <mpu_reset_fifo+0xda>
            data = BIT_FIFO_EN;
 8001b7e:	2340      	movs	r3, #64	@ 0x40
 8001b80:	e7d6      	b.n	8001b30 <mpu_reset_fifo+0x114>
 8001b82:	bf00      	nop
 8001b84:	2000000c 	.word	0x2000000c
 8001b88:	2000001c 	.word	0x2000001c

08001b8c <mpu_get_gyro_fsr>:
    switch (st.chip_cfg.gyro_fsr) {
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <mpu_get_gyro_fsr+0x30>)
 8001b8e:	7a1b      	ldrb	r3, [r3, #8]
 8001b90:	2b03      	cmp	r3, #3
 8001b92:	d80e      	bhi.n	8001bb2 <mpu_get_gyro_fsr+0x26>
 8001b94:	e8df f003 	tbb	[pc, r3]
 8001b98:	0a07020f 	.word	0x0a07020f
 8001b9c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
        fsr[0] = 250;
 8001ba0:	8003      	strh	r3, [r0, #0]
}
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	4770      	bx	lr
        break;
 8001ba6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001baa:	e7f9      	b.n	8001ba0 <mpu_get_gyro_fsr+0x14>
        break;
 8001bac:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001bb0:	e7f6      	b.n	8001ba0 <mpu_get_gyro_fsr+0x14>
        break;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	e7f4      	b.n	8001ba0 <mpu_get_gyro_fsr+0x14>
    switch (st.chip_cfg.gyro_fsr) {
 8001bb6:	23fa      	movs	r3, #250	@ 0xfa
 8001bb8:	e7f2      	b.n	8001ba0 <mpu_get_gyro_fsr+0x14>
 8001bba:	bf00      	nop
 8001bbc:	2000000c 	.word	0x2000000c

08001bc0 <mpu_set_gyro_fsr>:
{
 8001bc0:	b513      	push	{r0, r1, r4, lr}
    if (!(st.chip_cfg.sensors))
 8001bc2:	4c18      	ldr	r4, [pc, #96]	@ (8001c24 <mpu_set_gyro_fsr+0x64>)
 8001bc4:	7aa3      	ldrb	r3, [r4, #10]
 8001bc6:	b143      	cbz	r3, 8001bda <mpu_set_gyro_fsr+0x1a>
    switch (fsr) {
 8001bc8:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001bcc:	d00e      	beq.n	8001bec <mpu_set_gyro_fsr+0x2c>
 8001bce:	d808      	bhi.n	8001be2 <mpu_set_gyro_fsr+0x22>
 8001bd0:	28fa      	cmp	r0, #250	@ 0xfa
 8001bd2:	d023      	beq.n	8001c1c <mpu_set_gyro_fsr+0x5c>
 8001bd4:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 8001bd8:	d022      	beq.n	8001c20 <mpu_set_gyro_fsr+0x60>
 8001bda:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001bde:	b002      	add	sp, #8
 8001be0:	bd10      	pop	{r4, pc}
    switch (fsr) {
 8001be2:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8001be6:	d1f8      	bne.n	8001bda <mpu_set_gyro_fsr+0x1a>
 8001be8:	2318      	movs	r3, #24
 8001bea:	e000      	b.n	8001bee <mpu_set_gyro_fsr+0x2e>
 8001bec:	2310      	movs	r3, #16
    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001bee:	7a22      	ldrb	r2, [r4, #8]
        data = INV_FSR_250DPS << 3;
 8001bf0:	f88d 3007 	strb.w	r3, [sp, #7]
    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8001bf4:	ebb2 0fd3 	cmp.w	r2, r3, lsr #3
 8001bf8:	d00e      	beq.n	8001c18 <mpu_set_gyro_fsr+0x58>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8001bfa:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	7989      	ldrb	r1, [r1, #6]
 8001c02:	7800      	ldrb	r0, [r0, #0]
 8001c04:	f10d 0307 	add.w	r3, sp, #7
 8001c08:	f001 ff3c 	bl	8003a84 <MPU_Write_Len>
 8001c0c:	2800      	cmp	r0, #0
 8001c0e:	d1e4      	bne.n	8001bda <mpu_set_gyro_fsr+0x1a>
    st.chip_cfg.gyro_fsr = data >> 3;
 8001c10:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c14:	08db      	lsrs	r3, r3, #3
 8001c16:	7223      	strb	r3, [r4, #8]
        return 0;
 8001c18:	2000      	movs	r0, #0
 8001c1a:	e7e0      	b.n	8001bde <mpu_set_gyro_fsr+0x1e>
    switch (fsr) {
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	e7e6      	b.n	8001bee <mpu_set_gyro_fsr+0x2e>
 8001c20:	2308      	movs	r3, #8
 8001c22:	e7e4      	b.n	8001bee <mpu_set_gyro_fsr+0x2e>
 8001c24:	2000000c 	.word	0x2000000c

08001c28 <mpu_get_accel_fsr>:
    switch (st.chip_cfg.accel_fsr) {
 8001c28:	4a0c      	ldr	r2, [pc, #48]	@ (8001c5c <mpu_get_accel_fsr+0x34>)
 8001c2a:	7a53      	ldrb	r3, [r2, #9]
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d812      	bhi.n	8001c56 <mpu_get_accel_fsr+0x2e>
 8001c30:	e8df f003 	tbb	[pc, r3]
 8001c34:	0a08020c 	.word	0x0a08020c
 8001c38:	2304      	movs	r3, #4
        fsr[0] = 2;
 8001c3a:	7003      	strb	r3, [r0, #0]
    if (st.chip_cfg.accel_half)
 8001c3c:	7cd2      	ldrb	r2, [r2, #19]
 8001c3e:	b93a      	cbnz	r2, 8001c50 <mpu_get_accel_fsr+0x28>
    return 0;
 8001c40:	2000      	movs	r0, #0
 8001c42:	4770      	bx	lr
        break;
 8001c44:	2308      	movs	r3, #8
 8001c46:	e7f8      	b.n	8001c3a <mpu_get_accel_fsr+0x12>
        break;
 8001c48:	2310      	movs	r3, #16
 8001c4a:	e7f6      	b.n	8001c3a <mpu_get_accel_fsr+0x12>
    switch (st.chip_cfg.accel_fsr) {
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	e7f4      	b.n	8001c3a <mpu_get_accel_fsr+0x12>
        fsr[0] <<= 1;
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	7003      	strb	r3, [r0, #0]
 8001c54:	e7f4      	b.n	8001c40 <mpu_get_accel_fsr+0x18>
    switch (st.chip_cfg.accel_fsr) {
 8001c56:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001c5a:	4770      	bx	lr
 8001c5c:	2000000c 	.word	0x2000000c

08001c60 <mpu_set_accel_fsr>:
{
 8001c60:	b513      	push	{r0, r1, r4, lr}
    if (!(st.chip_cfg.sensors))
 8001c62:	4c17      	ldr	r4, [pc, #92]	@ (8001cc0 <mpu_set_accel_fsr+0x60>)
 8001c64:	7aa3      	ldrb	r3, [r4, #10]
 8001c66:	b133      	cbz	r3, 8001c76 <mpu_set_accel_fsr+0x16>
    switch (fsr) {
 8001c68:	2808      	cmp	r0, #8
 8001c6a:	d00c      	beq.n	8001c86 <mpu_set_accel_fsr+0x26>
 8001c6c:	d807      	bhi.n	8001c7e <mpu_set_accel_fsr+0x1e>
 8001c6e:	2802      	cmp	r0, #2
 8001c70:	d021      	beq.n	8001cb6 <mpu_set_accel_fsr+0x56>
 8001c72:	2804      	cmp	r0, #4
 8001c74:	d021      	beq.n	8001cba <mpu_set_accel_fsr+0x5a>
 8001c76:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001c7a:	b002      	add	sp, #8
 8001c7c:	bd10      	pop	{r4, pc}
    switch (fsr) {
 8001c7e:	2810      	cmp	r0, #16
 8001c80:	d1f9      	bne.n	8001c76 <mpu_set_accel_fsr+0x16>
 8001c82:	2318      	movs	r3, #24
 8001c84:	e000      	b.n	8001c88 <mpu_set_accel_fsr+0x28>
 8001c86:	2310      	movs	r3, #16
    if (st.chip_cfg.accel_fsr == (data >> 3))
 8001c88:	7a62      	ldrb	r2, [r4, #9]
        data = INV_FSR_2G << 3;
 8001c8a:	f88d 3007 	strb.w	r3, [sp, #7]
    if (st.chip_cfg.accel_fsr == (data >> 3))
 8001c8e:	ebb2 0fd3 	cmp.w	r2, r3, lsr #3
 8001c92:	d00e      	beq.n	8001cb2 <mpu_set_accel_fsr+0x52>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8001c94:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	79c9      	ldrb	r1, [r1, #7]
 8001c9c:	7800      	ldrb	r0, [r0, #0]
 8001c9e:	f10d 0307 	add.w	r3, sp, #7
 8001ca2:	f001 feef 	bl	8003a84 <MPU_Write_Len>
 8001ca6:	2800      	cmp	r0, #0
 8001ca8:	d1e5      	bne.n	8001c76 <mpu_set_accel_fsr+0x16>
    st.chip_cfg.accel_fsr = data >> 3;
 8001caa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001cae:	08db      	lsrs	r3, r3, #3
 8001cb0:	7263      	strb	r3, [r4, #9]
        return 0;
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	e7e1      	b.n	8001c7a <mpu_set_accel_fsr+0x1a>
    switch (fsr) {
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	e7e6      	b.n	8001c88 <mpu_set_accel_fsr+0x28>
 8001cba:	2308      	movs	r3, #8
 8001cbc:	e7e4      	b.n	8001c88 <mpu_set_accel_fsr+0x28>
 8001cbe:	bf00      	nop
 8001cc0:	2000000c 	.word	0x2000000c

08001cc4 <mpu_get_lpf>:
    switch (st.chip_cfg.lpf) {
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf8 <mpu_get_lpf+0x34>)
 8001cc6:	7adb      	ldrb	r3, [r3, #11]
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	2b05      	cmp	r3, #5
 8001ccc:	d810      	bhi.n	8001cf0 <mpu_get_lpf+0x2c>
 8001cce:	e8df f003 	tbb	[pc, r3]
 8001cd2:	0311      	.short	0x0311
 8001cd4:	0d0b0907 	.word	0x0d0b0907
 8001cd8:	2362      	movs	r3, #98	@ 0x62
        lpf[0] = 188;
 8001cda:	8003      	strh	r3, [r0, #0]
}
 8001cdc:	2000      	movs	r0, #0
 8001cde:	4770      	bx	lr
        break;
 8001ce0:	232a      	movs	r3, #42	@ 0x2a
 8001ce2:	e7fa      	b.n	8001cda <mpu_get_lpf+0x16>
        break;
 8001ce4:	2314      	movs	r3, #20
 8001ce6:	e7f8      	b.n	8001cda <mpu_get_lpf+0x16>
        break;
 8001ce8:	230a      	movs	r3, #10
 8001cea:	e7f6      	b.n	8001cda <mpu_get_lpf+0x16>
        break;
 8001cec:	2305      	movs	r3, #5
 8001cee:	e7f4      	b.n	8001cda <mpu_get_lpf+0x16>
        break;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	e7f2      	b.n	8001cda <mpu_get_lpf+0x16>
    switch (st.chip_cfg.lpf) {
 8001cf4:	23bc      	movs	r3, #188	@ 0xbc
 8001cf6:	e7f0      	b.n	8001cda <mpu_get_lpf+0x16>
 8001cf8:	2000000c 	.word	0x2000000c

08001cfc <mpu_set_lpf>:
{
 8001cfc:	b513      	push	{r0, r1, r4, lr}
    if (!(st.chip_cfg.sensors))
 8001cfe:	4c18      	ldr	r4, [pc, #96]	@ (8001d60 <mpu_set_lpf+0x64>)
 8001d00:	7aa3      	ldrb	r3, [r4, #10]
 8001d02:	b91b      	cbnz	r3, 8001d0c <mpu_set_lpf+0x10>
        return -1;
 8001d04:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001d08:	b002      	add	sp, #8
 8001d0a:	bd10      	pop	{r4, pc}
    if (lpf >= 188)
 8001d0c:	28bb      	cmp	r0, #187	@ 0xbb
 8001d0e:	d810      	bhi.n	8001d32 <mpu_set_lpf+0x36>
    else if (lpf >= 98)
 8001d10:	2861      	cmp	r0, #97	@ 0x61
 8001d12:	d810      	bhi.n	8001d36 <mpu_set_lpf+0x3a>
    else if (lpf >= 42)
 8001d14:	2829      	cmp	r0, #41	@ 0x29
 8001d16:	d810      	bhi.n	8001d3a <mpu_set_lpf+0x3e>
    else if (lpf >= 20)
 8001d18:	2813      	cmp	r0, #19
 8001d1a:	d810      	bhi.n	8001d3e <mpu_set_lpf+0x42>
    else if (lpf >= 10)
 8001d1c:	2809      	cmp	r0, #9
 8001d1e:	bf8c      	ite	hi
 8001d20:	2305      	movhi	r3, #5
 8001d22:	2306      	movls	r3, #6
    if (st.chip_cfg.lpf == data)
 8001d24:	7ae2      	ldrb	r2, [r4, #11]
        data = INV_FILTER_188HZ;
 8001d26:	f88d 3007 	strb.w	r3, [sp, #7]
    if (st.chip_cfg.lpf == data)
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d109      	bne.n	8001d42 <mpu_set_lpf+0x46>
        return 0;
 8001d2e:	2000      	movs	r0, #0
 8001d30:	e7ea      	b.n	8001d08 <mpu_set_lpf+0xc>
 8001d32:	2301      	movs	r3, #1
 8001d34:	e7f6      	b.n	8001d24 <mpu_set_lpf+0x28>
 8001d36:	2302      	movs	r3, #2
 8001d38:	e7f4      	b.n	8001d24 <mpu_set_lpf+0x28>
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e7f2      	b.n	8001d24 <mpu_set_lpf+0x28>
 8001d3e:	2304      	movs	r3, #4
 8001d40:	e7f0      	b.n	8001d24 <mpu_set_lpf+0x28>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8001d42:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	7889      	ldrb	r1, [r1, #2]
 8001d4a:	7800      	ldrb	r0, [r0, #0]
 8001d4c:	f10d 0307 	add.w	r3, sp, #7
 8001d50:	f001 fe98 	bl	8003a84 <MPU_Write_Len>
 8001d54:	2800      	cmp	r0, #0
 8001d56:	d1d5      	bne.n	8001d04 <mpu_set_lpf+0x8>
    st.chip_cfg.lpf = data;
 8001d58:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001d5c:	72e3      	strb	r3, [r4, #11]
    return 0;
 8001d5e:	e7e6      	b.n	8001d2e <mpu_set_lpf+0x32>
 8001d60:	2000000c 	.word	0x2000000c

08001d64 <mpu_get_sample_rate>:
    if (st.chip_cfg.dmp_on)
 8001d64:	4a05      	ldr	r2, [pc, #20]	@ (8001d7c <mpu_get_sample_rate+0x18>)
{
 8001d66:	4603      	mov	r3, r0
    if (st.chip_cfg.dmp_on)
 8001d68:	f892 0024 	ldrb.w	r0, [r2, #36]	@ 0x24
 8001d6c:	b910      	cbnz	r0, 8001d74 <mpu_get_sample_rate+0x10>
        rate[0] = st.chip_cfg.sample_rate;
 8001d6e:	89d2      	ldrh	r2, [r2, #14]
 8001d70:	801a      	strh	r2, [r3, #0]
    return 0;
 8001d72:	4770      	bx	lr
        return -1;
 8001d74:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	2000000c 	.word	0x2000000c

08001d80 <mpu_get_gyro_sens>:
    switch (st.chip_cfg.gyro_fsr) {
 8001d80:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <mpu_get_gyro_sens+0x2c>)
 8001d82:	7a1b      	ldrb	r3, [r3, #8]
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d80d      	bhi.n	8001da4 <mpu_get_gyro_sens+0x24>
 8001d88:	e8df f003 	tbb	[pc, r3]
 8001d8c:	0a080602 	.word	0x0a080602
 8001d90:	4b07      	ldr	r3, [pc, #28]	@ (8001db0 <mpu_get_gyro_sens+0x30>)
        sens[0] = 131.f;
 8001d92:	6003      	str	r3, [r0, #0]
    return 0;
 8001d94:	2000      	movs	r0, #0
 8001d96:	4770      	bx	lr
    switch (st.chip_cfg.gyro_fsr) {
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <mpu_get_gyro_sens+0x34>)
 8001d9a:	e7fa      	b.n	8001d92 <mpu_get_gyro_sens+0x12>
        break;
 8001d9c:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <mpu_get_gyro_sens+0x38>)
 8001d9e:	e7f8      	b.n	8001d92 <mpu_get_gyro_sens+0x12>
        break;
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <mpu_get_gyro_sens+0x3c>)
 8001da2:	e7f6      	b.n	8001d92 <mpu_get_gyro_sens+0x12>
    switch (st.chip_cfg.gyro_fsr) {
 8001da4:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	2000000c 	.word	0x2000000c
 8001db0:	43030000 	.word	0x43030000
 8001db4:	42830000 	.word	0x42830000
 8001db8:	42033333 	.word	0x42033333
 8001dbc:	41833333 	.word	0x41833333

08001dc0 <mpu_get_accel_sens>:
    switch (st.chip_cfg.accel_fsr) {
 8001dc0:	4a0e      	ldr	r2, [pc, #56]	@ (8001dfc <mpu_get_accel_sens+0x3c>)
 8001dc2:	7a53      	ldrb	r3, [r2, #9]
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d816      	bhi.n	8001df6 <mpu_get_accel_sens+0x36>
 8001dc8:	e8df f003 	tbb	[pc, r3]
 8001dcc:	0c09020f 	.word	0x0c09020f
 8001dd0:	f641 739c 	movw	r3, #8092	@ 0x1f9c
        sens[0] = 16384;
 8001dd4:	8003      	strh	r3, [r0, #0]
    if (st.chip_cfg.accel_half)
 8001dd6:	7cd2      	ldrb	r2, [r2, #19]
 8001dd8:	b952      	cbnz	r2, 8001df0 <mpu_get_accel_sens+0x30>
    return 0;
 8001dda:	2000      	movs	r0, #0
 8001ddc:	4770      	bx	lr
        break;
 8001dde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001de2:	e7f7      	b.n	8001dd4 <mpu_get_accel_sens+0x14>
        break;
 8001de4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001de8:	e7f4      	b.n	8001dd4 <mpu_get_accel_sens+0x14>
    switch (st.chip_cfg.accel_fsr) {
 8001dea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001dee:	e7f1      	b.n	8001dd4 <mpu_get_accel_sens+0x14>
        sens[0] >>= 1;
 8001df0:	085b      	lsrs	r3, r3, #1
 8001df2:	8003      	strh	r3, [r0, #0]
 8001df4:	e7f1      	b.n	8001dda <mpu_get_accel_sens+0x1a>
    switch (st.chip_cfg.accel_fsr) {
 8001df6:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001dfa:	4770      	bx	lr
 8001dfc:	2000000c 	.word	0x2000000c

08001e00 <mpu_configure_fifo>:
{
 8001e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (st.chip_cfg.dmp_on)
 8001e02:	4e12      	ldr	r6, [pc, #72]	@ (8001e4c <mpu_configure_fifo+0x4c>)
 8001e04:	f896 3024 	ldrb.w	r3, [r6, #36]	@ 0x24
 8001e08:	b9eb      	cbnz	r3, 8001e46 <mpu_configure_fifo+0x46>
        if (!(st.chip_cfg.sensors))
 8001e0a:	7ab4      	ldrb	r4, [r6, #10]
 8001e0c:	b1c4      	cbz	r4, 8001e40 <mpu_configure_fifo+0x40>
    sensors &= ~INV_XYZ_COMPASS;
 8001e0e:	f000 05fe 	and.w	r5, r0, #254	@ 0xfe
        if (sensors || st.chip_cfg.lp_accel_mode)
 8001e12:	7d30      	ldrb	r0, [r6, #20]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8001e14:	402c      	ands	r4, r5
        if (sensors || st.chip_cfg.lp_accel_mode)
 8001e16:	4328      	orrs	r0, r5
        prev = st.chip_cfg.fifo_enable;
 8001e18:	7c37      	ldrb	r7, [r6, #16]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8001e1a:	7434      	strb	r4, [r6, #16]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8001e1c:	d008      	beq.n	8001e30 <mpu_configure_fifo+0x30>
            set_int_enable(1);
 8001e1e:	2001      	movs	r0, #1
 8001e20:	f7ff fdda 	bl	80019d8 <set_int_enable.isra.0>
        if (sensors) {
 8001e24:	b93d      	cbnz	r5, 8001e36 <mpu_configure_fifo+0x36>
        if (st.chip_cfg.fifo_enable != sensors)
 8001e26:	1b60      	subs	r0, r4, r5
 8001e28:	bf18      	it	ne
 8001e2a:	f04f 30ff 	movne.w	r0, #4294967295
}
 8001e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            set_int_enable(0);
 8001e30:	f7ff fdd2 	bl	80019d8 <set_int_enable.isra.0>
        if (sensors) {
 8001e34:	e7f7      	b.n	8001e26 <mpu_configure_fifo+0x26>
            if (mpu_reset_fifo()) {
 8001e36:	f7ff fdf1 	bl	8001a1c <mpu_reset_fifo>
 8001e3a:	2800      	cmp	r0, #0
 8001e3c:	d0f3      	beq.n	8001e26 <mpu_configure_fifo+0x26>
                st.chip_cfg.fifo_enable = prev;
 8001e3e:	7437      	strb	r7, [r6, #16]
            return -1;
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	e7f3      	b.n	8001e2e <mpu_configure_fifo+0x2e>
        return 0;
 8001e46:	2000      	movs	r0, #0
 8001e48:	e7f1      	b.n	8001e2e <mpu_configure_fifo+0x2e>
 8001e4a:	bf00      	nop
 8001e4c:	2000000c 	.word	0x2000000c

08001e50 <mpu_read_fifo_stream>:
{
 8001e50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    if (!st.chip_cfg.dmp_on)
 8001e54:	4f21      	ldr	r7, [pc, #132]	@ (8001edc <mpu_read_fifo_stream+0x8c>)
{
 8001e56:	4606      	mov	r6, r0
    if (!st.chip_cfg.dmp_on)
 8001e58:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
{
 8001e5c:	4688      	mov	r8, r1
 8001e5e:	4615      	mov	r5, r2
    if (!st.chip_cfg.dmp_on)
 8001e60:	b18b      	cbz	r3, 8001e86 <mpu_read_fifo_stream+0x36>
    if (!st.chip_cfg.sensors)
 8001e62:	7abb      	ldrb	r3, [r7, #10]
 8001e64:	b17b      	cbz	r3, 8001e86 <mpu_read_fifo_stream+0x36>
    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8001e66:	e9d7 1000 	ldrd	r1, r0, [r7]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	7a89      	ldrb	r1, [r1, #10]
 8001e6e:	7800      	ldrb	r0, [r0, #0]
 8001e70:	ab01      	add	r3, sp, #4
 8001e72:	f001 fe30 	bl	8003ad6 <MPU_Read_Len>
 8001e76:	b930      	cbnz	r0, 8001e86 <mpu_read_fifo_stream+0x36>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8001e78:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 8001e7c:	ba64      	rev16	r4, r4
 8001e7e:	b2a4      	uxth	r4, r4
    if (fifo_count < length) {
 8001e80:	42a6      	cmp	r6, r4
 8001e82:	d905      	bls.n	8001e90 <mpu_read_fifo_stream+0x40>
        more[0] = 0;
 8001e84:	7028      	strb	r0, [r5, #0]
        return -1;
 8001e86:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001e8a:	b002      	add	sp, #8
 8001e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8001e90:	687b      	ldr	r3, [r7, #4]
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8001e92:	6839      	ldr	r1, [r7, #0]
 8001e94:	7818      	ldrb	r0, [r3, #0]
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8001e96:	885b      	ldrh	r3, [r3, #2]
 8001e98:	ebb4 0f53 	cmp.w	r4, r3, lsr #1
 8001e9c:	d90f      	bls.n	8001ebe <mpu_read_fifo_stream+0x6e>
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	7c49      	ldrb	r1, [r1, #17]
 8001ea2:	ab01      	add	r3, sp, #4
 8001ea4:	f001 fe17 	bl	8003ad6 <MPU_Read_Len>
 8001ea8:	2800      	cmp	r0, #0
 8001eaa:	d1ec      	bne.n	8001e86 <mpu_read_fifo_stream+0x36>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8001eac:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001eb0:	06db      	lsls	r3, r3, #27
 8001eb2:	d504      	bpl.n	8001ebe <mpu_read_fifo_stream+0x6e>
            mpu_reset_fifo();
 8001eb4:	f7ff fdb2 	bl	8001a1c <mpu_reset_fifo>
            return -2;
 8001eb8:	f06f 0001 	mvn.w	r0, #1
 8001ebc:	e7e5      	b.n	8001e8a <mpu_read_fifo_stream+0x3a>
    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8001ebe:	e9d7 1000 	ldrd	r1, r0, [r7]
 8001ec2:	4643      	mov	r3, r8
 8001ec4:	7ac9      	ldrb	r1, [r1, #11]
 8001ec6:	7800      	ldrb	r0, [r0, #0]
 8001ec8:	b2f2      	uxtb	r2, r6
 8001eca:	f001 fe04 	bl	8003ad6 <MPU_Read_Len>
 8001ece:	2800      	cmp	r0, #0
 8001ed0:	d1d9      	bne.n	8001e86 <mpu_read_fifo_stream+0x36>
    more[0] = fifo_count / length - 1;
 8001ed2:	fbb4 f4f6 	udiv	r4, r4, r6
 8001ed6:	3c01      	subs	r4, #1
 8001ed8:	702c      	strb	r4, [r5, #0]
    return 0;
 8001eda:	e7d6      	b.n	8001e8a <mpu_read_fifo_stream+0x3a>
 8001edc:	2000000c 	.word	0x2000000c

08001ee0 <mpu_set_bypass>:
{
 8001ee0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if (st.chip_cfg.bypass_mode == bypass_on)
 8001ee2:	4c39      	ldr	r4, [pc, #228]	@ (8001fc8 <mpu_set_bypass+0xe8>)
{
 8001ee4:	4605      	mov	r5, r0
    if (st.chip_cfg.bypass_mode == bypass_on)
 8001ee6:	7ca3      	ldrb	r3, [r4, #18]
 8001ee8:	4283      	cmp	r3, r0
 8001eea:	d06a      	beq.n	8001fc2 <mpu_set_bypass+0xe2>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001eec:	6863      	ldr	r3, [r4, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	7818      	ldrb	r0, [r3, #0]
 8001ef2:	6823      	ldr	r3, [r4, #0]
 8001ef4:	7919      	ldrb	r1, [r3, #4]
 8001ef6:	f10d 0307 	add.w	r3, sp, #7
    if (bypass_on) {
 8001efa:	b36d      	cbz	r5, 8001f58 <mpu_set_bypass+0x78>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001efc:	f001 fdeb 	bl	8003ad6 <MPU_Read_Len>
 8001f00:	b118      	cbz	r0, 8001f0a <mpu_set_bypass+0x2a>
            return -1;
 8001f02:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001f06:	b003      	add	sp, #12
 8001f08:	bd30      	pop	{r4, r5, pc}
        tmp &= ~BIT_AUX_IF_EN;
 8001f0a:	f89d 3007 	ldrb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001f0e:	e9d4 1000 	ldrd	r1, r0, [r4]
        tmp &= ~BIT_AUX_IF_EN;
 8001f12:	f023 0320 	bic.w	r3, r3, #32
 8001f16:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	7909      	ldrb	r1, [r1, #4]
 8001f1e:	7800      	ldrb	r0, [r0, #0]
 8001f20:	f10d 0307 	add.w	r3, sp, #7
 8001f24:	f001 fdae 	bl	8003a84 <MPU_Write_Len>
 8001f28:	2800      	cmp	r0, #0
 8001f2a:	d1ea      	bne.n	8001f02 <mpu_set_bypass+0x22>
        delay_ms(3);
 8001f2c:	2003      	movs	r0, #3
 8001f2e:	f002 fbb1 	bl	8004694 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8001f32:	2302      	movs	r3, #2
 8001f34:	f88d 3007 	strb.w	r3, [sp, #7]
        if (st.chip_cfg.active_low_int)
 8001f38:	f894 3022 	ldrb.w	r3, [r4, #34]	@ 0x22
 8001f3c:	b113      	cbz	r3, 8001f44 <mpu_set_bypass+0x64>
            tmp |= BIT_ACTL;
 8001f3e:	2382      	movs	r3, #130	@ 0x82
 8001f40:	f88d 3007 	strb.w	r3, [sp, #7]
        if (st.chip_cfg.latched_int)
 8001f44:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8001f48:	b37b      	cbz	r3, 8001faa <mpu_set_bypass+0xca>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8001f4a:	f89d 3007 	ldrb.w	r3, [sp, #7]
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8001f4e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001f52:	f88d 3007 	strb.w	r3, [sp, #7]
 8001f56:	e028      	b.n	8001faa <mpu_set_bypass+0xca>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001f58:	f001 fdbd 	bl	8003ad6 <MPU_Read_Len>
 8001f5c:	2800      	cmp	r0, #0
 8001f5e:	d1d0      	bne.n	8001f02 <mpu_set_bypass+0x22>
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001f60:	e9d4 1000 	ldrd	r1, r0, [r4]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001f64:	7aa2      	ldrb	r2, [r4, #10]
        tmp &= ~BIT_AUX_IF_EN;
 8001f66:	f89d 3007 	ldrb.w	r3, [sp, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001f6a:	07d2      	lsls	r2, r2, #31
            tmp |= BIT_AUX_IF_EN;
 8001f6c:	bf4c      	ite	mi
 8001f6e:	f043 0320 	orrmi.w	r3, r3, #32
            tmp &= ~BIT_AUX_IF_EN;
 8001f72:	f003 03df 	andpl.w	r3, r3, #223	@ 0xdf
 8001f76:	f88d 3007 	strb.w	r3, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	7909      	ldrb	r1, [r1, #4]
 8001f7e:	7800      	ldrb	r0, [r0, #0]
 8001f80:	f10d 0307 	add.w	r3, sp, #7
 8001f84:	f001 fd7e 	bl	8003a84 <MPU_Write_Len>
 8001f88:	2800      	cmp	r0, #0
 8001f8a:	d1ba      	bne.n	8001f02 <mpu_set_bypass+0x22>
        delay_ms(3);
 8001f8c:	2003      	movs	r0, #3
 8001f8e:	f002 fb81 	bl	8004694 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8001f92:	f894 3022 	ldrb.w	r3, [r4, #34]	@ 0x22
        if (st.chip_cfg.latched_int)
 8001f96:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
        if (st.chip_cfg.active_low_int)
 8001f9a:	3b00      	subs	r3, #0
 8001f9c:	bf18      	it	ne
 8001f9e:	2301      	movne	r3, #1
 8001fa0:	01db      	lsls	r3, r3, #7
 8001fa2:	f88d 3007 	strb.w	r3, [sp, #7]
        if (st.chip_cfg.latched_int)
 8001fa6:	2a00      	cmp	r2, #0
 8001fa8:	d1d1      	bne.n	8001f4e <mpu_set_bypass+0x6e>
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8001faa:	e9d4 1000 	ldrd	r1, r0, [r4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	7d09      	ldrb	r1, [r1, #20]
 8001fb2:	7800      	ldrb	r0, [r0, #0]
 8001fb4:	f10d 0307 	add.w	r3, sp, #7
 8001fb8:	f001 fd64 	bl	8003a84 <MPU_Write_Len>
 8001fbc:	2800      	cmp	r0, #0
 8001fbe:	d1a0      	bne.n	8001f02 <mpu_set_bypass+0x22>
    st.chip_cfg.bypass_mode = bypass_on;
 8001fc0:	74a5      	strb	r5, [r4, #18]
        return 0;
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	e79f      	b.n	8001f06 <mpu_set_bypass+0x26>
 8001fc6:	bf00      	nop
 8001fc8:	2000000c 	.word	0x2000000c

08001fcc <mpu_set_int_latched>:
{
 8001fcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if (st.chip_cfg.latched_int == enable)
 8001fce:	4c16      	ldr	r4, [pc, #88]	@ (8002028 <mpu_set_int_latched+0x5c>)
{
 8001fd0:	4605      	mov	r5, r0
    if (st.chip_cfg.latched_int == enable)
 8001fd2:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8001fd6:	4283      	cmp	r3, r0
 8001fd8:	d020      	beq.n	800201c <mpu_set_int_latched+0x50>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8001fda:	2800      	cmp	r0, #0
 8001fdc:	bf0c      	ite	eq
 8001fde:	2300      	moveq	r3, #0
 8001fe0:	2330      	movne	r3, #48	@ 0x30
    if (st.chip_cfg.bypass_mode)
 8001fe2:	7ca2      	ldrb	r2, [r4, #18]
 8001fe4:	f88d 3007 	strb.w	r3, [sp, #7]
 8001fe8:	b11a      	cbz	r2, 8001ff2 <mpu_set_int_latched+0x26>
        tmp |= BIT_BYPASS_EN;
 8001fea:	f043 0302 	orr.w	r3, r3, #2
 8001fee:	f88d 3007 	strb.w	r3, [sp, #7]
    if (st.chip_cfg.active_low_int)
 8001ff2:	f894 3022 	ldrb.w	r3, [r4, #34]	@ 0x22
 8001ff6:	b12b      	cbz	r3, 8002004 <mpu_set_int_latched+0x38>
        tmp |= BIT_ACTL;
 8001ff8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001ffc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002000:	f88d 3007 	strb.w	r3, [sp, #7]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002004:	e9d4 1000 	ldrd	r1, r0, [r4]
 8002008:	2201      	movs	r2, #1
 800200a:	7d09      	ldrb	r1, [r1, #20]
 800200c:	7800      	ldrb	r0, [r0, #0]
 800200e:	f10d 0307 	add.w	r3, sp, #7
 8002012:	f001 fd37 	bl	8003a84 <MPU_Write_Len>
 8002016:	b920      	cbnz	r0, 8002022 <mpu_set_int_latched+0x56>
    st.chip_cfg.latched_int = enable;
 8002018:	f884 5023 	strb.w	r5, [r4, #35]	@ 0x23
        return 0;
 800201c:	2000      	movs	r0, #0
}
 800201e:	b003      	add	sp, #12
 8002020:	bd30      	pop	{r4, r5, pc}
        return -1;
 8002022:	f04f 30ff 	mov.w	r0, #4294967295
 8002026:	e7fa      	b.n	800201e <mpu_set_int_latched+0x52>
 8002028:	2000000c 	.word	0x2000000c

0800202c <mpu_lp_accel_mode>:
    if (rate > 40)
 800202c:	2828      	cmp	r0, #40	@ 0x28
{
 800202e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002030:	4605      	mov	r5, r0
    if (rate > 40)
 8002032:	d903      	bls.n	800203c <mpu_lp_accel_mode+0x10>
        return -1;
 8002034:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002038:	b003      	add	sp, #12
 800203a:	bd30      	pop	{r4, r5, pc}
    if (!rate) {
 800203c:	4c25      	ldr	r4, [pc, #148]	@ (80020d4 <mpu_lp_accel_mode+0xa8>)
 800203e:	b990      	cbnz	r0, 8002066 <mpu_lp_accel_mode+0x3a>
        mpu_set_int_latched(0);
 8002040:	f7ff ffc4 	bl	8001fcc <mpu_set_int_latched>
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8002044:	e9d4 1000 	ldrd	r1, r0, [r4]
        tmp[0] = 0;
 8002048:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800204c:	f8ad 3004 	strh.w	r3, [sp, #4]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8002050:	2202      	movs	r2, #2
 8002052:	7c89      	ldrb	r1, [r1, #18]
 8002054:	7800      	ldrb	r0, [r0, #0]
 8002056:	ab01      	add	r3, sp, #4
 8002058:	f001 fd14 	bl	8003a84 <MPU_Write_Len>
 800205c:	2800      	cmp	r0, #0
 800205e:	d1e9      	bne.n	8002034 <mpu_lp_accel_mode+0x8>
        st.chip_cfg.lp_accel_mode = 0;
 8002060:	7520      	strb	r0, [r4, #20]
        return 0;
 8002062:	2000      	movs	r0, #0
 8002064:	e7e8      	b.n	8002038 <mpu_lp_accel_mode+0xc>
    mpu_set_int_latched(1);
 8002066:	2001      	movs	r0, #1
 8002068:	f7ff ffb0 	bl	8001fcc <mpu_set_int_latched>
    tmp[0] = BIT_LPA_CYCLE;
 800206c:	2320      	movs	r3, #32
    if (rate == 1) {
 800206e:	2d01      	cmp	r5, #1
    tmp[0] = BIT_LPA_CYCLE;
 8002070:	f88d 3004 	strb.w	r3, [sp, #4]
    if (rate == 1) {
 8002074:	d11e      	bne.n	80020b4 <mpu_lp_accel_mode+0x88>
        tmp[1] = INV_LPA_1_25HZ;
 8002076:	2300      	movs	r3, #0
        mpu_set_lpf(5);
 8002078:	2005      	movs	r0, #5
        tmp[1] = INV_LPA_5HZ;
 800207a:	f88d 3005 	strb.w	r3, [sp, #5]
        mpu_set_lpf(20);
 800207e:	f7ff fe3d 	bl	8001cfc <mpu_set_lpf>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8002082:	e9d4 1000 	ldrd	r1, r0, [r4]
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8002086:	f89d 3005 	ldrb.w	r3, [sp, #5]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800208a:	2202      	movs	r2, #2
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 800208c:	019b      	lsls	r3, r3, #6
 800208e:	f043 0307 	orr.w	r3, r3, #7
 8002092:	f88d 3005 	strb.w	r3, [sp, #5]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8002096:	7c89      	ldrb	r1, [r1, #18]
 8002098:	7800      	ldrb	r0, [r0, #0]
 800209a:	ab01      	add	r3, sp, #4
 800209c:	f001 fcf2 	bl	8003a84 <MPU_Write_Len>
 80020a0:	2800      	cmp	r0, #0
 80020a2:	d1c7      	bne.n	8002034 <mpu_lp_accel_mode+0x8>
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 80020a4:	2208      	movs	r2, #8
    st.chip_cfg.lp_accel_mode = 1;
 80020a6:	2301      	movs	r3, #1
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 80020a8:	72a2      	strb	r2, [r4, #10]
    st.chip_cfg.clk_src = 0;
 80020aa:	7320      	strb	r0, [r4, #12]
    st.chip_cfg.lp_accel_mode = 1;
 80020ac:	7523      	strb	r3, [r4, #20]
    mpu_configure_fifo(0);
 80020ae:	f7ff fea7 	bl	8001e00 <mpu_configure_fifo>
    return 0;
 80020b2:	e7d6      	b.n	8002062 <mpu_lp_accel_mode+0x36>
    } else if (rate <= 5) {
 80020b4:	2d05      	cmp	r5, #5
 80020b6:	d801      	bhi.n	80020bc <mpu_lp_accel_mode+0x90>
        tmp[1] = INV_LPA_5HZ;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e7dd      	b.n	8002078 <mpu_lp_accel_mode+0x4c>
    } else if (rate <= 20) {
 80020bc:	2d14      	cmp	r5, #20
        tmp[1] = INV_LPA_20HZ;
 80020be:	bf95      	itete	ls
 80020c0:	2302      	movls	r3, #2
        tmp[1] = INV_LPA_40HZ;
 80020c2:	2303      	movhi	r3, #3
        mpu_set_lpf(10);
 80020c4:	200a      	movls	r0, #10
        mpu_set_lpf(20);
 80020c6:	2014      	movhi	r0, #20
        tmp[1] = INV_LPA_20HZ;
 80020c8:	bf94      	ite	ls
 80020ca:	f88d 3005 	strbls.w	r3, [sp, #5]
        tmp[1] = INV_LPA_40HZ;
 80020ce:	f88d 3005 	strbhi.w	r3, [sp, #5]
        mpu_set_lpf(20);
 80020d2:	e7d4      	b.n	800207e <mpu_lp_accel_mode+0x52>
 80020d4:	2000000c 	.word	0x2000000c

080020d8 <mpu_set_sample_rate>:
{
 80020d8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    if (!(st.chip_cfg.sensors))
 80020da:	4d1e      	ldr	r5, [pc, #120]	@ (8002154 <mpu_set_sample_rate+0x7c>)
{
 80020dc:	4604      	mov	r4, r0
    if (!(st.chip_cfg.sensors))
 80020de:	7aab      	ldrb	r3, [r5, #10]
 80020e0:	b91b      	cbnz	r3, 80020ea <mpu_set_sample_rate+0x12>
        return -1;
 80020e2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80020e6:	b002      	add	sp, #8
 80020e8:	bd70      	pop	{r4, r5, r6, pc}
    if (st.chip_cfg.dmp_on)
 80020ea:	f895 0024 	ldrb.w	r0, [r5, #36]	@ 0x24
 80020ee:	2800      	cmp	r0, #0
 80020f0:	d1f7      	bne.n	80020e2 <mpu_set_sample_rate+0xa>
        if (st.chip_cfg.lp_accel_mode) {
 80020f2:	7d2b      	ldrb	r3, [r5, #20]
 80020f4:	b14b      	cbz	r3, 800210a <mpu_set_sample_rate+0x32>
            if (rate && (rate <= 40)) {
 80020f6:	1e63      	subs	r3, r4, #1
 80020f8:	2b27      	cmp	r3, #39	@ 0x27
 80020fa:	d804      	bhi.n	8002106 <mpu_set_sample_rate+0x2e>
                mpu_lp_accel_mode(rate);
 80020fc:	b2e0      	uxtb	r0, r4
 80020fe:	f7ff ff95 	bl	800202c <mpu_lp_accel_mode>
                return 0;
 8002102:	2000      	movs	r0, #0
 8002104:	e7ef      	b.n	80020e6 <mpu_set_sample_rate+0xe>
            mpu_lp_accel_mode(0);
 8002106:	f7ff ff91 	bl	800202c <mpu_lp_accel_mode>
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 800210a:	e9d5 1000 	ldrd	r1, r0, [r5]
        data = 1000 / rate - 1;
 800210e:	f5b4 7f7a 	cmp.w	r4, #1000	@ 0x3e8
 8002112:	bf28      	it	cs
 8002114:	f44f 747a 	movcs.w	r4, #1000	@ 0x3e8
 8002118:	2c04      	cmp	r4, #4
 800211a:	bf38      	it	cc
 800211c:	2404      	movcc	r4, #4
 800211e:	f44f 767a 	mov.w	r6, #1000	@ 0x3e8
 8002122:	fbb6 f4f4 	udiv	r4, r6, r4
 8002126:	3c01      	subs	r4, #1
 8002128:	f88d 4007 	strb.w	r4, [sp, #7]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 800212c:	2201      	movs	r2, #1
 800212e:	7849      	ldrb	r1, [r1, #1]
 8002130:	7800      	ldrb	r0, [r0, #0]
 8002132:	f10d 0307 	add.w	r3, sp, #7
 8002136:	f001 fca5 	bl	8003a84 <MPU_Write_Len>
 800213a:	2800      	cmp	r0, #0
 800213c:	d1d1      	bne.n	80020e2 <mpu_set_sample_rate+0xa>
        st.chip_cfg.sample_rate = 1000 / (1 + data);
 800213e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002142:	3301      	adds	r3, #1
 8002144:	fbb6 f0f3 	udiv	r0, r6, r3
 8002148:	81e8      	strh	r0, [r5, #14]
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 800214a:	0840      	lsrs	r0, r0, #1
 800214c:	f7ff fdd6 	bl	8001cfc <mpu_set_lpf>
        return 0;
 8002150:	e7d7      	b.n	8002102 <mpu_set_sample_rate+0x2a>
 8002152:	bf00      	nop
 8002154:	2000000c 	.word	0x2000000c

08002158 <mpu_set_sensors>:
    if (sensors & INV_XYZ_GYRO)
 8002158:	f010 0f70 	tst.w	r0, #112	@ 0x70
    else if (sensors)
 800215c:	bf0c      	ite	eq
 800215e:	fab0 f380 	clzeq	r3, r0
 8002162:	2301      	movne	r3, #1
{
 8002164:	b537      	push	{r0, r1, r2, r4, r5, lr}
    else if (sensors)
 8002166:	bf04      	itt	eq
 8002168:	095b      	lsreq	r3, r3, #5
 800216a:	019b      	lsleq	r3, r3, #6
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 800216c:	4d29      	ldr	r5, [pc, #164]	@ (8002214 <mpu_set_sensors+0xbc>)
        data = INV_CLK_PLL;
 800216e:	f88d 3007 	strb.w	r3, [sp, #7]
{
 8002172:	4604      	mov	r4, r0
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8002174:	e9d5 1000 	ldrd	r1, r0, [r5]
 8002178:	2201      	movs	r2, #1
 800217a:	7c89      	ldrb	r1, [r1, #18]
 800217c:	7800      	ldrb	r0, [r0, #0]
 800217e:	f10d 0307 	add.w	r3, sp, #7
 8002182:	f001 fc7f 	bl	8003a84 <MPU_Write_Len>
 8002186:	b128      	cbz	r0, 8002194 <mpu_set_sensors+0x3c>
        st.chip_cfg.sensors = 0;
 8002188:	2300      	movs	r3, #0
        return -1;
 800218a:	f04f 30ff 	mov.w	r0, #4294967295
        st.chip_cfg.sensors = 0;
 800218e:	72ab      	strb	r3, [r5, #10]
}
 8002190:	b003      	add	sp, #12
 8002192:	bd30      	pop	{r4, r5, pc}
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8002194:	f89d 3007 	ldrb.w	r3, [sp, #7]
    if (!(sensors & INV_Y_GYRO))
 8002198:	06a1      	lsls	r1, r4, #26
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 800219a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800219e:	732b      	strb	r3, [r5, #12]
    if (!(sensors & INV_X_GYRO))
 80021a0:	f084 0340 	eor.w	r3, r4, #64	@ 0x40
 80021a4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80021a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    data = 0;
 80021ac:	f88d 3007 	strb.w	r3, [sp, #7]
        data |= BIT_STBY_YG;
 80021b0:	bf5e      	ittt	pl
 80021b2:	b2db      	uxtbpl	r3, r3
 80021b4:	f043 0302 	orrpl.w	r3, r3, #2
 80021b8:	f88d 3007 	strbpl.w	r3, [sp, #7]
    if (!(sensors & INV_Z_GYRO))
 80021bc:	06e2      	lsls	r2, r4, #27
        data |= BIT_STBY_ZG;
 80021be:	bf58      	it	pl
 80021c0:	f89d 3007 	ldrbpl.w	r3, [sp, #7]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 80021c4:	e9d5 1000 	ldrd	r1, r0, [r5]
        data |= BIT_STBY_ZG;
 80021c8:	bf5c      	itt	pl
 80021ca:	f043 0301 	orrpl.w	r3, r3, #1
 80021ce:	f88d 3007 	strbpl.w	r3, [sp, #7]
    if (!(sensors & INV_XYZ_ACCEL))
 80021d2:	0723      	lsls	r3, r4, #28
        data |= BIT_STBY_XYZA;
 80021d4:	bf58      	it	pl
 80021d6:	f89d 3007 	ldrbpl.w	r3, [sp, #7]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 80021da:	f04f 0201 	mov.w	r2, #1
        data |= BIT_STBY_XYZA;
 80021de:	bf5c      	itt	pl
 80021e0:	f043 0338 	orrpl.w	r3, r3, #56	@ 0x38
 80021e4:	f88d 3007 	strbpl.w	r3, [sp, #7]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 80021e8:	7cc9      	ldrb	r1, [r1, #19]
 80021ea:	7800      	ldrb	r0, [r0, #0]
 80021ec:	f10d 0307 	add.w	r3, sp, #7
 80021f0:	f001 fc48 	bl	8003a84 <MPU_Write_Len>
 80021f4:	2800      	cmp	r0, #0
 80021f6:	d1c7      	bne.n	8002188 <mpu_set_sensors+0x30>
    if (sensors && (sensors != INV_XYZ_ACCEL))
 80021f8:	f014 0ff7 	tst.w	r4, #247	@ 0xf7
 80021fc:	d001      	beq.n	8002202 <mpu_set_sensors+0xaa>
        mpu_set_int_latched(0);
 80021fe:	f7ff fee5 	bl	8001fcc <mpu_set_int_latched>
    st.chip_cfg.sensors = sensors;
 8002202:	72ac      	strb	r4, [r5, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8002204:	2400      	movs	r4, #0
    delay_ms(50);
 8002206:	2032      	movs	r0, #50	@ 0x32
    st.chip_cfg.lp_accel_mode = 0;
 8002208:	752c      	strb	r4, [r5, #20]
    delay_ms(50);
 800220a:	f002 fa43 	bl	8004694 <HAL_Delay>
    return 0;
 800220e:	4620      	mov	r0, r4
 8002210:	e7be      	b.n	8002190 <mpu_set_sensors+0x38>
 8002212:	bf00      	nop
 8002214:	2000000c 	.word	0x2000000c

08002218 <mpu_init>:
    data[0] = BIT_RESET;
 8002218:	2380      	movs	r3, #128	@ 0x80
{
 800221a:	b537      	push	{r0, r1, r2, r4, r5, lr}
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800221c:	4c45      	ldr	r4, [pc, #276]	@ (8002334 <mpu_init+0x11c>)
    data[0] = BIT_RESET;
 800221e:	f88d 3000 	strb.w	r3, [sp]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002222:	e9d4 1000 	ldrd	r1, r0, [r4]
 8002226:	466b      	mov	r3, sp
 8002228:	2201      	movs	r2, #1
 800222a:	7c89      	ldrb	r1, [r1, #18]
 800222c:	7800      	ldrb	r0, [r0, #0]
 800222e:	f001 fc29 	bl	8003a84 <MPU_Write_Len>
 8002232:	4605      	mov	r5, r0
 8002234:	b120      	cbz	r0, 8002240 <mpu_init+0x28>
        return -1;
 8002236:	f04f 34ff 	mov.w	r4, #4294967295
}
 800223a:	4620      	mov	r0, r4
 800223c:	b003      	add	sp, #12
 800223e:	bd30      	pop	{r4, r5, pc}
    delay_ms(100);
 8002240:	2064      	movs	r0, #100	@ 0x64
 8002242:	f002 fa27 	bl	8004694 <HAL_Delay>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002246:	e9d4 1000 	ldrd	r1, r0, [r4]
    data[0] = 0x00;
 800224a:	f88d 5000 	strb.w	r5, [sp]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800224e:	466b      	mov	r3, sp
 8002250:	2201      	movs	r2, #1
 8002252:	7c89      	ldrb	r1, [r1, #18]
 8002254:	7800      	ldrb	r0, [r0, #0]
 8002256:	f001 fc15 	bl	8003a84 <MPU_Write_Len>
 800225a:	2800      	cmp	r0, #0
 800225c:	d1eb      	bne.n	8002236 <mpu_init+0x1e>
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 800225e:	e9d4 1000 	ldrd	r1, r0, [r4]
 8002262:	466b      	mov	r3, sp
 8002264:	2206      	movs	r2, #6
 8002266:	7d89      	ldrb	r1, [r1, #22]
 8002268:	7800      	ldrb	r0, [r0, #0]
 800226a:	f001 fc34 	bl	8003ad6 <MPU_Read_Len>
 800226e:	4605      	mov	r5, r0
 8002270:	2800      	cmp	r0, #0
 8002272:	d1e0      	bne.n	8002236 <mpu_init+0x1e>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8002274:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002278:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	0052      	lsls	r2, r2, #1
 8002280:	f002 0202 	and.w	r2, r2, #2
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	4313      	orrs	r3, r2
 800228a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800228e:	f002 0201 	and.w	r2, r2, #1
    if (rev) {
 8002292:	4313      	orrs	r3, r2
 8002294:	d03b      	beq.n	800230e <mpu_init+0xf6>
        if (rev == 1)
 8002296:	2b01      	cmp	r3, #1
 8002298:	d136      	bne.n	8002308 <mpu_init+0xf0>
            st.chip_cfg.accel_half = 1;
 800229a:	2501      	movs	r5, #1
    st.chip_cfg.sample_rate = 0xFFFF;
 800229c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80022a0:	81e3      	strh	r3, [r4, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 80022a2:	7423      	strb	r3, [r4, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 80022a4:	23ff      	movs	r3, #255	@ 0xff
 80022a6:	74a3      	strb	r3, [r4, #18]
    st.chip_cfg.gyro_fsr = 0xFF;
 80022a8:	f04f 33ff 	mov.w	r3, #4294967295
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80022ac:	2201      	movs	r2, #1
    st.chip_cfg.gyro_fsr = 0xFF;
 80022ae:	60a3      	str	r3, [r4, #8]
    st.chip_cfg.lp_accel_mode = 0;
 80022b0:	2300      	movs	r3, #0
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80022b2:	4921      	ldr	r1, [pc, #132]	@ (8002338 <mpu_init+0x120>)
    if (mpu_set_gyro_fsr(2000))
 80022b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80022b8:	f8c4 3016 	str.w	r3, [r4, #22]
            st.chip_cfg.accel_half = 0;
 80022bc:	74e5      	strb	r5, [r4, #19]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80022be:	604b      	str	r3, [r1, #4]
 80022c0:	608b      	str	r3, [r1, #8]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80022c2:	7322      	strb	r2, [r4, #12]
    st.chip_cfg.lp_accel_mode = 0;
 80022c4:	82a3      	strh	r3, [r4, #20]
    st.chip_cfg.active_low_int = 1;
 80022c6:	8462      	strh	r2, [r4, #34]	@ 0x22
    st.chip_cfg.dmp_on = 0;
 80022c8:	6263      	str	r3, [r4, #36]	@ 0x24
    if (mpu_set_gyro_fsr(2000))
 80022ca:	f7ff fc79 	bl	8001bc0 <mpu_set_gyro_fsr>
 80022ce:	2800      	cmp	r0, #0
 80022d0:	d1b1      	bne.n	8002236 <mpu_init+0x1e>
    if (mpu_set_accel_fsr(2))
 80022d2:	2002      	movs	r0, #2
 80022d4:	f7ff fcc4 	bl	8001c60 <mpu_set_accel_fsr>
 80022d8:	2800      	cmp	r0, #0
 80022da:	d1ac      	bne.n	8002236 <mpu_init+0x1e>
    if (mpu_set_lpf(42))
 80022dc:	202a      	movs	r0, #42	@ 0x2a
 80022de:	f7ff fd0d 	bl	8001cfc <mpu_set_lpf>
 80022e2:	2800      	cmp	r0, #0
 80022e4:	d1a7      	bne.n	8002236 <mpu_init+0x1e>
    if (mpu_set_sample_rate(50))
 80022e6:	2032      	movs	r0, #50	@ 0x32
 80022e8:	f7ff fef6 	bl	80020d8 <mpu_set_sample_rate>
 80022ec:	2800      	cmp	r0, #0
 80022ee:	d1a2      	bne.n	8002236 <mpu_init+0x1e>
    if (mpu_configure_fifo(0))
 80022f0:	f7ff fd86 	bl	8001e00 <mpu_configure_fifo>
 80022f4:	2800      	cmp	r0, #0
 80022f6:	d19e      	bne.n	8002236 <mpu_init+0x1e>
    if (mpu_set_bypass(0))
 80022f8:	f7ff fdf2 	bl	8001ee0 <mpu_set_bypass>
 80022fc:	4604      	mov	r4, r0
 80022fe:	2800      	cmp	r0, #0
 8002300:	d199      	bne.n	8002236 <mpu_init+0x1e>
    mpu_set_sensors(0);
 8002302:	f7ff ff29 	bl	8002158 <mpu_set_sensors>
    return 0;
 8002306:	e798      	b.n	800223a <mpu_init+0x22>
        else if (rev == 2)
 8002308:	2b02      	cmp	r3, #2
 800230a:	d0c7      	beq.n	800229c <mpu_init+0x84>
 800230c:	e793      	b.n	8002236 <mpu_init+0x1e>
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 800230e:	e9d4 1000 	ldrd	r1, r0, [r4]
 8002312:	466b      	mov	r3, sp
 8002314:	2201      	movs	r2, #1
 8002316:	78c9      	ldrb	r1, [r1, #3]
 8002318:	7800      	ldrb	r0, [r0, #0]
 800231a:	f001 fbdc 	bl	8003ad6 <MPU_Read_Len>
 800231e:	2800      	cmp	r0, #0
 8002320:	d189      	bne.n	8002236 <mpu_init+0x1e>
        rev = data[0] & 0x0F;
 8002322:	f89d 3000 	ldrb.w	r3, [sp]
        if (!rev) {
 8002326:	f013 030f 	ands.w	r3, r3, #15
 800232a:	d084      	beq.n	8002236 <mpu_init+0x1e>
        } else if (rev == 4) {
 800232c:	2b04      	cmp	r3, #4
 800232e:	d1b5      	bne.n	800229c <mpu_init+0x84>
 8002330:	e7b3      	b.n	800229a <mpu_init+0x82>
 8002332:	bf00      	nop
 8002334:	2000000c 	.word	0x2000000c
 8002338:	20000022 	.word	0x20000022

0800233c <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
                  unsigned char *data)
{
 800233c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800233e:	460d      	mov	r5, r1
    unsigned char tmp[2];

    if (!data)
 8002340:	4616      	mov	r6, r2
 8002342:	b91a      	cbnz	r2, 800234c <mpu_write_mem+0x10>
        return -1;
 8002344:	f04f 30ff 	mov.w	r0, #4294967295
    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
        return -1;
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
        return -1;
    return 0;
}
 8002348:	b003      	add	sp, #12
 800234a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (!st.chip_cfg.sensors)
 800234c:	4c11      	ldr	r4, [pc, #68]	@ (8002394 <mpu_write_mem+0x58>)
 800234e:	7aa3      	ldrb	r3, [r4, #10]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d0f7      	beq.n	8002344 <mpu_write_mem+0x8>
    if (tmp[1] + length > st.hw->bank_size)
 8002354:	6867      	ldr	r7, [r4, #4]
    tmp[0] = (unsigned char)(mem_addr >> 8);
 8002356:	ba43      	rev16	r3, r0
 8002358:	f8ad 3004 	strh.w	r3, [sp, #4]
    if (tmp[1] + length > st.hw->bank_size)
 800235c:	b2c0      	uxtb	r0, r0
 800235e:	897b      	ldrh	r3, [r7, #10]
 8002360:	4408      	add	r0, r1
 8002362:	4298      	cmp	r0, r3
 8002364:	dcee      	bgt.n	8002344 <mpu_write_mem+0x8>
    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8002366:	6821      	ldr	r1, [r4, #0]
 8002368:	2202      	movs	r2, #2
 800236a:	7e09      	ldrb	r1, [r1, #24]
 800236c:	7838      	ldrb	r0, [r7, #0]
 800236e:	ab01      	add	r3, sp, #4
 8002370:	f001 fb88 	bl	8003a84 <MPU_Write_Len>
 8002374:	2800      	cmp	r0, #0
 8002376:	d1e5      	bne.n	8002344 <mpu_write_mem+0x8>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8002378:	e9d4 1000 	ldrd	r1, r0, [r4]
 800237c:	4633      	mov	r3, r6
 800237e:	7d49      	ldrb	r1, [r1, #21]
 8002380:	7800      	ldrb	r0, [r0, #0]
 8002382:	b2ea      	uxtb	r2, r5
 8002384:	f001 fb7e 	bl	8003a84 <MPU_Write_Len>
 8002388:	3800      	subs	r0, #0
 800238a:	bf18      	it	ne
 800238c:	2001      	movne	r0, #1
 800238e:	4240      	negs	r0, r0
 8002390:	e7da      	b.n	8002348 <mpu_write_mem+0xc>
 8002392:	bf00      	nop
 8002394:	2000000c 	.word	0x2000000c

08002398 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
                 unsigned char *data)
{
 8002398:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800239a:	460d      	mov	r5, r1
    unsigned char tmp[2];

    if (!data)
 800239c:	4616      	mov	r6, r2
 800239e:	b91a      	cbnz	r2, 80023a8 <mpu_read_mem+0x10>
        return -1;
 80023a0:	f04f 30ff 	mov.w	r0, #4294967295
    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
        return -1;
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
        return -1;
    return 0;
}
 80023a4:	b003      	add	sp, #12
 80023a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (!st.chip_cfg.sensors)
 80023a8:	4c11      	ldr	r4, [pc, #68]	@ (80023f0 <mpu_read_mem+0x58>)
 80023aa:	7aa3      	ldrb	r3, [r4, #10]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0f7      	beq.n	80023a0 <mpu_read_mem+0x8>
    if (tmp[1] + length > st.hw->bank_size)
 80023b0:	6867      	ldr	r7, [r4, #4]
    tmp[0] = (unsigned char)(mem_addr >> 8);
 80023b2:	ba43      	rev16	r3, r0
 80023b4:	f8ad 3004 	strh.w	r3, [sp, #4]
    if (tmp[1] + length > st.hw->bank_size)
 80023b8:	b2c0      	uxtb	r0, r0
 80023ba:	897b      	ldrh	r3, [r7, #10]
 80023bc:	4408      	add	r0, r1
 80023be:	4298      	cmp	r0, r3
 80023c0:	dcee      	bgt.n	80023a0 <mpu_read_mem+0x8>
    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80023c2:	6821      	ldr	r1, [r4, #0]
 80023c4:	2202      	movs	r2, #2
 80023c6:	7e09      	ldrb	r1, [r1, #24]
 80023c8:	7838      	ldrb	r0, [r7, #0]
 80023ca:	ab01      	add	r3, sp, #4
 80023cc:	f001 fb5a 	bl	8003a84 <MPU_Write_Len>
 80023d0:	2800      	cmp	r0, #0
 80023d2:	d1e5      	bne.n	80023a0 <mpu_read_mem+0x8>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 80023d4:	e9d4 1000 	ldrd	r1, r0, [r4]
 80023d8:	4633      	mov	r3, r6
 80023da:	7d49      	ldrb	r1, [r1, #21]
 80023dc:	7800      	ldrb	r0, [r0, #0]
 80023de:	b2ea      	uxtb	r2, r5
 80023e0:	f001 fb79 	bl	8003ad6 <MPU_Read_Len>
 80023e4:	3800      	subs	r0, #0
 80023e6:	bf18      	it	ne
 80023e8:	2001      	movne	r0, #1
 80023ea:	4240      	negs	r0, r0
 80023ec:	e7da      	b.n	80023a4 <mpu_read_mem+0xc>
 80023ee:	bf00      	nop
 80023f0:	2000000c 	.word	0x2000000c

080023f4 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
                      unsigned short start_addr, unsigned short sample_rate)
{
 80023f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 80023f8:	4d24      	ldr	r5, [pc, #144]	@ (800248c <mpu_load_firmware+0x98>)
{
 80023fa:	b089      	sub	sp, #36	@ 0x24
    if (st.chip_cfg.dmp_loaded)
 80023fc:	f895 4025 	ldrb.w	r4, [r5, #37]	@ 0x25
{
 8002400:	4681      	mov	r9, r0
 8002402:	468a      	mov	sl, r1
 8002404:	4616      	mov	r6, r2
 8002406:	9301      	str	r3, [sp, #4]
    if (st.chip_cfg.dmp_loaded)
 8002408:	b124      	cbz	r4, 8002414 <mpu_load_firmware+0x20>
        /* DMP should only be loaded once. */
        return -1;
 800240a:	f04f 30ff 	mov.w	r0, #4294967295
        return -1;

    st.chip_cfg.dmp_loaded = 1;
    st.chip_cfg.dmp_sample_rate = sample_rate;
    return 0;
}
 800240e:	b009      	add	sp, #36	@ 0x24
 8002410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (!firmware)
 8002414:	2900      	cmp	r1, #0
 8002416:	d0f8      	beq.n	800240a <mpu_load_firmware+0x16>
    for (ii = 0; ii < length; ii += this_write) {
 8002418:	454c      	cmp	r4, r9
 800241a:	d312      	bcc.n	8002442 <mpu_load_firmware+0x4e>
    tmp[0] = start_addr >> 8;
 800241c:	ba76      	rev16	r6, r6
 800241e:	f8ad 600c 	strh.w	r6, [sp, #12]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8002422:	e9d5 1000 	ldrd	r1, r0, [r5]
 8002426:	2202      	movs	r2, #2
 8002428:	7e89      	ldrb	r1, [r1, #26]
 800242a:	7800      	ldrb	r0, [r0, #0]
 800242c:	ab03      	add	r3, sp, #12
 800242e:	f001 fb29 	bl	8003a84 <MPU_Write_Len>
 8002432:	2800      	cmp	r0, #0
 8002434:	d1e9      	bne.n	800240a <mpu_load_firmware+0x16>
    st.chip_cfg.dmp_loaded = 1;
 8002436:	2301      	movs	r3, #1
 8002438:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 800243c:	9b01      	ldr	r3, [sp, #4]
 800243e:	84eb      	strh	r3, [r5, #38]	@ 0x26
    return 0;
 8002440:	e7e5      	b.n	800240e <mpu_load_firmware+0x1a>
        this_write = min(LOAD_CHUNK, length - ii);
 8002442:	eba9 0804 	sub.w	r8, r9, r4
 8002446:	f1b8 0f10 	cmp.w	r8, #16
 800244a:	bfa8      	it	ge
 800244c:	f04f 0810 	movge.w	r8, #16
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8002450:	eb0a 0b04 	add.w	fp, sl, r4
        this_write = min(LOAD_CHUNK, length - ii);
 8002454:	fa1f f788 	uxth.w	r7, r8
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8002458:	465a      	mov	r2, fp
 800245a:	4639      	mov	r1, r7
 800245c:	4620      	mov	r0, r4
 800245e:	f7ff ff6d 	bl	800233c <mpu_write_mem>
 8002462:	2800      	cmp	r0, #0
 8002464:	d1d1      	bne.n	800240a <mpu_load_firmware+0x16>
        if (mpu_read_mem(ii, this_write, cur))
 8002466:	4639      	mov	r1, r7
 8002468:	4620      	mov	r0, r4
 800246a:	aa04      	add	r2, sp, #16
 800246c:	f7ff ff94 	bl	8002398 <mpu_read_mem>
 8002470:	2800      	cmp	r0, #0
 8002472:	d1ca      	bne.n	800240a <mpu_load_firmware+0x16>
        if (memcmp(firmware+ii, cur, this_write))
 8002474:	463a      	mov	r2, r7
 8002476:	4658      	mov	r0, fp
 8002478:	a904      	add	r1, sp, #16
 800247a:	f005 f9e4 	bl	8007846 <memcmp>
 800247e:	b910      	cbnz	r0, 8002486 <mpu_load_firmware+0x92>
    for (ii = 0; ii < length; ii += this_write) {
 8002480:	4427      	add	r7, r4
 8002482:	b2bc      	uxth	r4, r7
 8002484:	e7c8      	b.n	8002418 <mpu_load_firmware+0x24>
            return -2;
 8002486:	f06f 0001 	mvn.w	r0, #1
 800248a:	e7c0      	b.n	800240e <mpu_load_firmware+0x1a>
 800248c:	2000000c 	.word	0x2000000c

08002490 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8002490:	b537      	push	{r0, r1, r2, r4, r5, lr}
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8002492:	4c1d      	ldr	r4, [pc, #116]	@ (8002508 <mpu_set_dmp_state+0x78>)
{
 8002494:	4605      	mov	r5, r0
    if (st.chip_cfg.dmp_on == enable)
 8002496:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800249a:	4283      	cmp	r3, r0
 800249c:	d01e      	beq.n	80024dc <mpu_set_dmp_state+0x4c>
        return 0;

    if (enable) {
 800249e:	b300      	cbz	r0, 80024e2 <mpu_set_dmp_state+0x52>
        if (!st.chip_cfg.dmp_loaded)
 80024a0:	f894 3025 	ldrb.w	r3, [r4, #37]	@ 0x25
 80024a4:	b36b      	cbz	r3, 8002502 <mpu_set_dmp_state+0x72>
            return -1;
        /* Disable data ready interrupt. */
        set_int_enable(0);
 80024a6:	2000      	movs	r0, #0
 80024a8:	f7ff fa96 	bl	80019d8 <set_int_enable.isra.0>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 80024ac:	2000      	movs	r0, #0
 80024ae:	f7ff fd17 	bl	8001ee0 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 80024b2:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 80024b4:	f7ff fe10 	bl	80020d8 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 80024b8:	2300      	movs	r3, #0
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80024ba:	6860      	ldr	r0, [r4, #4]
        tmp = 0;
 80024bc:	f88d 3007 	strb.w	r3, [sp, #7]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80024c0:	2201      	movs	r2, #1
 80024c2:	2123      	movs	r1, #35	@ 0x23
 80024c4:	7800      	ldrb	r0, [r0, #0]
 80024c6:	f10d 0307 	add.w	r3, sp, #7
 80024ca:	f001 fadb 	bl	8003a84 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 1;
 80024ce:	2001      	movs	r0, #1
 80024d0:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 80024d4:	f7ff fa80 	bl	80019d8 <set_int_enable.isra.0>
        set_int_enable(0);
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
 80024d8:	f7ff faa0 	bl	8001a1c <mpu_reset_fifo>
        return 0;
 80024dc:	2000      	movs	r0, #0
    }
    return 0;
}
 80024de:	b003      	add	sp, #12
 80024e0:	bd30      	pop	{r4, r5, pc}
        set_int_enable(0);
 80024e2:	f7ff fa79 	bl	80019d8 <set_int_enable.isra.0>
        tmp = st.chip_cfg.fifo_enable;
 80024e6:	7c23      	ldrb	r3, [r4, #16]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80024e8:	6860      	ldr	r0, [r4, #4]
        tmp = st.chip_cfg.fifo_enable;
 80024ea:	f88d 3007 	strb.w	r3, [sp, #7]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80024ee:	2201      	movs	r2, #1
 80024f0:	2123      	movs	r1, #35	@ 0x23
 80024f2:	7800      	ldrb	r0, [r0, #0]
 80024f4:	f10d 0307 	add.w	r3, sp, #7
 80024f8:	f001 fac4 	bl	8003a84 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 0;
 80024fc:	f884 5024 	strb.w	r5, [r4, #36]	@ 0x24
 8002500:	e7ea      	b.n	80024d8 <mpu_set_dmp_state+0x48>
            return -1;
 8002502:	f04f 30ff 	mov.w	r0, #4294967295
 8002506:	e7ea      	b.n	80024de <mpu_set_dmp_state+0x4e>
 8002508:	2000000c 	.word	0x2000000c

0800250c <mpu_run_self_test>:
{
 800250c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (st.chip_cfg.dmp_on) {
 8002510:	4db3      	ldr	r5, [pc, #716]	@ (80027e0 <mpu_run_self_test+0x2d4>)
{
 8002512:	b095      	sub	sp, #84	@ 0x54
    if (st.chip_cfg.dmp_on) {
 8002514:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
{
 8002518:	4680      	mov	r8, r0
 800251a:	4689      	mov	r9, r1
    if (st.chip_cfg.dmp_on) {
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	b123      	cbz	r3, 800252a <mpu_run_self_test+0x1e>
        mpu_set_dmp_state(0);
 8002520:	2000      	movs	r0, #0
 8002522:	f7ff ffb5 	bl	8002490 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8002526:	2301      	movs	r3, #1
 8002528:	9300      	str	r3, [sp, #0]
    mpu_get_gyro_fsr(&gyro_fsr);
 800252a:	f10d 001e 	add.w	r0, sp, #30
 800252e:	f7ff fb2d 	bl	8001b8c <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8002532:	f10d 001d 	add.w	r0, sp, #29
 8002536:	f7ff fb77 	bl	8001c28 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 800253a:	f10d 0022 	add.w	r0, sp, #34	@ 0x22
 800253e:	f7ff fbc1 	bl	8001cc4 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8002542:	a808      	add	r0, sp, #32
 8002544:	f7ff fc0e 	bl	8001d64 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8002548:	7aab      	ldrb	r3, [r5, #10]
        if (!get_st_biases(gyro, accel, 0))
 800254a:	2200      	movs	r2, #0
    sensors_on = st.chip_cfg.sensors;
 800254c:	9301      	str	r3, [sp, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 800254e:	7c2b      	ldrb	r3, [r5, #16]
        if (!get_st_biases(gyro, accel, 0))
 8002550:	4649      	mov	r1, r9
 8002552:	4640      	mov	r0, r8
    sensors[0] = st.chip_cfg.fifo_enable;
 8002554:	9303      	str	r3, [sp, #12]
        if (!get_st_biases(gyro, accel, 0))
 8002556:	f7ff f89b 	bl	8001690 <get_st_biases>
 800255a:	2800      	cmp	r0, #0
 800255c:	d17f      	bne.n	800265e <mpu_run_self_test+0x152>
        if (!get_st_biases(gyro_st, accel_st, 1))
 800255e:	2201      	movs	r2, #1
 8002560:	a90e      	add	r1, sp, #56	@ 0x38
 8002562:	a80b      	add	r0, sp, #44	@ 0x2c
 8002564:	f7ff f894 	bl	8001690 <get_st_biases>
 8002568:	2800      	cmp	r0, #0
 800256a:	f040 80a9 	bne.w	80026c0 <mpu_run_self_test+0x1b4>
    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 800256e:	6868      	ldr	r0, [r5, #4]
 8002570:	2204      	movs	r2, #4
 8002572:	210d      	movs	r1, #13
 8002574:	7800      	ldrb	r0, [r0, #0]
 8002576:	ab0a      	add	r3, sp, #40	@ 0x28
 8002578:	f001 faad 	bl	8003ad6 <MPU_Read_Len>
 800257c:	4604      	mov	r4, r0
 800257e:	2800      	cmp	r0, #0
 8002580:	f000 80a6 	beq.w	80026d0 <mpu_run_self_test+0x1c4>
    int jj, result = 0;
 8002584:	2400      	movs	r4, #0
    for(jj = 0; jj < 3; jj++) {
 8002586:	46a3      	mov	fp, r4
 8002588:	ae0e      	add	r6, sp, #56	@ 0x38
 800258a:	af11      	add	r7, sp, #68	@ 0x44
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800258c:	f856 3b04 	ldr.w	r3, [r6], #4
 8002590:	f859 002b 	ldr.w	r0, [r9, fp, lsl #2]
 8002594:	1ac0      	subs	r0, r0, r3
 8002596:	2800      	cmp	r0, #0
 8002598:	bfb8      	it	lt
 800259a:	4240      	neglt	r0, r0
 800259c:	f7fe fb7e 	bl	8000c9c <__aeabi_i2f>
 80025a0:	f04f 515e 	mov.w	r1, #931135488	@ 0x37800000
 80025a4:	f7fe fbce 	bl	8000d44 <__aeabi_fmul>
        if (st_shift[jj]) {
 80025a8:	f857 3b04 	ldr.w	r3, [r7], #4
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80025ac:	4682      	mov	sl, r0
        if (st_shift[jj]) {
 80025ae:	2100      	movs	r1, #0
 80025b0:	4618      	mov	r0, r3
 80025b2:	9302      	str	r3, [sp, #8]
 80025b4:	f7fe fd5a 	bl	800106c <__aeabi_fcmpeq>
 80025b8:	2800      	cmp	r0, #0
 80025ba:	f040 80cb 	bne.w	8002754 <mpu_run_self_test+0x248>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80025be:	9b02      	ldr	r3, [sp, #8]
 80025c0:	4650      	mov	r0, sl
 80025c2:	4619      	mov	r1, r3
 80025c4:	f7fe fc72 	bl	8000eac <__aeabi_fdiv>
 80025c8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80025cc:	f7fe fab0 	bl	8000b30 <__aeabi_fsub>
            if (fabs(st_shift_var) > test.max_accel_var)
 80025d0:	4984      	ldr	r1, [pc, #528]	@ (80027e4 <mpu_run_self_test+0x2d8>)
 80025d2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
        } else if ((st_shift_cust < test.min_g) ||
 80025d6:	f7fe fd71 	bl	80010bc <__aeabi_fcmpgt>
 80025da:	b118      	cbz	r0, 80025e4 <mpu_run_self_test+0xd8>
            result |= 1 << jj;
 80025dc:	2301      	movs	r3, #1
 80025de:	fa03 f30b 	lsl.w	r3, r3, fp
 80025e2:	431c      	orrs	r4, r3
    for(jj = 0; jj < 3; jj++) {
 80025e4:	f10b 0b01 	add.w	fp, fp, #1
 80025e8:	f1bb 0f03 	cmp.w	fp, #3
 80025ec:	d1ce      	bne.n	800258c <mpu_run_self_test+0x80>
    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 80025ee:	6868      	ldr	r0, [r5, #4]
    accel_result = accel_self_test(accel, accel_st);
 80025f0:	b2e3      	uxtb	r3, r4
 80025f2:	9302      	str	r3, [sp, #8]
    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 80025f4:	465a      	mov	r2, fp
 80025f6:	210d      	movs	r1, #13
 80025f8:	7800      	ldrb	r0, [r0, #0]
 80025fa:	ab11      	add	r3, sp, #68	@ 0x44
 80025fc:	f001 fa6b 	bl	8003ad6 <MPU_Read_Len>
 8002600:	4604      	mov	r4, r0
 8002602:	2800      	cmp	r0, #0
 8002604:	f040 80e9 	bne.w	80027da <mpu_run_self_test+0x2ce>
    for (jj = 0; jj < 3; jj++) {
 8002608:	4606      	mov	r6, r0
            result |= 1 << jj;
 800260a:	f04f 0b01 	mov.w	fp, #1
    tmp[0] &= 0x1F;
 800260e:	f8bd 3044 	ldrh.w	r3, [sp, #68]	@ 0x44
    tmp[2] &= 0x1F;
 8002612:	f89d 2046 	ldrb.w	r2, [sp, #70]	@ 0x46
    tmp[0] &= 0x1F;
 8002616:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
    tmp[2] &= 0x1F;
 800261a:	f002 021f 	and.w	r2, r2, #31
    tmp[0] &= 0x1F;
 800261e:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8002622:	f8ad 3044 	strh.w	r3, [sp, #68]	@ 0x44
    tmp[2] &= 0x1F;
 8002626:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
    for (jj = 0; jj < 3; jj++) {
 800262a:	f10d 0a2c 	add.w	sl, sp, #44	@ 0x2c
 800262e:	af11      	add	r7, sp, #68	@ 0x44
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002630:	f85a 3b04 	ldr.w	r3, [sl], #4
 8002634:	f858 0026 	ldr.w	r0, [r8, r6, lsl #2]
 8002638:	1ac0      	subs	r0, r0, r3
 800263a:	2800      	cmp	r0, #0
 800263c:	bfb8      	it	lt
 800263e:	4240      	neglt	r0, r0
 8002640:	f7fe fb2c 	bl	8000c9c <__aeabi_i2f>
 8002644:	f04f 515e 	mov.w	r1, #931135488	@ 0x37800000
 8002648:	f7fe fb7c 	bl	8000d44 <__aeabi_fmul>
        if (tmp[jj]) {
 800264c:	f817 3b01 	ldrb.w	r3, [r7], #1
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002650:	4681      	mov	r9, r0
        if (tmp[jj]) {
 8002652:	2b00      	cmp	r3, #0
 8002654:	f000 80b4 	beq.w	80027c0 <mpu_run_self_test+0x2b4>
            st_shift = 3275.f / test.gyro_sens;
 8002658:	4863      	ldr	r0, [pc, #396]	@ (80027e8 <mpu_run_self_test+0x2dc>)
                st_shift *= 1.046f;
 800265a:	4964      	ldr	r1, [pc, #400]	@ (80027ec <mpu_run_self_test+0x2e0>)
 800265c:	e08a      	b.n	8002774 <mpu_run_self_test+0x268>
        if (!get_st_biases(gyro, accel, 0))
 800265e:	2200      	movs	r2, #0
 8002660:	4649      	mov	r1, r9
 8002662:	4640      	mov	r0, r8
 8002664:	f7ff f814 	bl	8001690 <get_st_biases>
 8002668:	2800      	cmp	r0, #0
 800266a:	f43f af78 	beq.w	800255e <mpu_run_self_test+0x52>
        result = 0;
 800266e:	2400      	movs	r4, #0
    st.chip_cfg.sample_rate = 0xFFFF;
 8002670:	f64f 73ff 	movw	r3, #65535	@ 0xffff
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8002674:	2601      	movs	r6, #1
    st.chip_cfg.sample_rate = 0xFFFF;
 8002676:	81eb      	strh	r3, [r5, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8002678:	742b      	strb	r3, [r5, #16]
    st.chip_cfg.gyro_fsr = 0xFF;
 800267a:	f04f 33ff 	mov.w	r3, #4294967295
    mpu_set_gyro_fsr(gyro_fsr);
 800267e:	f8bd 001e 	ldrh.w	r0, [sp, #30]
    st.chip_cfg.gyro_fsr = 0xFF;
 8002682:	60ab      	str	r3, [r5, #8]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8002684:	732e      	strb	r6, [r5, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8002686:	f7ff fa9b 	bl	8001bc0 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800268a:	f89d 001d 	ldrb.w	r0, [sp, #29]
 800268e:	f7ff fae7 	bl	8001c60 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8002692:	f8bd 0022 	ldrh.w	r0, [sp, #34]	@ 0x22
 8002696:	f7ff fb31 	bl	8001cfc <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800269a:	f8bd 0020 	ldrh.w	r0, [sp, #32]
 800269e:	f7ff fd1b 	bl	80020d8 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 80026a2:	9801      	ldr	r0, [sp, #4]
 80026a4:	f7ff fd58 	bl	8002158 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 80026a8:	9803      	ldr	r0, [sp, #12]
 80026aa:	f7ff fba9 	bl	8001e00 <mpu_configure_fifo>
    if (dmp_was_on)
 80026ae:	9b00      	ldr	r3, [sp, #0]
 80026b0:	b113      	cbz	r3, 80026b8 <mpu_run_self_test+0x1ac>
        mpu_set_dmp_state(1);
 80026b2:	4630      	mov	r0, r6
 80026b4:	f7ff feec 	bl	8002490 <mpu_set_dmp_state>
}
 80026b8:	4620      	mov	r0, r4
 80026ba:	b015      	add	sp, #84	@ 0x54
 80026bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (!get_st_biases(gyro_st, accel_st, 1))
 80026c0:	2201      	movs	r2, #1
 80026c2:	a90e      	add	r1, sp, #56	@ 0x38
 80026c4:	a80b      	add	r0, sp, #44	@ 0x2c
 80026c6:	f7fe ffe3 	bl	8001690 <get_st_biases>
 80026ca:	2800      	cmp	r0, #0
 80026cc:	d1cf      	bne.n	800266e <mpu_run_self_test+0x162>
 80026ce:	e74e      	b.n	800256e <mpu_run_self_test+0x62>
    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 80026d0:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 80026d4:	f89d 202b 	ldrb.w	r2, [sp, #43]	@ 0x2b
 80026d8:	10db      	asrs	r3, r3, #3
 80026da:	f3c2 1101 	ubfx	r1, r2, #4, #2
 80026de:	f003 031c 	and.w	r3, r3, #28
 80026e2:	430b      	orrs	r3, r1
 80026e4:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 80026e8:	f89d 3029 	ldrb.w	r3, [sp, #41]	@ 0x29
 80026ec:	f3c2 0181 	ubfx	r1, r2, #2, #2
 80026f0:	10db      	asrs	r3, r3, #3
 80026f2:	f003 031c 	and.w	r3, r3, #28
 80026f6:	430b      	orrs	r3, r1
 80026f8:	f88d 3025 	strb.w	r3, [sp, #37]	@ 0x25
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80026fc:	f89d 302a 	ldrb.w	r3, [sp, #42]	@ 0x2a
 8002700:	f002 0203 	and.w	r2, r2, #3
 8002704:	10db      	asrs	r3, r3, #3
 8002706:	f003 031c 	and.w	r3, r3, #28
 800270a:	4313      	orrs	r3, r2
 800270c:	f88d 3026 	strb.w	r3, [sp, #38]	@ 0x26
            st_shift[ii] = 0.f;
 8002710:	2300      	movs	r3, #0
 8002712:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 80027f0 <mpu_run_self_test+0x2e4>
            st_shift[ii] *= 1.034f;
 8002716:	4937      	ldr	r1, [pc, #220]	@ (80027f4 <mpu_run_self_test+0x2e8>)
 8002718:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 800271c:	af11      	add	r7, sp, #68	@ 0x44
        if (!shift_code[ii]) {
 800271e:	f81a 6b01 	ldrb.w	r6, [sl], #1
 8002722:	b9ae      	cbnz	r6, 8002750 <mpu_run_self_test+0x244>
            st_shift[ii] = 0.f;
 8002724:	603b      	str	r3, [r7, #0]
    for (ii = 0; ii < 3; ii++) {
 8002726:	3401      	adds	r4, #1
 8002728:	b2e4      	uxtb	r4, r4
 800272a:	2c03      	cmp	r4, #3
 800272c:	f107 0704 	add.w	r7, r7, #4
 8002730:	d1f5      	bne.n	800271e <mpu_run_self_test+0x212>
 8002732:	e727      	b.n	8002584 <mpu_run_self_test+0x78>
 8002734:	9304      	str	r3, [sp, #16]
            st_shift[ii] *= 1.034f;
 8002736:	9102      	str	r1, [sp, #8]
 8002738:	f7fe fb04 	bl	8000d44 <__aeabi_fmul>
 800273c:	9902      	ldr	r1, [sp, #8]
 800273e:	9b04      	ldr	r3, [sp, #16]
        while (--shift_code[ii])
 8002740:	3e01      	subs	r6, #1
 8002742:	f016 06ff 	ands.w	r6, r6, #255	@ 0xff
        st_shift[ii] = 0.34f;
 8002746:	6038      	str	r0, [r7, #0]
        while (--shift_code[ii])
 8002748:	d1f4      	bne.n	8002734 <mpu_run_self_test+0x228>
 800274a:	f80a 6c01 	strb.w	r6, [sl, #-1]
 800274e:	e7ea      	b.n	8002726 <mpu_run_self_test+0x21a>
 8002750:	4658      	mov	r0, fp
 8002752:	e7f5      	b.n	8002740 <mpu_run_self_test+0x234>
        } else if ((st_shift_cust < test.min_g) ||
 8002754:	4650      	mov	r0, sl
 8002756:	4928      	ldr	r1, [pc, #160]	@ (80027f8 <mpu_run_self_test+0x2ec>)
 8002758:	f7fe fc92 	bl	8001080 <__aeabi_fcmplt>
 800275c:	2800      	cmp	r0, #0
 800275e:	f47f af3d 	bne.w	80025dc <mpu_run_self_test+0xd0>
 8002762:	4650      	mov	r0, sl
 8002764:	4925      	ldr	r1, [pc, #148]	@ (80027fc <mpu_run_self_test+0x2f0>)
 8002766:	e736      	b.n	80025d6 <mpu_run_self_test+0xca>
                st_shift *= 1.046f;
 8002768:	e9cd 1304 	strd	r1, r3, [sp, #16]
 800276c:	f7fe faea 	bl	8000d44 <__aeabi_fmul>
 8002770:	e9dd 1304 	ldrd	r1, r3, [sp, #16]
            while (--tmp[jj])
 8002774:	3b01      	subs	r3, #1
 8002776:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 800277a:	d1f5      	bne.n	8002768 <mpu_run_self_test+0x25c>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 800277c:	4601      	mov	r1, r0
 800277e:	f807 3c01 	strb.w	r3, [r7, #-1]
 8002782:	4648      	mov	r0, r9
 8002784:	f7fe fb92 	bl	8000eac <__aeabi_fdiv>
 8002788:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800278c:	f7fe f9d0 	bl	8000b30 <__aeabi_fsub>
            if (fabs(st_shift_var) > test.max_gyro_var)
 8002790:	4914      	ldr	r1, [pc, #80]	@ (80027e4 <mpu_run_self_test+0x2d8>)
 8002792:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002796:	f7fe fc91 	bl	80010bc <__aeabi_fcmpgt>
 800279a:	b110      	cbz	r0, 80027a2 <mpu_run_self_test+0x296>
                result |= 1 << jj;
 800279c:	2301      	movs	r3, #1
 800279e:	40b3      	lsls	r3, r6
            result |= 1 << jj;
 80027a0:	431c      	orrs	r4, r3
    for (jj = 0; jj < 3; jj++) {
 80027a2:	3601      	adds	r6, #1
 80027a4:	2e03      	cmp	r6, #3
 80027a6:	f47f af43 	bne.w	8002630 <mpu_run_self_test+0x124>
    if (!gyro_result)
 80027aa:	b2e4      	uxtb	r4, r4
 80027ac:	fab4 f484 	clz	r4, r4
 80027b0:	0964      	lsrs	r4, r4, #5
    if (!accel_result)
 80027b2:	9b02      	ldr	r3, [sp, #8]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f47f af5b 	bne.w	8002670 <mpu_run_self_test+0x164>
        result |= 0x02;
 80027ba:	f044 0402 	orr.w	r4, r4, #2
 80027be:	e757      	b.n	8002670 <mpu_run_self_test+0x164>
        } else if ((st_shift_cust < test.min_dps) ||
 80027c0:	490f      	ldr	r1, [pc, #60]	@ (8002800 <mpu_run_self_test+0x2f4>)
 80027c2:	f7fe fc5d 	bl	8001080 <__aeabi_fcmplt>
 80027c6:	b928      	cbnz	r0, 80027d4 <mpu_run_self_test+0x2c8>
 80027c8:	4648      	mov	r0, r9
 80027ca:	490e      	ldr	r1, [pc, #56]	@ (8002804 <mpu_run_self_test+0x2f8>)
 80027cc:	f7fe fc76 	bl	80010bc <__aeabi_fcmpgt>
 80027d0:	2800      	cmp	r0, #0
 80027d2:	d0e6      	beq.n	80027a2 <mpu_run_self_test+0x296>
            result |= 1 << jj;
 80027d4:	fa0b f306 	lsl.w	r3, fp, r6
 80027d8:	e7e2      	b.n	80027a0 <mpu_run_self_test+0x294>
    result = 0;
 80027da:	2400      	movs	r4, #0
 80027dc:	e7e9      	b.n	80027b2 <mpu_run_self_test+0x2a6>
 80027de:	bf00      	nop
 80027e0:	2000000c 	.word	0x2000000c
 80027e4:	3e0f5c29 	.word	0x3e0f5c29
 80027e8:	41c80000 	.word	0x41c80000
 80027ec:	3f85e354 	.word	0x3f85e354
 80027f0:	3eae147b 	.word	0x3eae147b
 80027f4:	3f845a1d 	.word	0x3f845a1d
 80027f8:	3e99999a 	.word	0x3e99999a
 80027fc:	3f733333 	.word	0x3f733333
 8002800:	41200000 	.word	0x41200000
 8002804:	42d20000 	.word	0x42d20000

08002808 <run_self_test>:
                                         };
//MPU6050
//:0,
//    ,
uint8_t run_self_test(void)
{
 8002808:	b510      	push	{r4, lr}
 800280a:	b088      	sub	sp, #32
    int result;
    //char test_packet[4] = {0};
    long gyro[3], accel[3];
    result = mpu_run_self_test(gyro, accel);
 800280c:	a905      	add	r1, sp, #20
 800280e:	a802      	add	r0, sp, #8
 8002810:	f7ff fe7c 	bl	800250c <mpu_run_self_test>
    if (result == 0x3)
 8002814:	2803      	cmp	r0, #3
 8002816:	d136      	bne.n	8002886 <run_self_test+0x7e>
        /* Test passed. We can trust the gyro data here, so let's push it down
        * to the DMP.
        */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8002818:	a801      	add	r0, sp, #4
 800281a:	f7ff fab1 	bl	8001d80 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 800281e:	9c01      	ldr	r4, [sp, #4]
 8002820:	9802      	ldr	r0, [sp, #8]
 8002822:	f7fe fa3b 	bl	8000c9c <__aeabi_i2f>
 8002826:	4621      	mov	r1, r4
 8002828:	f7fe fa8c 	bl	8000d44 <__aeabi_fmul>
 800282c:	f7fe fc50 	bl	80010d0 <__aeabi_f2iz>
 8002830:	9002      	str	r0, [sp, #8]
        gyro[1] = (long)(gyro[1] * sens);
 8002832:	9803      	ldr	r0, [sp, #12]
 8002834:	f7fe fa32 	bl	8000c9c <__aeabi_i2f>
 8002838:	4621      	mov	r1, r4
 800283a:	f7fe fa83 	bl	8000d44 <__aeabi_fmul>
 800283e:	f7fe fc47 	bl	80010d0 <__aeabi_f2iz>
 8002842:	9003      	str	r0, [sp, #12]
        gyro[2] = (long)(gyro[2] * sens);
 8002844:	9804      	ldr	r0, [sp, #16]
 8002846:	f7fe fa29 	bl	8000c9c <__aeabi_i2f>
 800284a:	4621      	mov	r1, r4
 800284c:	f7fe fa7a 	bl	8000d44 <__aeabi_fmul>
 8002850:	f7fe fc3e 	bl	80010d0 <__aeabi_f2iz>
 8002854:	9004      	str	r0, [sp, #16]
        dmp_set_gyro_bias(gyro);
 8002856:	a802      	add	r0, sp, #8
 8002858:	f000 fa34 	bl	8002cc4 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 800285c:	f10d 0002 	add.w	r0, sp, #2
 8002860:	f7ff faae 	bl	8001dc0 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 8002864:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8002868:	9b05      	ldr	r3, [sp, #20]
        accel[1] *= accel_sens;
        accel[2] *= accel_sens;
        dmp_set_accel_bias(accel);
 800286a:	a805      	add	r0, sp, #20
        accel[0] *= accel_sens;
 800286c:	4353      	muls	r3, r2
 800286e:	9305      	str	r3, [sp, #20]
        accel[1] *= accel_sens;
 8002870:	9b06      	ldr	r3, [sp, #24]
 8002872:	4353      	muls	r3, r2
 8002874:	9306      	str	r3, [sp, #24]
        accel[2] *= accel_sens;
 8002876:	9b07      	ldr	r3, [sp, #28]
 8002878:	4353      	muls	r3, r2
 800287a:	9307      	str	r3, [sp, #28]
        dmp_set_accel_bias(accel);
 800287c:	f000 fa6e 	bl	8002d5c <dmp_set_accel_bias>
        return 0;
 8002880:	2000      	movs	r0, #0
    } else return 1;
}
 8002882:	b008      	add	sp, #32
 8002884:	bd10      	pop	{r4, pc}
    } else return 1;
 8002886:	2001      	movs	r0, #1
 8002888:	e7fb      	b.n	8002882 <run_self_test+0x7a>

0800288a <inv_row_2_scale>:
//
unsigned short inv_row_2_scale(const signed char *row)
{
    unsigned short b;

    if (row[0] > 0)
 800288a:	f990 3000 	ldrsb.w	r3, [r0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	dc0c      	bgt.n	80028ac <inv_row_2_scale+0x22>
        b = 0;
    else if (row[0] < 0)
 8002892:	d10d      	bne.n	80028b0 <inv_row_2_scale+0x26>
        b = 4;
    else if (row[1] > 0)
 8002894:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8002898:	2b00      	cmp	r3, #0
 800289a:	dc0b      	bgt.n	80028b4 <inv_row_2_scale+0x2a>
        b = 1;
    else if (row[1] < 0)
 800289c:	d10c      	bne.n	80028b8 <inv_row_2_scale+0x2e>
        b = 5;
    else if (row[2] > 0)
 800289e:	f990 3002 	ldrsb.w	r3, [r0, #2]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	dc0a      	bgt.n	80028bc <inv_row_2_scale+0x32>
        b = 2;
    else if (row[2] < 0)
 80028a6:	d00b      	beq.n	80028c0 <inv_row_2_scale+0x36>
        b = 6;
 80028a8:	2006      	movs	r0, #6
 80028aa:	4770      	bx	lr
        b = 0;
 80028ac:	2000      	movs	r0, #0
 80028ae:	4770      	bx	lr
        b = 4;
 80028b0:	2004      	movs	r0, #4
 80028b2:	4770      	bx	lr
        b = 1;
 80028b4:	2001      	movs	r0, #1
 80028b6:	4770      	bx	lr
        b = 5;
 80028b8:	2005      	movs	r0, #5
 80028ba:	4770      	bx	lr
        b = 2;
 80028bc:	2002      	movs	r0, #2
 80028be:	4770      	bx	lr
    else
        b = 7;      // error
 80028c0:	2007      	movs	r0, #7
    return b;
}
 80028c2:	4770      	bx	lr

080028c4 <inv_orientation_matrix_to_scalar>:
{
 80028c4:	b510      	push	{r4, lr}
 80028c6:	4601      	mov	r1, r0
    scalar = inv_row_2_scale(mtx);
 80028c8:	f7ff ffdf 	bl	800288a <inv_row_2_scale>
 80028cc:	4602      	mov	r2, r0
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 80028ce:	1cc8      	adds	r0, r1, #3
 80028d0:	f7ff ffdb 	bl	800288a <inv_row_2_scale>
 80028d4:	4604      	mov	r4, r0
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 80028d6:	1d88      	adds	r0, r1, #6
 80028d8:	f7ff ffd7 	bl	800288a <inv_row_2_scale>
 80028dc:	0183      	lsls	r3, r0, #6
 80028de:	ea43 00c4 	orr.w	r0, r3, r4, lsl #3
 80028e2:	4310      	orrs	r0, r2
}
 80028e4:	b280      	uxth	r0, r0
 80028e6:	bd10      	pop	{r4, pc}

080028e8 <mget_ms>:
//,.
void mget_ms(unsigned long *time)
{

}
 80028e8:	4770      	bx	lr
	...

080028ec <mpu_dmp_init>:
//mpu6050,dmp
//:0,
//    ,
uint8_t mpu_dmp_init(void)
{
 80028ec:	b508      	push	{r3, lr}
    uint8_t res=0;
    MPU_IIC_Init(); 	//IIC
 80028ee:	f7fe feab 	bl	8001648 <IIC_GPIO_Init>
    if(mpu_init()==0)	//MPU6050
 80028f2:	f7ff fc91 	bl	8002218 <mpu_init>
 80028f6:	bb78      	cbnz	r0, 8002958 <mpu_dmp_init+0x6c>
    {
        res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL);//
 80028f8:	2078      	movs	r0, #120	@ 0x78
 80028fa:	f7ff fc2d 	bl	8002158 <mpu_set_sensors>
        if(res)return 1;
 80028fe:	b2c0      	uxtb	r0, r0
 8002900:	bb60      	cbnz	r0, 800295c <mpu_dmp_init+0x70>
        res=mpu_configure_fifo(INV_XYZ_GYRO|INV_XYZ_ACCEL);//FIFO
 8002902:	2078      	movs	r0, #120	@ 0x78
 8002904:	f7ff fa7c 	bl	8001e00 <mpu_configure_fifo>
        if(res)return 2;
 8002908:	b2c0      	uxtb	r0, r0
 800290a:	bb48      	cbnz	r0, 8002960 <mpu_dmp_init+0x74>
        res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 800290c:	2064      	movs	r0, #100	@ 0x64
 800290e:	f7ff fbe3 	bl	80020d8 <mpu_set_sample_rate>
        if(res)return 3;
 8002912:	b2c0      	uxtb	r0, r0
 8002914:	bb30      	cbnz	r0, 8002964 <mpu_dmp_init+0x78>
        res=dmp_load_motion_driver_firmware();		//dmp
 8002916:	f000 f92b 	bl	8002b70 <dmp_load_motion_driver_firmware>
        if(res)return 4;
 800291a:	b2c0      	uxtb	r0, r0
 800291c:	bb20      	cbnz	r0, 8002968 <mpu_dmp_init+0x7c>
        res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 800291e:	4817      	ldr	r0, [pc, #92]	@ (800297c <mpu_dmp_init+0x90>)
 8002920:	f7ff ffd0 	bl	80028c4 <inv_orientation_matrix_to_scalar>
 8002924:	f000 f92e 	bl	8002b84 <dmp_set_orientation>
        if(res)return 5;
 8002928:	b2c0      	uxtb	r0, r0
 800292a:	b9f8      	cbnz	r0, 800296c <mpu_dmp_init+0x80>
        res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 800292c:	f240 1073 	movw	r0, #371	@ 0x173
 8002930:	f000 fbf6 	bl	8003120 <dmp_enable_feature>
                               DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
                               DMP_FEATURE_GYRO_CAL);
        if(res)return 6;
 8002934:	b2c0      	uxtb	r0, r0
 8002936:	b9d8      	cbnz	r0, 8002970 <mpu_dmp_init+0x84>
        res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 8002938:	2064      	movs	r0, #100	@ 0x64
 800293a:	f000 fa5b 	bl	8002df4 <dmp_set_fifo_rate>
        if(res)return 7;
 800293e:	b2c0      	uxtb	r0, r0
 8002940:	b9c0      	cbnz	r0, 8002974 <mpu_dmp_init+0x88>
        res=run_self_test();		//
 8002942:	f7ff ff61 	bl	8002808 <run_self_test>
        if(res)return 8;
 8002946:	b9b8      	cbnz	r0, 8002978 <mpu_dmp_init+0x8c>
        res=mpu_set_dmp_state(1);	//DMP
 8002948:	2001      	movs	r0, #1
 800294a:	f7ff fda1 	bl	8002490 <mpu_set_dmp_state>
        if(res)return 9;
 800294e:	f010 00ff 	ands.w	r0, r0, #255	@ 0xff
 8002952:	bf18      	it	ne
 8002954:	2009      	movne	r0, #9
    } else return 10;
    return 0;
}
 8002956:	bd08      	pop	{r3, pc}
    } else return 10;
 8002958:	200a      	movs	r0, #10
 800295a:	e7fc      	b.n	8002956 <mpu_dmp_init+0x6a>
        if(res)return 1;
 800295c:	2001      	movs	r0, #1
 800295e:	e7fa      	b.n	8002956 <mpu_dmp_init+0x6a>
        if(res)return 2;
 8002960:	2002      	movs	r0, #2
 8002962:	e7f8      	b.n	8002956 <mpu_dmp_init+0x6a>
        if(res)return 3;
 8002964:	2003      	movs	r0, #3
 8002966:	e7f6      	b.n	8002956 <mpu_dmp_init+0x6a>
        if(res)return 4;
 8002968:	2004      	movs	r0, #4
 800296a:	e7f4      	b.n	8002956 <mpu_dmp_init+0x6a>
        if(res)return 5;
 800296c:	2005      	movs	r0, #5
 800296e:	e7f2      	b.n	8002956 <mpu_dmp_init+0x6a>
        if(res)return 6;
 8002970:	2006      	movs	r0, #6
 8002972:	e7f0      	b.n	8002956 <mpu_dmp_init+0x6a>
        if(res)return 7;
 8002974:	2007      	movs	r0, #7
 8002976:	e7ee      	b.n	8002956 <mpu_dmp_init+0x6a>
        if(res)return 8;
 8002978:	2008      	movs	r0, #8
 800297a:	e7ec      	b.n	8002956 <mpu_dmp_init+0x6a>
 800297c:	20000000 	.word	0x20000000

08002980 <mpu_dmp_get_data>:
//roll:  :0.1   :-180.0<---> +180.0
//yaw:   :0.1   :-180.0<---> +180.0
//:0,
//    ,
uint8_t mpu_dmp_get_data(float *pitch,float *roll,float *yaw)
{
 8002980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002984:	b091      	sub	sp, #68	@ 0x44
    float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
    unsigned long sensor_timestamp;
    short gyro[3], accel[3], sensors;
    unsigned char more;
    long quat[4];
    if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;
 8002986:	f10d 0319 	add.w	r3, sp, #25
 800298a:	9301      	str	r3, [sp, #4]
 800298c:	f10d 031a 	add.w	r3, sp, #26
{
 8002990:	e9cd 1204 	strd	r1, r2, [sp, #16]
    if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;
 8002994:	9300      	str	r3, [sp, #0]
{
 8002996:	4683      	mov	fp, r0
    if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;
 8002998:	ab07      	add	r3, sp, #28
 800299a:	aa0c      	add	r2, sp, #48	@ 0x30
 800299c:	a90a      	add	r1, sp, #40	@ 0x28
 800299e:	a808      	add	r0, sp, #32
 80029a0:	f000 fc98 	bl	80032d4 <dmp_read_fifo>
 80029a4:	4682      	mov	sl, r0
 80029a6:	2800      	cmp	r0, #0
 80029a8:	f040 80c6 	bne.w	8002b38 <mpu_dmp_get_data+0x1b8>
    if (sensors & INV_XYZ_ACCEL)
    send_packet(PACKET_TYPE_ACCEL, accel); */
    /* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
     * The orientation is set by the scalar passed to dmp_set_orientation during initialization.
    **/
    if(sensors&INV_WXYZ_QUAT)
 80029ac:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 80029b0:	05db      	lsls	r3, r3, #23
 80029b2:	f140 80c3 	bpl.w	8002b3c <mpu_dmp_get_data+0x1bc>
    {
        q0 = quat[0] / q30;	//q30
 80029b6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80029b8:	f7fe f970 	bl	8000c9c <__aeabi_i2f>
 80029bc:	f04f 5142 	mov.w	r1, #813694976	@ 0x30800000
 80029c0:	f7fe f9c0 	bl	8000d44 <__aeabi_fmul>
 80029c4:	4606      	mov	r6, r0
        q1 = quat[1] / q30;
 80029c6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80029c8:	f7fe f968 	bl	8000c9c <__aeabi_i2f>
 80029cc:	f04f 5142 	mov.w	r1, #813694976	@ 0x30800000
 80029d0:	f7fe f9b8 	bl	8000d44 <__aeabi_fmul>
 80029d4:	4605      	mov	r5, r0
        q2 = quat[2] / q30;
 80029d6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80029d8:	f7fe f960 	bl	8000c9c <__aeabi_i2f>
 80029dc:	f04f 5142 	mov.w	r1, #813694976	@ 0x30800000
 80029e0:	f7fe f9b0 	bl	8000d44 <__aeabi_fmul>
 80029e4:	4604      	mov	r4, r0
        q3 = quat[3] / q30;
 80029e6:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80029e8:	f7fe f958 	bl	8000c9c <__aeabi_i2f>
 80029ec:	f04f 5142 	mov.w	r1, #813694976	@ 0x30800000
 80029f0:	f7fe f9a8 	bl	8000d44 <__aeabi_fmul>
        ////
        *pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 80029f4:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
        q3 = quat[3] / q30;
 80029f8:	4607      	mov	r7, r0
        *pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 80029fa:	4628      	mov	r0, r5
 80029fc:	f7fe f9a2 	bl	8000d44 <__aeabi_fmul>
 8002a00:	4631      	mov	r1, r6
 8002a02:	4680      	mov	r8, r0
 8002a04:	4630      	mov	r0, r6
 8002a06:	f7fe f895 	bl	8000b34 <__addsf3>
 8002a0a:	4639      	mov	r1, r7
 8002a0c:	9003      	str	r0, [sp, #12]
 8002a0e:	4640      	mov	r0, r8
 8002a10:	f7fe f998 	bl	8000d44 <__aeabi_fmul>
 8002a14:	4621      	mov	r1, r4
 8002a16:	4681      	mov	r9, r0
 8002a18:	9803      	ldr	r0, [sp, #12]
 8002a1a:	f7fe f993 	bl	8000d44 <__aeabi_fmul>
 8002a1e:	4601      	mov	r1, r0
 8002a20:	4648      	mov	r0, r9
 8002a22:	f7fe f887 	bl	8000b34 <__addsf3>
 8002a26:	f7fd fcff 	bl	8000428 <__aeabi_f2d>
 8002a2a:	f006 ffef 	bl	8009a0c <asin>
 8002a2e:	a344      	add	r3, pc, #272	@ (adr r3, 8002b40 <mpu_dmp_get_data+0x1c0>)
 8002a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a34:	f7fd fd50 	bl	80004d8 <__aeabi_dmul>
 8002a38:	f7fe f826 	bl	8000a88 <__aeabi_d2f>
        *roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 8002a3c:	4621      	mov	r1, r4
        *pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 8002a3e:	f8cb 0000 	str.w	r0, [fp]
        *roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 8002a42:	4620      	mov	r0, r4
 8002a44:	f7fe f876 	bl	8000b34 <__addsf3>
 8002a48:	4629      	mov	r1, r5
 8002a4a:	4683      	mov	fp, r0
 8002a4c:	4640      	mov	r0, r8
 8002a4e:	f7fe f979 	bl	8000d44 <__aeabi_fmul>
 8002a52:	4621      	mov	r1, r4
 8002a54:	4680      	mov	r8, r0
 8002a56:	4658      	mov	r0, fp
 8002a58:	f7fe f974 	bl	8000d44 <__aeabi_fmul>
 8002a5c:	4601      	mov	r1, r0
 8002a5e:	4640      	mov	r0, r8
 8002a60:	f7fe f866 	bl	8000b30 <__aeabi_fsub>
 8002a64:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002a68:	f7fe f864 	bl	8000b34 <__addsf3>
 8002a6c:	f7fd fcdc 	bl	8000428 <__aeabi_f2d>
 8002a70:	4680      	mov	r8, r0
 8002a72:	4689      	mov	r9, r1
 8002a74:	4658      	mov	r0, fp
 8002a76:	4639      	mov	r1, r7
 8002a78:	f7fe f964 	bl	8000d44 <__aeabi_fmul>
 8002a7c:	4629      	mov	r1, r5
 8002a7e:	4683      	mov	fp, r0
 8002a80:	9803      	ldr	r0, [sp, #12]
 8002a82:	f7fe f95f 	bl	8000d44 <__aeabi_fmul>
 8002a86:	4601      	mov	r1, r0
 8002a88:	4658      	mov	r0, fp
 8002a8a:	f7fe f853 	bl	8000b34 <__addsf3>
 8002a8e:	f7fd fccb 	bl	8000428 <__aeabi_f2d>
 8002a92:	4642      	mov	r2, r8
 8002a94:	464b      	mov	r3, r9
 8002a96:	f006 ffe1 	bl	8009a5c <atan2>
 8002a9a:	a329      	add	r3, pc, #164	@ (adr r3, 8002b40 <mpu_dmp_get_data+0x1c0>)
 8002a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa0:	f7fd fd1a 	bl	80004d8 <__aeabi_dmul>
 8002aa4:	f7fd fff0 	bl	8000a88 <__aeabi_d2f>
 8002aa8:	9b04      	ldr	r3, [sp, #16]
        *yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8002aaa:	4631      	mov	r1, r6
        *roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 8002aac:	6018      	str	r0, [r3, #0]
        *yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8002aae:	4630      	mov	r0, r6
 8002ab0:	f7fe f948 	bl	8000d44 <__aeabi_fmul>
 8002ab4:	4629      	mov	r1, r5
 8002ab6:	4680      	mov	r8, r0
 8002ab8:	4628      	mov	r0, r5
 8002aba:	f7fe f943 	bl	8000d44 <__aeabi_fmul>
 8002abe:	4601      	mov	r1, r0
 8002ac0:	4640      	mov	r0, r8
 8002ac2:	f7fe f837 	bl	8000b34 <__addsf3>
 8002ac6:	4621      	mov	r1, r4
 8002ac8:	4680      	mov	r8, r0
 8002aca:	4620      	mov	r0, r4
 8002acc:	f7fe f93a 	bl	8000d44 <__aeabi_fmul>
 8002ad0:	4601      	mov	r1, r0
 8002ad2:	4640      	mov	r0, r8
 8002ad4:	f7fe f82c 	bl	8000b30 <__aeabi_fsub>
 8002ad8:	4639      	mov	r1, r7
 8002ada:	4680      	mov	r8, r0
 8002adc:	4638      	mov	r0, r7
 8002ade:	f7fe f931 	bl	8000d44 <__aeabi_fmul>
 8002ae2:	4601      	mov	r1, r0
 8002ae4:	4640      	mov	r0, r8
 8002ae6:	f7fe f823 	bl	8000b30 <__aeabi_fsub>
 8002aea:	f7fd fc9d 	bl	8000428 <__aeabi_f2d>
 8002aee:	4680      	mov	r8, r0
 8002af0:	4689      	mov	r9, r1
 8002af2:	4628      	mov	r0, r5
 8002af4:	4621      	mov	r1, r4
 8002af6:	f7fe f925 	bl	8000d44 <__aeabi_fmul>
 8002afa:	4639      	mov	r1, r7
 8002afc:	4604      	mov	r4, r0
 8002afe:	4630      	mov	r0, r6
 8002b00:	f7fe f920 	bl	8000d44 <__aeabi_fmul>
 8002b04:	4601      	mov	r1, r0
 8002b06:	4620      	mov	r0, r4
 8002b08:	f7fe f814 	bl	8000b34 <__addsf3>
 8002b0c:	4601      	mov	r1, r0
 8002b0e:	f7fe f811 	bl	8000b34 <__addsf3>
 8002b12:	f7fd fc89 	bl	8000428 <__aeabi_f2d>
 8002b16:	4642      	mov	r2, r8
 8002b18:	464b      	mov	r3, r9
 8002b1a:	f006 ff9f 	bl	8009a5c <atan2>
 8002b1e:	a308      	add	r3, pc, #32	@ (adr r3, 8002b40 <mpu_dmp_get_data+0x1c0>)
 8002b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b24:	f7fd fcd8 	bl	80004d8 <__aeabi_dmul>
 8002b28:	f7fd ffae 	bl	8000a88 <__aeabi_d2f>
 8002b2c:	9b05      	ldr	r3, [sp, #20]
 8002b2e:	6018      	str	r0, [r3, #0]
    } else return 2;
    return 0;
 8002b30:	4650      	mov	r0, sl
}
 8002b32:	b011      	add	sp, #68	@ 0x44
 8002b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;
 8002b38:	2001      	movs	r0, #1
 8002b3a:	e7fa      	b.n	8002b32 <mpu_dmp_get_data+0x1b2>
    } else return 2;
 8002b3c:	2002      	movs	r0, #2
 8002b3e:	e7f8      	b.n	8002b32 <mpu_dmp_get_data+0x1b2>
 8002b40:	66666666 	.word	0x66666666
 8002b44:	404ca666 	.word	0x404ca666

08002b48 <dmp_enable_gyro_cal.part.0>:
 *  called with @e DMP_FEATURE_SEND_CAL_GYRO, the biases will also be
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
 8002b48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
    if (enable) {
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8002b4a:	4a08      	ldr	r2, [pc, #32]	@ (8002b6c <dmp_enable_gyro_cal.part.0+0x24>)
 8002b4c:	ab01      	add	r3, sp, #4
 8002b4e:	6810      	ldr	r0, [r2, #0]
 8002b50:	6851      	ldr	r1, [r2, #4]
 8002b52:	7a12      	ldrb	r2, [r2, #8]
 8002b54:	c303      	stmia	r3!, {r0, r1}
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8002b56:	2109      	movs	r1, #9
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8002b58:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8002b5a:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8002b5e:	aa01      	add	r2, sp, #4
 8002b60:	f7ff fbec 	bl	800233c <mpu_write_mem>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
    }
}
 8002b64:	b005      	add	sp, #20
 8002b66:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b6a:	bf00      	nop
 8002b6c:	0800a54f 	.word	0x0800a54f

08002b70 <dmp_load_motion_driver_firmware>:
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8002b70:	23c8      	movs	r3, #200	@ 0xc8
 8002b72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b76:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8002b7a:	4901      	ldr	r1, [pc, #4]	@ (8002b80 <dmp_load_motion_driver_firmware+0x10>)
 8002b7c:	f7ff bc3a 	b.w	80023f4 <mpu_load_firmware>
 8002b80:	0800a580 	.word	0x0800a580

08002b84 <dmp_set_orientation>:
{
 8002b84:	b510      	push	{r4, lr}
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8002b86:	4b4a      	ldr	r3, [pc, #296]	@ (8002cb0 <dmp_set_orientation+0x12c>)
{
 8002b88:	b086      	sub	sp, #24
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8002b8a:	881a      	ldrh	r2, [r3, #0]
 8002b8c:	789b      	ldrb	r3, [r3, #2]
 8002b8e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8002b92:	f88d 300a 	strb.w	r3, [sp, #10]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8002b96:	4b47      	ldr	r3, [pc, #284]	@ (8002cb4 <dmp_set_orientation+0x130>)
    gyro_regs[0] = gyro_axes[orient & 3];
 8002b98:	f000 0103 	and.w	r1, r0, #3
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8002b9c:	881a      	ldrh	r2, [r3, #0]
 8002b9e:	789b      	ldrb	r3, [r3, #2]
 8002ba0:	f8ad 200c 	strh.w	r2, [sp, #12]
 8002ba4:	f88d 300e 	strb.w	r3, [sp, #14]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8002ba8:	4b43      	ldr	r3, [pc, #268]	@ (8002cb8 <dmp_set_orientation+0x134>)
{
 8002baa:	4604      	mov	r4, r0
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8002bac:	881a      	ldrh	r2, [r3, #0]
 8002bae:	789b      	ldrb	r3, [r3, #2]
 8002bb0:	f8ad 2010 	strh.w	r2, [sp, #16]
 8002bb4:	f88d 3012 	strb.w	r3, [sp, #18]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8002bb8:	4b40      	ldr	r3, [pc, #256]	@ (8002cbc <dmp_set_orientation+0x138>)
 8002bba:	881a      	ldrh	r2, [r3, #0]
 8002bbc:	789b      	ldrb	r3, [r3, #2]
 8002bbe:	f8ad 2014 	strh.w	r2, [sp, #20]
 8002bc2:	f88d 3016 	strb.w	r3, [sp, #22]
    gyro_regs[0] = gyro_axes[orient & 3];
 8002bc6:	f101 0318 	add.w	r3, r1, #24
 8002bca:	eb0d 0103 	add.w	r1, sp, r3
 8002bce:	f811 3c10 	ldrb.w	r3, [r1, #-16]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8002bd2:	f3c0 02c1 	ubfx	r2, r0, #3, #2
    gyro_regs[0] = gyro_axes[orient & 3];
 8002bd6:	f88d 3000 	strb.w	r3, [sp]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8002bda:	f102 0318 	add.w	r3, r2, #24
 8002bde:	eb0d 0203 	add.w	r2, sp, r3
 8002be2:	f812 3c10 	ldrb.w	r3, [r2, #-16]
    accel_regs[0] = accel_axes[orient & 3];
 8002be6:	f811 1c0c 	ldrb.w	r1, [r1, #-12]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8002bea:	f88d 3001 	strb.w	r3, [sp, #1]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 8002bee:	f3c0 1381 	ubfx	r3, r0, #6, #2
 8002bf2:	3318      	adds	r3, #24
 8002bf4:	446b      	add	r3, sp
 8002bf6:	f813 0c10 	ldrb.w	r0, [r3, #-16]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8002bfa:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8002bfe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 8002c02:	f88d 0002 	strb.w	r0, [sp, #2]
    accel_regs[0] = accel_axes[orient & 3];
 8002c06:	f88d 1004 	strb.w	r1, [sp, #4]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8002c0a:	f88d 2005 	strb.w	r2, [sp, #5]
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8002c0e:	2103      	movs	r1, #3
 8002c10:	466a      	mov	r2, sp
 8002c12:	f240 4026 	movw	r0, #1062	@ 0x426
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8002c16:	f88d 3006 	strb.w	r3, [sp, #6]
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8002c1a:	f7ff fb8f 	bl	800233c <mpu_write_mem>
 8002c1e:	b118      	cbz	r0, 8002c28 <dmp_set_orientation+0xa4>
        return -1;
 8002c20:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002c24:	b006      	add	sp, #24
 8002c26:	bd10      	pop	{r4, pc}
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8002c28:	2103      	movs	r1, #3
 8002c2a:	f240 402a 	movw	r0, #1066	@ 0x42a
 8002c2e:	aa01      	add	r2, sp, #4
 8002c30:	f7ff fb84 	bl	800233c <mpu_write_mem>
 8002c34:	2800      	cmp	r0, #0
 8002c36:	d1f3      	bne.n	8002c20 <dmp_set_orientation+0x9c>
    memcpy(gyro_regs, gyro_sign, 3);
 8002c38:	9b04      	ldr	r3, [sp, #16]
    if (orient & 4) {
 8002c3a:	0761      	lsls	r1, r4, #29
    memcpy(gyro_regs, gyro_sign, 3);
 8002c3c:	f8ad 3000 	strh.w	r3, [sp]
 8002c40:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002c44:	f88d 3002 	strb.w	r3, [sp, #2]
    memcpy(accel_regs, accel_sign, 3);
 8002c48:	9b05      	ldr	r3, [sp, #20]
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8002c4a:	f04f 0103 	mov.w	r1, #3
    memcpy(accel_regs, accel_sign, 3);
 8002c4e:	f8ad 3004 	strh.w	r3, [sp, #4]
 8002c52:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002c56:	f88d 3006 	strb.w	r3, [sp, #6]
        gyro_regs[0] |= 1;
 8002c5a:	bf41      	itttt	mi
 8002c5c:	2337      	movmi	r3, #55	@ 0x37
 8002c5e:	f88d 3000 	strbmi.w	r3, [sp]
        accel_regs[0] |= 1;
 8002c62:	2327      	movmi	r3, #39	@ 0x27
 8002c64:	f88d 3004 	strbmi.w	r3, [sp, #4]
    if (orient & 0x20) {
 8002c68:	06a2      	lsls	r2, r4, #26
        gyro_regs[1] |= 1;
 8002c6a:	bf41      	itttt	mi
 8002c6c:	2357      	movmi	r3, #87	@ 0x57
 8002c6e:	f88d 3001 	strbmi.w	r3, [sp, #1]
        accel_regs[1] |= 1;
 8002c72:	2347      	movmi	r3, #71	@ 0x47
 8002c74:	f88d 3005 	strbmi.w	r3, [sp, #5]
    if (orient & 0x100) {
 8002c78:	05e3      	lsls	r3, r4, #23
        gyro_regs[2] |= 1;
 8002c7a:	bf42      	ittt	mi
 8002c7c:	2377      	movmi	r3, #119	@ 0x77
 8002c7e:	f88d 3002 	strbmi.w	r3, [sp, #2]
        accel_regs[2] |= 1;
 8002c82:	2367      	movmi	r3, #103	@ 0x67
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8002c84:	466a      	mov	r2, sp
 8002c86:	f44f 6088 	mov.w	r0, #1088	@ 0x440
        accel_regs[2] |= 1;
 8002c8a:	bf48      	it	mi
 8002c8c:	f88d 3006 	strbmi.w	r3, [sp, #6]
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8002c90:	f7ff fb54 	bl	800233c <mpu_write_mem>
 8002c94:	2800      	cmp	r0, #0
 8002c96:	d1c3      	bne.n	8002c20 <dmp_set_orientation+0x9c>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8002c98:	2103      	movs	r1, #3
 8002c9a:	f240 4031 	movw	r0, #1073	@ 0x431
 8002c9e:	aa01      	add	r2, sp, #4
 8002ca0:	f7ff fb4c 	bl	800233c <mpu_write_mem>
 8002ca4:	2800      	cmp	r0, #0
 8002ca6:	d1bb      	bne.n	8002c20 <dmp_set_orientation+0x9c>
    dmp.orient = orient;
 8002ca8:	4b05      	ldr	r3, [pc, #20]	@ (8002cc0 <dmp_set_orientation+0x13c>)
 8002caa:	811c      	strh	r4, [r3, #8]
    return 0;
 8002cac:	e7ba      	b.n	8002c24 <dmp_set_orientation+0xa0>
 8002cae:	bf00      	nop
 8002cb0:	0800a559 	.word	0x0800a559
 8002cb4:	0800a55d 	.word	0x0800a55d
 8002cb8:	0800a561 	.word	0x0800a561
 8002cbc:	0800a565 	.word	0x0800a565
 8002cc0:	20000254 	.word	0x20000254

08002cc4 <dmp_set_gyro_bias>:
    gyro_bias_body[0] = bias[dmp.orient & 3];
 8002cc4:	4b23      	ldr	r3, [pc, #140]	@ (8002d54 <dmp_set_gyro_bias+0x90>)
{
 8002cc6:	b537      	push	{r0, r1, r2, r4, r5, lr}
    gyro_bias_body[0] = bias[dmp.orient & 3];
 8002cc8:	891a      	ldrh	r2, [r3, #8]
 8002cca:	f002 0303 	and.w	r3, r2, #3
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8002cce:	f3c2 01c1 	ubfx	r1, r2, #3, #2
    gyro_bias_body[0] = bias[dmp.orient & 3];
 8002cd2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    if (dmp.orient & 4)
 8002cd6:	0754      	lsls	r4, r2, #29
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8002cd8:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
        gyro_bias_body[0] *= -1;
 8002cdc:	bf48      	it	mi
 8002cde:	425b      	negmi	r3, r3
    if (dmp.orient & 0x20)
 8002ce0:	0691      	lsls	r1, r2, #26
        gyro_bias_body[1] *= -1;
 8002ce2:	bf48      	it	mi
 8002ce4:	426d      	negmi	r5, r5
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8002ce6:	f3c2 1181 	ubfx	r1, r2, #6, #2
    if (dmp.orient & 0x100)
 8002cea:	05d2      	lsls	r2, r2, #23
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8002cec:	4a1a      	ldr	r2, [pc, #104]	@ (8002d58 <dmp_set_gyro_bias+0x94>)
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8002cee:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8002cf2:	fb85 5002 	smull	r5, r0, r5, r2
        gyro_bias_body[2] *= -1;
 8002cf6:	bf48      	it	mi
 8002cf8:	4249      	negmi	r1, r1
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8002cfa:	0fad      	lsrs	r5, r5, #30
 8002cfc:	ea45 0580 	orr.w	r5, r5, r0, lsl #2
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8002d00:	fb81 1002 	smull	r1, r0, r1, r2
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8002d04:	fb83 3202 	smull	r3, r2, r3, r2
 8002d08:	0f9b      	lsrs	r3, r3, #30
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8002d0a:	0f8c      	lsrs	r4, r1, #30
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8002d0c:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8002d10:	ea44 0480 	orr.w	r4, r4, r0, lsl #2
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8002d14:	ba1b      	rev	r3, r3
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8002d16:	2104      	movs	r1, #4
 8002d18:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8002d1c:	aa01      	add	r2, sp, #4
    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8002d1e:	9301      	str	r3, [sp, #4]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8002d20:	f7ff fb0c 	bl	800233c <mpu_write_mem>
 8002d24:	b118      	cbz	r0, 8002d2e <dmp_set_gyro_bias+0x6a>
        return -1;
 8002d26:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002d2a:	b003      	add	sp, #12
 8002d2c:	bd30      	pop	{r4, r5, pc}
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8002d2e:	ba2d      	rev	r5, r5
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8002d30:	2104      	movs	r1, #4
 8002d32:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8002d36:	aa01      	add	r2, sp, #4
    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8002d38:	9501      	str	r5, [sp, #4]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8002d3a:	f7ff faff 	bl	800233c <mpu_write_mem>
 8002d3e:	2800      	cmp	r0, #0
 8002d40:	d1f1      	bne.n	8002d26 <dmp_set_gyro_bias+0x62>
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8002d42:	ba24      	rev	r4, r4
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8002d44:	2104      	movs	r1, #4
 8002d46:	aa01      	add	r2, sp, #4
 8002d48:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8002d4c:	9401      	str	r4, [sp, #4]
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8002d4e:	f7ff faf5 	bl	800233c <mpu_write_mem>
 8002d52:	e7ea      	b.n	8002d2a <dmp_set_gyro_bias+0x66>
 8002d54:	20000254 	.word	0x20000254
 8002d58:	02cae309 	.word	0x02cae309

08002d5c <dmp_set_accel_bias>:
{
 8002d5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002d5e:	4606      	mov	r6, r0
    mpu_get_accel_sens(&accel_sens);
 8002d60:	f10d 0002 	add.w	r0, sp, #2
 8002d64:	f7ff f82c 	bl	8001dc0 <mpu_get_accel_sens>
    accel_bias_body[0] = bias[dmp.orient & 3];
 8002d68:	4b21      	ldr	r3, [pc, #132]	@ (8002df0 <dmp_set_accel_bias+0x94>)
    accel_sf = (long long)accel_sens << 15;
 8002d6a:	f8bd 4002 	ldrh.w	r4, [sp, #2]
    accel_bias_body[0] = bias[dmp.orient & 3];
 8002d6e:	891d      	ldrh	r5, [r3, #8]
    accel_sf = (long long)accel_sens << 15;
 8002d70:	03e4      	lsls	r4, r4, #15
    accel_bias_body[0] = bias[dmp.orient & 3];
 8002d72:	f005 0303 	and.w	r3, r5, #3
 8002d76:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8002d7a:	f3c5 03c1 	ubfx	r3, r5, #3, #2
    if (dmp.orient & 4)
 8002d7e:	076a      	lsls	r2, r5, #29
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8002d80:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
        accel_bias_body[0] *= -1;
 8002d84:	bf48      	it	mi
 8002d86:	4249      	negmi	r1, r1
    if (dmp.orient & 0x20)
 8002d88:	06ab      	lsls	r3, r5, #26
        accel_bias_body[1] *= -1;
 8002d8a:	bf48      	it	mi
 8002d8c:	4252      	negmi	r2, r2
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8002d8e:	f3c5 1381 	ubfx	r3, r5, #6, #2
    if (dmp.orient & 0x100)
 8002d92:	05e8      	lsls	r0, r5, #23
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8002d94:	ea4f 75e1 	mov.w	r5, r1, asr #31
 8002d98:	fba1 1004 	umull	r1, r0, r1, r4
 8002d9c:	fb04 0005 	mla	r0, r4, r5, r0
 8002da0:	ea4f 7191 	mov.w	r1, r1, lsr #30
 8002da4:	ea41 0180 	orr.w	r1, r1, r0, lsl #2
 8002da8:	ba09      	rev	r1, r1
    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8002daa:	9101      	str	r1, [sp, #4]
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8002dac:	ea4f 70e2 	mov.w	r0, r2, asr #31
 8002db0:	fba2 2104 	umull	r2, r1, r2, r4
 8002db4:	fb04 1100 	mla	r1, r4, r0, r1
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8002db8:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8002dbc:	ea4f 7292 	mov.w	r2, r2, lsr #30
 8002dc0:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
        accel_bias_body[2] *= -1;
 8002dc4:	bf48      	it	mi
 8002dc6:	425b      	negmi	r3, r3
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8002dc8:	ba12      	rev	r2, r2
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8002dca:	9202      	str	r2, [sp, #8]
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8002dcc:	17d9      	asrs	r1, r3, #31
 8002dce:	fba3 3204 	umull	r3, r2, r3, r4
 8002dd2:	fb04 2201 	mla	r2, r4, r1, r2
 8002dd6:	0f9b      	lsrs	r3, r3, #30
 8002dd8:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 8002ddc:	ba1b      	rev	r3, r3
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8002dde:	210c      	movs	r1, #12
 8002de0:	aa01      	add	r2, sp, #4
 8002de2:	f44f 7025 	mov.w	r0, #660	@ 0x294
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8002de6:	9303      	str	r3, [sp, #12]
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8002de8:	f7ff faa8 	bl	800233c <mpu_write_mem>
}
 8002dec:	b004      	add	sp, #16
 8002dee:	bd70      	pop	{r4, r5, r6, pc}
 8002df0:	20000254 	.word	0x20000254

08002df4 <dmp_set_fifo_rate>:
{
 8002df4:	b510      	push	{r4, lr}
 8002df6:	4604      	mov	r4, r0
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8002df8:	4a14      	ldr	r2, [pc, #80]	@ (8002e4c <dmp_set_fifo_rate+0x58>)
{
 8002dfa:	b086      	sub	sp, #24
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8002dfc:	6810      	ldr	r0, [r2, #0]
 8002dfe:	6851      	ldr	r1, [r2, #4]
 8002e00:	ab03      	add	r3, sp, #12
 8002e02:	c303      	stmia	r3!, {r0, r1}
 8002e04:	6890      	ldr	r0, [r2, #8]
    if (rate > DMP_SAMPLE_RATE)
 8002e06:	2cc8      	cmp	r4, #200	@ 0xc8
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8002e08:	6018      	str	r0, [r3, #0]
    if (rate > DMP_SAMPLE_RATE)
 8002e0a:	d903      	bls.n	8002e14 <dmp_set_fifo_rate+0x20>
        return -1;
 8002e0c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002e10:	b006      	add	sp, #24
 8002e12:	bd10      	pop	{r4, pc}
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8002e14:	2300      	movs	r3, #0
 8002e16:	f88d 3004 	strb.w	r3, [sp, #4]
    div = DMP_SAMPLE_RATE / rate - 1;
 8002e1a:	23c8      	movs	r3, #200	@ 0xc8
 8002e1c:	fbb3 f3f4 	udiv	r3, r3, r4
    if (mpu_write_mem(D_0_22, 2, tmp))
 8002e20:	2102      	movs	r1, #2
    div = DMP_SAMPLE_RATE / rate - 1;
 8002e22:	3b01      	subs	r3, #1
    if (mpu_write_mem(D_0_22, 2, tmp))
 8002e24:	f240 2016 	movw	r0, #534	@ 0x216
 8002e28:	aa01      	add	r2, sp, #4
    tmp[1] = (unsigned char)(div & 0xFF);
 8002e2a:	f88d 3005 	strb.w	r3, [sp, #5]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8002e2e:	f7ff fa85 	bl	800233c <mpu_write_mem>
 8002e32:	2800      	cmp	r0, #0
 8002e34:	d1ea      	bne.n	8002e0c <dmp_set_fifo_rate+0x18>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8002e36:	210c      	movs	r1, #12
 8002e38:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8002e3c:	aa03      	add	r2, sp, #12
 8002e3e:	f7ff fa7d 	bl	800233c <mpu_write_mem>
 8002e42:	2800      	cmp	r0, #0
 8002e44:	d1e2      	bne.n	8002e0c <dmp_set_fifo_rate+0x18>
    dmp.fifo_rate = rate;
 8002e46:	4b02      	ldr	r3, [pc, #8]	@ (8002e50 <dmp_set_fifo_rate+0x5c>)
 8002e48:	819c      	strh	r4, [r3, #12]
    return 0;
 8002e4a:	e7e1      	b.n	8002e10 <dmp_set_fifo_rate+0x1c>
 8002e4c:	0800a569 	.word	0x0800a569
 8002e50:	20000254 	.word	0x20000254

08002e54 <dmp_set_tap_thresh>:
{
 8002e54:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002e56:	4604      	mov	r4, r0
 8002e58:	4608      	mov	r0, r1
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8002e5a:	0761      	lsls	r1, r4, #29
 8002e5c:	d015      	beq.n	8002e8a <dmp_set_tap_thresh+0x36>
 8002e5e:	f5b0 6fc8 	cmp.w	r0, #1600	@ 0x640
 8002e62:	d812      	bhi.n	8002e8a <dmp_set_tap_thresh+0x36>
    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8002e64:	f7fd ff16 	bl	8000c94 <__aeabi_ui2f>
 8002e68:	4943      	ldr	r1, [pc, #268]	@ (8002f78 <dmp_set_tap_thresh+0x124>)
 8002e6a:	f7fe f81f 	bl	8000eac <__aeabi_fdiv>
 8002e6e:	4606      	mov	r6, r0
    mpu_get_accel_fsr(&accel_fsr);
 8002e70:	f10d 0003 	add.w	r0, sp, #3
 8002e74:	f7fe fed8 	bl	8001c28 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8002e78:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002e7c:	2b08      	cmp	r3, #8
 8002e7e:	d05f      	beq.n	8002f40 <dmp_set_tap_thresh+0xec>
 8002e80:	d807      	bhi.n	8002e92 <dmp_set_tap_thresh+0x3e>
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d011      	beq.n	8002eaa <dmp_set_tap_thresh+0x56>
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d050      	beq.n	8002f2c <dmp_set_tap_thresh+0xd8>
{
 8002e8a:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002e8e:	b002      	add	sp, #8
 8002e90:	bd70      	pop	{r4, r5, r6, pc}
    switch (accel_fsr) {
 8002e92:	2b10      	cmp	r3, #16
 8002e94:	d1f9      	bne.n	8002e8a <dmp_set_tap_thresh+0x36>
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8002e96:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8002e9a:	4630      	mov	r0, r6
 8002e9c:	f7fd ff52 	bl	8000d44 <__aeabi_fmul>
 8002ea0:	f7fe f93c 	bl	800111c <__aeabi_f2uiz>
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8002ea4:	4935      	ldr	r1, [pc, #212]	@ (8002f7c <dmp_set_tap_thresh+0x128>)
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8002ea6:	b285      	uxth	r5, r0
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8002ea8:	e008      	b.n	8002ebc <dmp_set_tap_thresh+0x68>
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8002eaa:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8002eae:	4630      	mov	r0, r6
 8002eb0:	f7fd ff48 	bl	8000d44 <__aeabi_fmul>
 8002eb4:	f7fe f932 	bl	800111c <__aeabi_f2uiz>
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8002eb8:	4931      	ldr	r1, [pc, #196]	@ (8002f80 <dmp_set_tap_thresh+0x12c>)
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8002eba:	b285      	uxth	r5, r0
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8002ebc:	4630      	mov	r0, r6
 8002ebe:	f7fd ff41 	bl	8000d44 <__aeabi_fmul>
 8002ec2:	f7fe f92b 	bl	800111c <__aeabi_f2uiz>
 8002ec6:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8002ec8:	ba6d      	rev16	r5, r5
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8002eca:	ba40      	rev16	r0, r0
    if (axis & TAP_X) {
 8002ecc:	07e2      	lsls	r2, r4, #31
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8002ece:	f8ad 5004 	strh.w	r5, [sp, #4]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8002ed2:	f8ad 0006 	strh.w	r0, [sp, #6]
    if (axis & TAP_X) {
 8002ed6:	d43d      	bmi.n	8002f54 <dmp_set_tap_thresh+0x100>
    if (axis & TAP_Y) {
 8002ed8:	07a3      	lsls	r3, r4, #30
 8002eda:	d510      	bpl.n	8002efe <dmp_set_tap_thresh+0xaa>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8002edc:	2102      	movs	r1, #2
 8002ede:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8002ee2:	aa01      	add	r2, sp, #4
 8002ee4:	f7ff fa2a 	bl	800233c <mpu_write_mem>
 8002ee8:	2800      	cmp	r0, #0
 8002eea:	d1ce      	bne.n	8002e8a <dmp_set_tap_thresh+0x36>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8002eec:	2102      	movs	r1, #2
 8002eee:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8002ef2:	f10d 0206 	add.w	r2, sp, #6
 8002ef6:	f7ff fa21 	bl	800233c <mpu_write_mem>
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d1c5      	bne.n	8002e8a <dmp_set_tap_thresh+0x36>
    if (axis & TAP_Z) {
 8002efe:	f014 0004 	ands.w	r0, r4, #4
 8002f02:	d0c4      	beq.n	8002e8e <dmp_set_tap_thresh+0x3a>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8002f04:	2102      	movs	r1, #2
 8002f06:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8002f0a:	aa01      	add	r2, sp, #4
 8002f0c:	f7ff fa16 	bl	800233c <mpu_write_mem>
 8002f10:	2800      	cmp	r0, #0
 8002f12:	d1ba      	bne.n	8002e8a <dmp_set_tap_thresh+0x36>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8002f14:	2102      	movs	r1, #2
 8002f16:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002f1a:	f10d 0206 	add.w	r2, sp, #6
 8002f1e:	f7ff fa0d 	bl	800233c <mpu_write_mem>
 8002f22:	3800      	subs	r0, #0
 8002f24:	bf18      	it	ne
 8002f26:	2001      	movne	r0, #1
 8002f28:	4240      	negs	r0, r0
 8002f2a:	e7b0      	b.n	8002e8e <dmp_set_tap_thresh+0x3a>
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8002f2c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8002f30:	4630      	mov	r0, r6
 8002f32:	f7fd ff07 	bl	8000d44 <__aeabi_fmul>
 8002f36:	f7fe f8f1 	bl	800111c <__aeabi_f2uiz>
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8002f3a:	4912      	ldr	r1, [pc, #72]	@ (8002f84 <dmp_set_tap_thresh+0x130>)
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8002f3c:	b285      	uxth	r5, r0
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8002f3e:	e7bd      	b.n	8002ebc <dmp_set_tap_thresh+0x68>
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8002f40:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8002f44:	4630      	mov	r0, r6
 8002f46:	f7fd fefd 	bl	8000d44 <__aeabi_fmul>
 8002f4a:	f7fe f8e7 	bl	800111c <__aeabi_f2uiz>
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8002f4e:	490e      	ldr	r1, [pc, #56]	@ (8002f88 <dmp_set_tap_thresh+0x134>)
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8002f50:	b285      	uxth	r5, r0
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8002f52:	e7b3      	b.n	8002ebc <dmp_set_tap_thresh+0x68>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8002f54:	2102      	movs	r1, #2
 8002f56:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8002f5a:	aa01      	add	r2, sp, #4
 8002f5c:	f7ff f9ee 	bl	800233c <mpu_write_mem>
 8002f60:	2800      	cmp	r0, #0
 8002f62:	d192      	bne.n	8002e8a <dmp_set_tap_thresh+0x36>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8002f64:	2102      	movs	r1, #2
 8002f66:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8002f6a:	f10d 0206 	add.w	r2, sp, #6
 8002f6e:	f7ff f9e5 	bl	800233c <mpu_write_mem>
 8002f72:	2800      	cmp	r0, #0
 8002f74:	d0b0      	beq.n	8002ed8 <dmp_set_tap_thresh+0x84>
 8002f76:	e788      	b.n	8002e8a <dmp_set_tap_thresh+0x36>
 8002f78:	43480000 	.word	0x43480000
 8002f7c:	44c00000 	.word	0x44c00000
 8002f80:	46400000 	.word	0x46400000
 8002f84:	45c00000 	.word	0x45c00000
 8002f88:	45400000 	.word	0x45400000

08002f8c <dmp_set_tap_axes>:
    if (axis & TAP_X)
 8002f8c:	f010 0301 	ands.w	r3, r0, #1
 8002f90:	bf18      	it	ne
 8002f92:	2330      	movne	r3, #48	@ 0x30
{
 8002f94:	b507      	push	{r0, r1, r2, lr}
    if (axis & TAP_Y)
 8002f96:	0782      	lsls	r2, r0, #30
    unsigned char tmp = 0;
 8002f98:	f88d 3007 	strb.w	r3, [sp, #7]
        tmp |= 0x0C;
 8002f9c:	bf42      	ittt	mi
 8002f9e:	b2db      	uxtbmi	r3, r3
 8002fa0:	f043 030c 	orrmi.w	r3, r3, #12
 8002fa4:	f88d 3007 	strbmi.w	r3, [sp, #7]
    if (axis & TAP_Z)
 8002fa8:	0743      	lsls	r3, r0, #29
        tmp |= 0x03;
 8002faa:	bf48      	it	mi
 8002fac:	f89d 3007 	ldrbmi.w	r3, [sp, #7]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8002fb0:	f04f 0101 	mov.w	r1, #1
        tmp |= 0x03;
 8002fb4:	bf48      	it	mi
 8002fb6:	f043 0303 	orrmi.w	r3, r3, #3
    return mpu_write_mem(D_1_72, 1, &tmp);
 8002fba:	f10d 0207 	add.w	r2, sp, #7
 8002fbe:	f44f 70a4 	mov.w	r0, #328	@ 0x148
        tmp |= 0x03;
 8002fc2:	bf48      	it	mi
 8002fc4:	f88d 3007 	strbmi.w	r3, [sp, #7]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8002fc8:	f7ff f9b8 	bl	800233c <mpu_write_mem>
}
 8002fcc:	b003      	add	sp, #12
 8002fce:	f85d fb04 	ldr.w	pc, [sp], #4

08002fd2 <dmp_set_tap_count>:
    tmp = min_taps - 1;
 8002fd2:	2804      	cmp	r0, #4
{
 8002fd4:	b507      	push	{r0, r1, r2, lr}
    tmp = min_taps - 1;
 8002fd6:	bf28      	it	cs
 8002fd8:	2004      	movcs	r0, #4
 8002fda:	2801      	cmp	r0, #1
 8002fdc:	bf38      	it	cc
 8002fde:	2001      	movcc	r0, #1
 8002fe0:	3801      	subs	r0, #1
 8002fe2:	f88d 0007 	strb.w	r0, [sp, #7]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	f10d 0207 	add.w	r2, sp, #7
 8002fec:	f240 104f 	movw	r0, #335	@ 0x14f
 8002ff0:	f7ff f9a4 	bl	800233c <mpu_write_mem>
}
 8002ff4:	b003      	add	sp, #12
 8002ff6:	f85d fb04 	ldr.w	pc, [sp], #4

08002ffa <dmp_set_tap_time>:
    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8002ffa:	2305      	movs	r3, #5
{
 8002ffc:	b507      	push	{r0, r1, r2, lr}
    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8002ffe:	fbb0 f0f3 	udiv	r0, r0, r3
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003002:	ba40      	rev16	r0, r0
 8003004:	f8ad 0004 	strh.w	r0, [sp, #4]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8003008:	2102      	movs	r1, #2
 800300a:	aa01      	add	r2, sp, #4
 800300c:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8003010:	f7ff f994 	bl	800233c <mpu_write_mem>
}
 8003014:	b003      	add	sp, #12
 8003016:	f85d fb04 	ldr.w	pc, [sp], #4

0800301a <dmp_set_tap_time_multi>:
    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800301a:	2305      	movs	r3, #5
{
 800301c:	b507      	push	{r0, r1, r2, lr}
    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800301e:	fbb0 f0f3 	udiv	r0, r0, r3
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8003022:	ba40      	rev16	r0, r0
 8003024:	f8ad 0004 	strh.w	r0, [sp, #4]
    return mpu_write_mem(D_1_218, 2, tmp);
 8003028:	2102      	movs	r1, #2
 800302a:	aa01      	add	r2, sp, #4
 800302c:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8003030:	f7ff f984 	bl	800233c <mpu_write_mem>
}
 8003034:	b003      	add	sp, #12
 8003036:	f85d fb04 	ldr.w	pc, [sp], #4

0800303a <dmp_set_shake_reject_thresh>:
    long thresh_scaled = sf / 1000 * thresh;
 800303a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
{
 800303e:	b507      	push	{r0, r1, r2, lr}
    long thresh_scaled = sf / 1000 * thresh;
 8003040:	fb90 f0f3 	sdiv	r0, r0, r3
 8003044:	4348      	muls	r0, r1
 8003046:	ba00      	rev	r0, r0
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8003048:	9001      	str	r0, [sp, #4]
    return mpu_write_mem(D_1_92, 4, tmp);
 800304a:	2104      	movs	r1, #4
 800304c:	aa01      	add	r2, sp, #4
 800304e:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8003052:	f7ff f973 	bl	800233c <mpu_write_mem>
}
 8003056:	b003      	add	sp, #12
 8003058:	f85d fb04 	ldr.w	pc, [sp], #4

0800305c <dmp_set_shake_reject_time>:
    time /= (1000 / DMP_SAMPLE_RATE);
 800305c:	2305      	movs	r3, #5
{
 800305e:	b507      	push	{r0, r1, r2, lr}
    time /= (1000 / DMP_SAMPLE_RATE);
 8003060:	fbb0 f0f3 	udiv	r0, r0, r3
    tmp[0] = time >> 8;
 8003064:	ba40      	rev16	r0, r0
 8003066:	f8ad 0004 	strh.w	r0, [sp, #4]
    return mpu_write_mem(D_1_90,2,tmp);
 800306a:	2102      	movs	r1, #2
 800306c:	aa01      	add	r2, sp, #4
 800306e:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8003072:	f7ff f963 	bl	800233c <mpu_write_mem>
}
 8003076:	b003      	add	sp, #12
 8003078:	f85d fb04 	ldr.w	pc, [sp], #4

0800307c <dmp_set_shake_reject_timeout>:
    time /= (1000 / DMP_SAMPLE_RATE);
 800307c:	2305      	movs	r3, #5
{
 800307e:	b507      	push	{r0, r1, r2, lr}
    time /= (1000 / DMP_SAMPLE_RATE);
 8003080:	fbb0 f0f3 	udiv	r0, r0, r3
    tmp[0] = time >> 8;
 8003084:	ba40      	rev16	r0, r0
 8003086:	f8ad 0004 	strh.w	r0, [sp, #4]
    return mpu_write_mem(D_1_88,2,tmp);
 800308a:	2102      	movs	r1, #2
 800308c:	aa01      	add	r2, sp, #4
 800308e:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8003092:	f7ff f953 	bl	800233c <mpu_write_mem>
}
 8003096:	b003      	add	sp, #12
 8003098:	f85d fb04 	ldr.w	pc, [sp], #4

0800309c <dmp_enable_gyro_cal>:
{
 800309c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    if (enable) {
 800309e:	b120      	cbz	r0, 80030aa <dmp_enable_gyro_cal+0xe>
}
 80030a0:	b005      	add	sp, #20
 80030a2:	f85d eb04 	ldr.w	lr, [sp], #4
 80030a6:	f7ff bd4f 	b.w	8002b48 <dmp_enable_gyro_cal.part.0>
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80030aa:	4a08      	ldr	r2, [pc, #32]	@ (80030cc <dmp_enable_gyro_cal+0x30>)
 80030ac:	ab01      	add	r3, sp, #4
 80030ae:	6810      	ldr	r0, [r2, #0]
 80030b0:	6851      	ldr	r1, [r2, #4]
 80030b2:	7a12      	ldrb	r2, [r2, #8]
 80030b4:	c303      	stmia	r3!, {r0, r1}
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80030b6:	2109      	movs	r1, #9
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 80030b8:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 80030ba:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 80030be:	aa01      	add	r2, sp, #4
 80030c0:	f7ff f93c 	bl	800233c <mpu_write_mem>
}
 80030c4:	b005      	add	sp, #20
 80030c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80030ca:	bf00      	nop
 80030cc:	0800a576 	.word	0x0800a576

080030d0 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 80030d0:	b507      	push	{r0, r1, r2, lr}
    unsigned char regs[4];
    if (enable) {
 80030d2:	b160      	cbz	r0, 80030ee <dmp_enable_lp_quat+0x1e>
        regs[0] = DINBC0;
 80030d4:	4b07      	ldr	r3, [pc, #28]	@ (80030f4 <dmp_enable_lp_quat+0x24>)
        regs[3] = DINBC6;
    }
    else
        memset(regs, 0x8B, 4);

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 80030d6:	2104      	movs	r1, #4
 80030d8:	aa01      	add	r2, sp, #4
 80030da:	f640 2098 	movw	r0, #2712	@ 0xa98
        memset(regs, 0x8B, 4);
 80030de:	9301      	str	r3, [sp, #4]
    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 80030e0:	f7ff f92c 	bl	800233c <mpu_write_mem>

    return mpu_reset_fifo();
 80030e4:	f7fe fc9a 	bl	8001a1c <mpu_reset_fifo>
}
 80030e8:	b003      	add	sp, #12
 80030ea:	f85d fb04 	ldr.w	pc, [sp], #4
        memset(regs, 0x8B, 4);
 80030ee:	f04f 338b 	mov.w	r3, #2341178251	@ 0x8b8b8b8b
 80030f2:	e7f0      	b.n	80030d6 <dmp_enable_lp_quat+0x6>
 80030f4:	c6c4c2c0 	.word	0xc6c4c2c0

080030f8 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 80030f8:	b507      	push	{r0, r1, r2, lr}
    unsigned char regs[4];
    if (enable) {
 80030fa:	b160      	cbz	r0, 8003116 <dmp_enable_6x_lp_quat+0x1e>
        regs[0] = DINA20;
 80030fc:	4b07      	ldr	r3, [pc, #28]	@ (800311c <dmp_enable_6x_lp_quat+0x24>)
        regs[2] = DINA30;
        regs[3] = DINA38;
    } else
        memset(regs, 0xA3, 4);

    mpu_write_mem(CFG_8, 4, regs);
 80030fe:	2104      	movs	r1, #4
 8003100:	aa01      	add	r2, sp, #4
 8003102:	f640 209e 	movw	r0, #2718	@ 0xa9e
        memset(regs, 0xA3, 4);
 8003106:	9301      	str	r3, [sp, #4]
    mpu_write_mem(CFG_8, 4, regs);
 8003108:	f7ff f918 	bl	800233c <mpu_write_mem>

    return mpu_reset_fifo();
 800310c:	f7fe fc86 	bl	8001a1c <mpu_reset_fifo>
}
 8003110:	b003      	add	sp, #12
 8003112:	f85d fb04 	ldr.w	pc, [sp], #4
        memset(regs, 0xA3, 4);
 8003116:	f04f 33a3 	mov.w	r3, #2745410467	@ 0xa3a3a3a3
 800311a:	e7f0      	b.n	80030fe <dmp_enable_6x_lp_quat+0x6>
 800311c:	38302820 	.word	0x38302820

08003120 <dmp_enable_feature>:
{
 8003120:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8003124:	4b68      	ldr	r3, [pc, #416]	@ (80032c8 <dmp_enable_feature+0x1a8>)
    mpu_write_mem(D_0_104, 4, tmp);
 8003126:	2104      	movs	r1, #4
 8003128:	aa01      	add	r2, sp, #4
{
 800312a:	4604      	mov	r4, r0
    mpu_write_mem(D_0_104, 4, tmp);
 800312c:	2068      	movs	r0, #104	@ 0x68
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800312e:	9301      	str	r3, [sp, #4]
    mpu_write_mem(D_0_104, 4, tmp);
 8003130:	f7ff f904 	bl	800233c <mpu_write_mem>
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8003134:	23a3      	movs	r3, #163	@ 0xa3
 8003136:	f014 0840 	ands.w	r8, r4, #64	@ 0x40
 800313a:	bf03      	ittte	eq
 800313c:	4619      	moveq	r1, r3
 800313e:	461a      	moveq	r2, r3
 8003140:	4618      	moveq	r0, r3
 8003142:	21c8      	movne	r1, #200	@ 0xc8
 8003144:	bf1c      	itt	ne
 8003146:	22c2      	movne	r2, #194	@ 0xc2
 8003148:	20c0      	movne	r0, #192	@ 0xc0
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800314a:	f414 76c0 	ands.w	r6, r4, #384	@ 0x180
    tmp[0] = 0xA3;
 800314e:	f88d 3004 	strb.w	r3, [sp, #4]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003152:	bf0c      	ite	eq
 8003154:	23a3      	moveq	r3, #163	@ 0xa3
 8003156:	23c4      	movne	r3, #196	@ 0xc4
        tmp[2] = 0xC8;
 8003158:	f88d 1006 	strb.w	r1, [sp, #6]
        tmp[3] = 0xC2;
 800315c:	f88d 2007 	strb.w	r2, [sp, #7]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8003160:	bf04      	itt	eq
 8003162:	4619      	moveq	r1, r3
 8003164:	461a      	moveq	r2, r3
        tmp[4] = 0xC4;
 8003166:	f88d 3008 	strb.w	r3, [sp, #8]
    tmp[7] = 0xA3;
 800316a:	f04f 03a3 	mov.w	r3, #163	@ 0xa3
 800316e:	bf1c      	itt	ne
 8003170:	21cc      	movne	r1, #204	@ 0xcc
 8003172:	22c6      	movne	r2, #198	@ 0xc6
 8003174:	f88d 300b 	strb.w	r3, [sp, #11]
    tmp[8] = 0xA3;
 8003178:	f24a 33a3 	movw	r3, #41891	@ 0xa3a3
        tmp[1] = 0xC0;
 800317c:	f88d 0005 	strb.w	r0, [sp, #5]
        tmp[5] = 0xCC;
 8003180:	f88d 1009 	strb.w	r1, [sp, #9]
        tmp[6] = 0xC6;
 8003184:	f88d 200a 	strb.w	r2, [sp, #10]
    mpu_write_mem(CFG_15,10,tmp);
 8003188:	210a      	movs	r1, #10
 800318a:	aa01      	add	r2, sp, #4
 800318c:	f640 20a7 	movw	r0, #2727	@ 0xaa7
    tmp[8] = 0xA3;
 8003190:	f8ad 300c 	strh.w	r3, [sp, #12]
    mpu_write_mem(CFG_15,10,tmp);
 8003194:	f7ff f8d2 	bl	800233c <mpu_write_mem>
        tmp[0] = DINA20;
 8003198:	f014 0703 	ands.w	r7, r4, #3
 800319c:	bf0c      	ite	eq
 800319e:	23d8      	moveq	r3, #216	@ 0xd8
 80031a0:	2320      	movne	r3, #32
    mpu_write_mem(CFG_27,1,tmp);
 80031a2:	2101      	movs	r1, #1
 80031a4:	f640 20b6 	movw	r0, #2742	@ 0xab6
 80031a8:	aa01      	add	r2, sp, #4
 80031aa:	f88d 3004 	strb.w	r3, [sp, #4]
 80031ae:	f7ff f8c5 	bl	800233c <mpu_write_mem>
    if (mask & DMP_FEATURE_GYRO_CAL)
 80031b2:	f014 0020 	ands.w	r0, r4, #32
 80031b6:	d077      	beq.n	80032a8 <dmp_enable_feature+0x188>
    if (enable) {
 80031b8:	f7ff fcc6 	bl	8002b48 <dmp_enable_gyro_cal.part.0>
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80031bc:	b1d6      	cbz	r6, 80031f4 <dmp_enable_feature+0xd4>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 80031be:	f404 7380 	and.w	r3, r4, #256	@ 0x100
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	bf15      	itete	ne
 80031c6:	20b2      	movne	r0, #178	@ 0xb2
 80031c8:	20b0      	moveq	r0, #176	@ 0xb0
 80031ca:	218b      	movne	r1, #139	@ 0x8b
 80031cc:	2180      	moveq	r1, #128	@ 0x80
 80031ce:	bf15      	itete	ne
 80031d0:	22b6      	movne	r2, #182	@ 0xb6
 80031d2:	22b4      	moveq	r2, #180	@ 0xb4
 80031d4:	239b      	movne	r3, #155	@ 0x9b
 80031d6:	2390      	moveq	r3, #144	@ 0x90
            tmp[0] = 0xB2;
 80031d8:	f88d 0004 	strb.w	r0, [sp, #4]
            tmp[1] = 0x8B;
 80031dc:	f88d 1005 	strb.w	r1, [sp, #5]
            tmp[2] = 0xB6;
 80031e0:	f88d 2006 	strb.w	r2, [sp, #6]
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 80031e4:	2104      	movs	r1, #4
 80031e6:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 80031ea:	aa01      	add	r2, sp, #4
            tmp[3] = 0x9B;
 80031ec:	f88d 3007 	strb.w	r3, [sp, #7]
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 80031f0:	f7ff f8a4 	bl	800233c <mpu_write_mem>
    if (mask & DMP_FEATURE_TAP) {
 80031f4:	07e3      	lsls	r3, r4, #31
 80031f6:	d55a      	bpl.n	80032ae <dmp_enable_feature+0x18e>
        tmp[0] = 0xF8;
 80031f8:	23f8      	movs	r3, #248	@ 0xf8
        mpu_write_mem(CFG_20, 1, tmp);
 80031fa:	aa01      	add	r2, sp, #4
 80031fc:	2101      	movs	r1, #1
 80031fe:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
        tmp[0] = 0xF8;
 8003202:	f88d 3004 	strb.w	r3, [sp, #4]
        mpu_write_mem(CFG_20, 1, tmp);
 8003206:	f7ff f899 	bl	800233c <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800320a:	21fa      	movs	r1, #250	@ 0xfa
 800320c:	2007      	movs	r0, #7
 800320e:	f7ff fe21 	bl	8002e54 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8003212:	2007      	movs	r0, #7
 8003214:	f7ff feba 	bl	8002f8c <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8003218:	2001      	movs	r0, #1
 800321a:	f7ff feda 	bl	8002fd2 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800321e:	2064      	movs	r0, #100	@ 0x64
 8003220:	f7ff feeb 	bl	8002ffa <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8003224:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003228:	f7ff fef7 	bl	800301a <dmp_set_tap_time_multi>
        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800322c:	21c8      	movs	r1, #200	@ 0xc8
 800322e:	4827      	ldr	r0, [pc, #156]	@ (80032cc <dmp_enable_feature+0x1ac>)
 8003230:	f7ff ff03 	bl	800303a <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8003234:	2028      	movs	r0, #40	@ 0x28
 8003236:	f7ff ff11 	bl	800305c <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 800323a:	200a      	movs	r0, #10
 800323c:	f7ff ff1e 	bl	800307c <dmp_set_shake_reject_timeout>
        tmp[0] = 0xD9;
 8003240:	f014 0f02 	tst.w	r4, #2
 8003244:	bf0c      	ite	eq
 8003246:	23d8      	moveq	r3, #216	@ 0xd8
 8003248:	23d9      	movne	r3, #217	@ 0xd9
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 800324a:	2101      	movs	r1, #1
 800324c:	aa01      	add	r2, sp, #4
 800324e:	f240 703d 	movw	r0, #1853	@ 0x73d
 8003252:	f88d 3004 	strb.w	r3, [sp, #4]
 8003256:	f7ff f871 	bl	800233c <mpu_write_mem>
    if (mask & DMP_FEATURE_LP_QUAT)
 800325a:	f014 0004 	ands.w	r0, r4, #4
        dmp_enable_lp_quat(1);
 800325e:	bf18      	it	ne
 8003260:	2001      	movne	r0, #1
        dmp_enable_lp_quat(0);
 8003262:	f7ff ff35 	bl	80030d0 <dmp_enable_lp_quat>
    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8003266:	f014 0010 	ands.w	r0, r4, #16
        dmp_enable_6x_lp_quat(1);
 800326a:	bf18      	it	ne
 800326c:	2001      	movne	r0, #1
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800326e:	4d18      	ldr	r5, [pc, #96]	@ (80032d0 <dmp_enable_feature+0x1b0>)
        dmp_enable_6x_lp_quat(0);
 8003270:	f7ff ff42 	bl	80030f8 <dmp_enable_6x_lp_quat>
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8003274:	f044 0308 	orr.w	r3, r4, #8
 8003278:	816b      	strh	r3, [r5, #10]
    mpu_reset_fifo();
 800327a:	f7fe fbcf 	bl	8001a1c <mpu_reset_fifo>
        dmp.packet_length += 6;
 800327e:	f1b8 0f00 	cmp.w	r8, #0
 8003282:	bf0c      	ite	eq
 8003284:	2300      	moveq	r3, #0
 8003286:	2306      	movne	r3, #6
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8003288:	b9de      	cbnz	r6, 80032c2 <dmp_enable_feature+0x1a2>
        dmp.packet_length += 6;
 800328a:	73ab      	strb	r3, [r5, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800328c:	f014 0f14 	tst.w	r4, #20
        dmp.packet_length += 16;
 8003290:	bf1e      	ittt	ne
 8003292:	7bab      	ldrbne	r3, [r5, #14]
 8003294:	3310      	addne	r3, #16
 8003296:	73ab      	strbne	r3, [r5, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8003298:	b117      	cbz	r7, 80032a0 <dmp_enable_feature+0x180>
        dmp.packet_length += 4;
 800329a:	7bab      	ldrb	r3, [r5, #14]
 800329c:	3304      	adds	r3, #4
 800329e:	73ab      	strb	r3, [r5, #14]
}
 80032a0:	2000      	movs	r0, #0
 80032a2:	b004      	add	sp, #16
 80032a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        dmp_enable_gyro_cal(0);
 80032a8:	f7ff fef8 	bl	800309c <dmp_enable_gyro_cal>
 80032ac:	e786      	b.n	80031bc <dmp_enable_feature+0x9c>
        tmp[0] = 0xD8;
 80032ae:	23d8      	movs	r3, #216	@ 0xd8
        mpu_write_mem(CFG_20, 1, tmp);
 80032b0:	2101      	movs	r1, #1
 80032b2:	aa01      	add	r2, sp, #4
 80032b4:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
        tmp[0] = 0xD8;
 80032b8:	f88d 3004 	strb.w	r3, [sp, #4]
        mpu_write_mem(CFG_20, 1, tmp);
 80032bc:	f7ff f83e 	bl	800233c <mpu_write_mem>
 80032c0:	e7be      	b.n	8003240 <dmp_enable_feature+0x120>
        dmp.packet_length += 6;
 80032c2:	3306      	adds	r3, #6
 80032c4:	e7e1      	b.n	800328a <dmp_enable_feature+0x16a>
 80032c6:	bf00      	nop
 80032c8:	09e3ca02 	.word	0x09e3ca02
 80032cc:	02cae309 	.word	0x02cae309
 80032d0:	20000254 	.word	0x20000254

080032d4 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 80032d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032d8:	4699      	mov	r9, r3
    unsigned char ii = 0;

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 80032da:	2300      	movs	r3, #0
{
 80032dc:	b089      	sub	sp, #36	@ 0x24
 80032de:	9d12      	ldr	r5, [sp, #72]	@ 0x48

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 80032e0:	f8df a14c 	ldr.w	sl, [pc, #332]	@ 8003430 <dmp_read_fifo+0x15c>
{
 80032e4:	4607      	mov	r7, r0
 80032e6:	4688      	mov	r8, r1
 80032e8:	4693      	mov	fp, r2
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 80032ea:	4669      	mov	r1, sp
 80032ec:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80032ee:	f89a 000e 	ldrb.w	r0, [sl, #14]
    sensors[0] = 0;
 80032f2:	802b      	strh	r3, [r5, #0]
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 80032f4:	f7fe fdac 	bl	8001e50 <mpu_read_fifo_stream>
 80032f8:	4606      	mov	r6, r0
 80032fa:	bb50      	cbnz	r0, 8003352 <dmp_read_fifo+0x7e>
        return -1;

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 80032fc:	f8ba 300a 	ldrh.w	r3, [sl, #10]
 8003300:	f013 0f14 	tst.w	r3, #20
 8003304:	f000 8091 	beq.w	800342a <dmp_read_fifo+0x156>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8003308:	9a01      	ldr	r2, [sp, #4]
 800330a:	9800      	ldr	r0, [sp, #0]
 800330c:	ba14      	rev	r4, r2
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
        quat_q14[1] = quat[1] >> 16;
 800330e:	ea4f 4c24 	mov.w	ip, r4, asr #16
        quat_q14[2] = quat[2] >> 16;
        quat_q14[3] = quat[3] >> 16;
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8003312:	fb0c fc0c 	mul.w	ip, ip, ip
 8003316:	ba00      	rev	r0, r0
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8003318:	f8cb 0000 	str.w	r0, [fp]
        quat_q14[0] = quat[0] >> 16;
 800331c:	1400      	asrs	r0, r0, #16
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800331e:	fb00 c000 	mla	r0, r0, r0, ip
 8003322:	9902      	ldr	r1, [sp, #8]
 8003324:	9a03      	ldr	r2, [sp, #12]
 8003326:	ba09      	rev	r1, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8003328:	f8cb 1008 	str.w	r1, [fp, #8]
        quat_q14[2] = quat[2] >> 16;
 800332c:	1409      	asrs	r1, r1, #16
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800332e:	fb01 0101 	mla	r1, r1, r1, r0
 8003332:	ba12      	rev	r2, r2
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8003334:	f8cb 200c 	str.w	r2, [fp, #12]
        quat_q14[3] = quat[3] >> 16;
 8003338:	1412      	asrs	r2, r2, #16
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800333a:	fb02 1202 	mla	r2, r2, r2, r1
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800333e:	f102 4271 	add.w	r2, r2, #4043309056	@ 0xf1000000
 8003342:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8003346:	f8cb 4004 	str.w	r4, [fp, #4]
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800334a:	d908      	bls.n	800335e <dmp_read_fifo+0x8a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800334c:	f7fe fb66 	bl	8001a1c <mpu_reset_fifo>
            sensors[0] = 0;
 8003350:	802e      	strh	r6, [r5, #0]
        return -1;
 8003352:	f04f 36ff 	mov.w	r6, #4294967295
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
        decode_gesture(fifo_data + ii);

    get_ms(timestamp);
    return 0;
}
 8003356:	4630      	mov	r0, r6
 8003358:	b009      	add	sp, #36	@ 0x24
 800335a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        sensors[0] |= INV_WXYZ_QUAT;
 800335e:	882a      	ldrh	r2, [r5, #0]
 8003360:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003364:	802a      	strh	r2, [r5, #0]
        ii += 16;
 8003366:	2210      	movs	r2, #16
    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8003368:	0658      	lsls	r0, r3, #25
 800336a:	d520      	bpl.n	80033ae <dmp_read_fifo+0xda>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800336c:	f102 0120 	add.w	r1, r2, #32
 8003370:	4469      	add	r1, sp
 8003372:	f811 4c20 	ldrb.w	r4, [r1, #-32]
 8003376:	f811 0c1f 	ldrb.w	r0, [r1, #-31]
        ii += 6;
 800337a:	3206      	adds	r2, #6
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800337c:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8003380:	f8a8 0000 	strh.w	r0, [r8]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8003384:	f811 4c1e 	ldrb.w	r4, [r1, #-30]
 8003388:	f811 0c1d 	ldrb.w	r0, [r1, #-29]
        ii += 6;
 800338c:	b2d2      	uxtb	r2, r2
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800338e:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 8003392:	f8a8 0002 	strh.w	r0, [r8, #2]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8003396:	f811 0c1c 	ldrb.w	r0, [r1, #-28]
 800339a:	f811 1c1b 	ldrb.w	r1, [r1, #-27]
 800339e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 80033a2:	f8a8 1004 	strh.w	r1, [r8, #4]
        sensors[0] |= INV_XYZ_ACCEL;
 80033a6:	8829      	ldrh	r1, [r5, #0]
 80033a8:	f041 0108 	orr.w	r1, r1, #8
 80033ac:	8029      	strh	r1, [r5, #0]
    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80033ae:	f413 7fc0 	tst.w	r3, #384	@ 0x180
 80033b2:	d01d      	beq.n	80033f0 <dmp_read_fifo+0x11c>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80033b4:	f102 0120 	add.w	r1, r2, #32
 80033b8:	4469      	add	r1, sp
 80033ba:	f811 4c20 	ldrb.w	r4, [r1, #-32]
 80033be:	f811 0c1f 	ldrb.w	r0, [r1, #-31]
        ii += 6;
 80033c2:	3206      	adds	r2, #6
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80033c4:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 80033c8:	8038      	strh	r0, [r7, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80033ca:	f811 4c1e 	ldrb.w	r4, [r1, #-30]
 80033ce:	f811 0c1d 	ldrb.w	r0, [r1, #-29]
        ii += 6;
 80033d2:	b2d2      	uxtb	r2, r2
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80033d4:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 80033d8:	8078      	strh	r0, [r7, #2]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80033da:	f811 0c1c 	ldrb.w	r0, [r1, #-28]
 80033de:	f811 1c1b 	ldrb.w	r1, [r1, #-27]
 80033e2:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 80033e6:	80b9      	strh	r1, [r7, #4]
        sensors[0] |= INV_XYZ_GYRO;
 80033e8:	8829      	ldrh	r1, [r5, #0]
 80033ea:	f041 0170 	orr.w	r1, r1, #112	@ 0x70
 80033ee:	8029      	strh	r1, [r5, #0]
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80033f0:	0799      	lsls	r1, r3, #30
 80033f2:	d016      	beq.n	8003422 <dmp_read_fifo+0x14e>
        decode_gesture(fifo_data + ii);
 80033f4:	eb0d 0402 	add.w	r4, sp, r2
    if (gesture[1] & INT_SRC_TAP) {
 80033f8:	7863      	ldrb	r3, [r4, #1]
    android_orient = gesture[3] & 0xC0;
 80033fa:	78e5      	ldrb	r5, [r4, #3]
    if (gesture[1] & INT_SRC_TAP) {
 80033fc:	07da      	lsls	r2, r3, #31
 80033fe:	d508      	bpl.n	8003412 <dmp_read_fifo+0x13e>
        if (dmp.tap_cb)
 8003400:	f8da 3000 	ldr.w	r3, [sl]
 8003404:	b12b      	cbz	r3, 8003412 <dmp_read_fifo+0x13e>
        count = (tap % 8) + 1;
 8003406:	f005 0107 	and.w	r1, r5, #7
            dmp.tap_cb(direction, count);
 800340a:	3101      	adds	r1, #1
 800340c:	f3c5 00c2 	ubfx	r0, r5, #3, #3
 8003410:	4798      	blx	r3
    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8003412:	7863      	ldrb	r3, [r4, #1]
 8003414:	071b      	lsls	r3, r3, #28
 8003416:	d504      	bpl.n	8003422 <dmp_read_fifo+0x14e>
        if (dmp.android_orient_cb)
 8003418:	f8da 3004 	ldr.w	r3, [sl, #4]
 800341c:	b10b      	cbz	r3, 8003422 <dmp_read_fifo+0x14e>
            dmp.android_orient_cb(android_orient >> 6);
 800341e:	09a8      	lsrs	r0, r5, #6
 8003420:	4798      	blx	r3
    get_ms(timestamp);
 8003422:	4648      	mov	r0, r9
 8003424:	f7ff fa60 	bl	80028e8 <mget_ms>
    return 0;
 8003428:	e795      	b.n	8003356 <dmp_read_fifo+0x82>
    unsigned char ii = 0;
 800342a:	4602      	mov	r2, r0
 800342c:	e79c      	b.n	8003368 <dmp_read_fifo+0x94>
 800342e:	bf00      	nop
 8003430:	20000254 	.word	0x20000254

08003434 <HAL_GPIO_EXTI_Callback>:
//     SR04_STATE = SR04_READY;
//   }
// }
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
  if (GPIO_Pin == ECHO_Pin)
 8003434:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 8003438:	d101      	bne.n	800343e <HAL_GPIO_EXTI_Callback+0xa>
  {
    ECHO_Callback();
 800343a:	f000 be61 	b.w	8004100 <ECHO_Callback>
  }
  else if (GPIO_Pin == KEY1_Pin) // reverse direction
 800343e:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8003442:	d106      	bne.n	8003452 <HAL_GPIO_EXTI_Callback+0x1e>
  {
    duty = -duty;
 8003444:	4b10      	ldr	r3, [pc, #64]	@ (8003488 <HAL_GPIO_EXTI_Callback+0x54>)
 8003446:	6819      	ldr	r1, [r3, #0]
 8003448:	4249      	negs	r1, r1
 800344a:	6019      	str	r1, [r3, #0]
      if (duty < -7200)
      {
        duty = 0;
      }
    }
    Duty_motor(duty, duty);
 800344c:	4608      	mov	r0, r1
 800344e:	f000 bacb 	b.w	80039e8 <Duty_motor>
  else if (GPIO_Pin == KEY2_Pin) // KEY2   // change duty
 8003452:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003456:	d114      	bne.n	8003482 <HAL_GPIO_EXTI_Callback+0x4e>
    if (duty > 0)
 8003458:	4a0b      	ldr	r2, [pc, #44]	@ (8003488 <HAL_GPIO_EXTI_Callback+0x54>)
 800345a:	6813      	ldr	r3, [r2, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	dd09      	ble.n	8003474 <HAL_GPIO_EXTI_Callback+0x40>
      duty += 1000;
 8003460:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
      if (duty > 7200)
 8003464:	f5b3 5fe1 	cmp.w	r3, #7200	@ 0x1c20
      duty += 1000;
 8003468:	6013      	str	r3, [r2, #0]
      if (duty > 7200)
 800346a:	dd01      	ble.n	8003470 <HAL_GPIO_EXTI_Callback+0x3c>
        duty = 0;
 800346c:	2300      	movs	r3, #0
 800346e:	6013      	str	r3, [r2, #0]
    Duty_motor(duty, duty);
 8003470:	6811      	ldr	r1, [r2, #0]
 8003472:	e7eb      	b.n	800344c <HAL_GPIO_EXTI_Callback+0x18>
      duty -= 1000;
 8003474:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
      if (duty < -7200)
 8003478:	f513 5fe1 	cmn.w	r3, #7200	@ 0x1c20
      duty -= 1000;
 800347c:	6013      	str	r3, [r2, #0]
      if (duty < -7200)
 800347e:	dbf5      	blt.n	800346c <HAL_GPIO_EXTI_Callback+0x38>
 8003480:	e7f6      	b.n	8003470 <HAL_GPIO_EXTI_Callback+0x3c>
  else // GPIO_Pin == MPU_INT_Pin)
  {
    // Encoder_L = Get_Speed(&htim2);
    // Encoder_R = Get_Speed(&htim4);
    // do nothing.
    control();
 8003482:	f000 bd9f 	b.w	8003fc4 <control>
 8003486:	bf00      	nop
 8003488:	20000524 	.word	0x20000524

0800348c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800348c:	b510      	push	{r4, lr}
 800348e:	b090      	sub	sp, #64	@ 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003490:	2214      	movs	r2, #20
 8003492:	2100      	movs	r1, #0
 8003494:	a808      	add	r0, sp, #32
 8003496:	f004 f9e6 	bl	8007866 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800349a:	2214      	movs	r2, #20
 800349c:	2100      	movs	r1, #0
 800349e:	a801      	add	r0, sp, #4
 80034a0:	f004 f9e1 	bl	8007866 <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034a4:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034aa:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034ac:	e9cd 430d 	strd	r4, r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80034b4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034b8:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80034ba:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80034bc:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034be:	f002 fbb5 	bl	8005c2c <HAL_RCC_OscConfig>
 80034c2:	b108      	cbz	r0, 80034c8 <SystemClock_Config+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80034c4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80034c6:	e7fe      	b.n	80034c6 <SystemClock_Config+0x3a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034c8:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034ca:	e9cd 3401 	strd	r3, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034d2:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034d4:	e9cd 3004 	strd	r3, r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034d8:	4621      	mov	r1, r4
 80034da:	a801      	add	r0, sp, #4
 80034dc:	f002 fd68 	bl	8005fb0 <HAL_RCC_ClockConfig>
 80034e0:	b108      	cbz	r0, 80034e6 <SystemClock_Config+0x5a>
 80034e2:	b672      	cpsid	i
  while (1)
 80034e4:	e7fe      	b.n	80034e4 <SystemClock_Config+0x58>
}
 80034e6:	b010      	add	sp, #64	@ 0x40
 80034e8:	bd10      	pop	{r4, pc}
	...

080034ec <main>:
{
 80034ec:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80034ee:	4db2      	ldr	r5, [pc, #712]	@ (80037b8 <main+0x2cc>)
{
 80034f0:	b09a      	sub	sp, #104	@ 0x68
  HAL_Init();
 80034f2:	f001 f8ab 	bl	800464c <HAL_Init>
  SystemClock_Config();
 80034f6:	f7ff ffc9 	bl	800348c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034fa:	2210      	movs	r2, #16
 80034fc:	2100      	movs	r1, #0
 80034fe:	a811      	add	r0, sp, #68	@ 0x44
 8003500:	f004 f9b1 	bl	8007866 <memset>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003504:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOB, L1_Pin|L2_Pin|R1_Pin|R2_Pin
 8003506:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003508:	f043 0320 	orr.w	r3, r3, #32
 800350c:	61ab      	str	r3, [r5, #24]
 800350e:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOB, L1_Pin|L2_Pin|R1_Pin|R2_Pin
 8003510:	f24f 0118 	movw	r1, #61464	@ 0xf018
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003514:	f003 0320 	and.w	r3, r3, #32
 8003518:	9301      	str	r3, [sp, #4]
 800351a:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800351c:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOB, L1_Pin|L2_Pin|R1_Pin|R2_Pin
 800351e:	48a7      	ldr	r0, [pc, #668]	@ (80037bc <main+0x2d0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003520:	f043 0304 	orr.w	r3, r3, #4
 8003524:	61ab      	str	r3, [r5, #24]
 8003526:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003528:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	9302      	str	r3, [sp, #8]
 8003530:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003532:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003534:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003536:	f043 0308 	orr.w	r3, r3, #8
 800353a:	61ab      	str	r3, [r5, #24]
 800353c:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800353e:	2703      	movs	r7, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003540:	f003 0308 	and.w	r3, r3, #8
 8003544:	9303      	str	r3, [sp, #12]
 8003546:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, L1_Pin|L2_Pin|R1_Pin|R2_Pin
 8003548:	f001 fb28 	bl	8004b9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800354c:	2200      	movs	r2, #0
 800354e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003552:	489b      	ldr	r0, [pc, #620]	@ (80037c0 <main+0x2d4>)
 8003554:	f001 fb22 	bl	8004b9c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003558:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800355c:	e9cd 3611 	strd	r3, r6, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003560:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003562:	4896      	ldr	r0, [pc, #600]	@ (80037bc <main+0x2d0>)
 8003564:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003566:	e9cd 4313 	strd	r4, r3, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800356a:	f001 fa39 	bl	80049e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TRIG_Pin;
 800356e:	f44f 7300 	mov.w	r3, #512	@ 0x200
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8003572:	4893      	ldr	r0, [pc, #588]	@ (80037c0 <main+0x2d4>)
 8003574:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003576:	e9cd 3611 	strd	r3, r6, [sp, #68]	@ 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357a:	9413      	str	r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800357c:	9714      	str	r7, [sp, #80]	@ 0x50
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 800357e:	f001 fa2f 	bl	80049e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003582:	f44f 6c80 	mov.w	ip, #1024	@ 0x400
 8003586:	4b8f      	ldr	r3, [pc, #572]	@ (80037c4 <main+0x2d8>)
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8003588:	488d      	ldr	r0, [pc, #564]	@ (80037c0 <main+0x2d4>)
 800358a:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800358c:	e9cd c311 	strd	ip, r3, [sp, #68]	@ 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003590:	9413      	str	r4, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8003592:	f001 fa25 	bl	80049e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003596:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 800359a:	f8df 922c 	ldr.w	r9, [pc, #556]	@ 80037c8 <main+0x2dc>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359e:	4888      	ldr	r0, [pc, #544]	@ (80037c0 <main+0x2d4>)
 80035a0:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80035a2:	e9cd 3911 	strd	r3, r9, [sp, #68]	@ 0x44
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035a6:	9613      	str	r6, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035a8:	f001 fa1a 	bl	80049e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80035ac:	f04f 0e18 	mov.w	lr, #24
 80035b0:	2311      	movs	r3, #17
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 80035b2:	f04f 0820 	mov.w	r8, #32
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b6:	4881      	ldr	r0, [pc, #516]	@ (80037bc <main+0x2d0>)
 80035b8:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80035ba:	e9cd e311 	strd	lr, r3, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035be:	e9cd 4713 	strd	r4, r7, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035c2:	f001 fa0d 	bl	80049e0 <HAL_GPIO_Init>
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 80035c6:	487d      	ldr	r0, [pc, #500]	@ (80037bc <main+0x2d0>)
 80035c8:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80035ca:	e9cd 8911 	strd	r8, r9, [sp, #68]	@ 0x44
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035ce:	9613      	str	r6, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 80035d0:	f001 fa06 	bl	80049e0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80035d4:	4622      	mov	r2, r4
 80035d6:	4631      	mov	r1, r6
 80035d8:	2028      	movs	r0, #40	@ 0x28
 80035da:	f001 f87f 	bl	80046dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80035de:	2028      	movs	r0, #40	@ 0x28
 80035e0:	f001 f8ac 	bl	800473c <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035e4:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 80035e6:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035e8:	4333      	orrs	r3, r6
 80035ea:	616b      	str	r3, [r5, #20]
 80035ec:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 80035ee:	4631      	mov	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035f0:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 80035f2:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 80035f8:	f001 f870 	bl	80046dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80035fc:	2010      	movs	r0, #16
 80035fe:	f001 f89d 	bl	800473c <HAL_NVIC_EnableIRQ>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003602:	2210      	movs	r2, #16
 8003604:	4621      	mov	r1, r4
 8003606:	a806      	add	r0, sp, #24
 8003608:	f004 f92d 	bl	8007866 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800360c:	221c      	movs	r2, #28
 800360e:	4621      	mov	r1, r4
 8003610:	a80a      	add	r0, sp, #40	@ 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003612:	e9cd 4404 	strd	r4, r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003616:	f004 f926 	bl	8007866 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800361a:	4642      	mov	r2, r8
 800361c:	4621      	mov	r1, r4
 800361e:	a811      	add	r0, sp, #68	@ 0x44
 8003620:	f004 f921 	bl	8007866 <memset>
  htim1.Instance = TIM1;
 8003624:	4d69      	ldr	r5, [pc, #420]	@ (80037cc <main+0x2e0>)
 8003626:	4b6a      	ldr	r3, [pc, #424]	@ (80037d0 <main+0x2e4>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003628:	4628      	mov	r0, r5
  htim1.Init.Prescaler = 0;
 800362a:	e9c5 3400 	strd	r3, r4, [r5]
  htim1.Init.Period = 7199;
 800362e:	f641 431f 	movw	r3, #7199	@ 0x1c1f
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003632:	e9c5 4405 	strd	r4, r4, [r5, #20]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003636:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800363a:	60ac      	str	r4, [r5, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800363c:	f002 feb4 	bl	80063a8 <HAL_TIM_Base_Init>
 8003640:	b108      	cbz	r0, 8003646 <main+0x15a>
 8003642:	b672      	cpsid	i
  while (1)
 8003644:	e7fe      	b.n	8003644 <main+0x158>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003646:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800364a:	4628      	mov	r0, r5
 800364c:	a906      	add	r1, sp, #24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800364e:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003650:	f002 ffe4 	bl	800661c <HAL_TIM_ConfigClockSource>
 8003654:	b108      	cbz	r0, 800365a <main+0x16e>
 8003656:	b672      	cpsid	i
  while (1)
 8003658:	e7fe      	b.n	8003658 <main+0x16c>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800365a:	4628      	mov	r0, r5
 800365c:	f002 fed0 	bl	8006400 <HAL_TIM_PWM_Init>
 8003660:	b108      	cbz	r0, 8003666 <main+0x17a>
 8003662:	b672      	cpsid	i
  while (1)
 8003664:	e7fe      	b.n	8003664 <main+0x178>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003666:	e9cd 0004 	strd	r0, r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800366a:	a904      	add	r1, sp, #16
 800366c:	4628      	mov	r0, r5
 800366e:	f003 f8cd 	bl	800680c <HAL_TIMEx_MasterConfigSynchronization>
 8003672:	4602      	mov	r2, r0
 8003674:	b108      	cbz	r0, 800367a <main+0x18e>
 8003676:	b672      	cpsid	i
  while (1)
 8003678:	e7fe      	b.n	8003678 <main+0x18c>
  sConfigOC.Pulse = 7200;
 800367a:	2460      	movs	r4, #96	@ 0x60
 800367c:	f44f 53e1 	mov.w	r3, #7200	@ 0x1c20
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003680:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003684:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003688:	9010      	str	r0, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800368a:	a90a      	add	r1, sp, #40	@ 0x28
 800368c:	4628      	mov	r0, r5
  sConfigOC.Pulse = 7200;
 800368e:	e9cd 430a 	strd	r4, r3, [sp, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003692:	f002 ff61 	bl	8006558 <HAL_TIM_PWM_ConfigChannel>
 8003696:	b108      	cbz	r0, 800369c <main+0x1b0>
 8003698:	b672      	cpsid	i
  while (1)
 800369a:	e7fe      	b.n	800369a <main+0x1ae>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800369c:	220c      	movs	r2, #12
 800369e:	4628      	mov	r0, r5
 80036a0:	a90a      	add	r1, sp, #40	@ 0x28
 80036a2:	f002 ff59 	bl	8006558 <HAL_TIM_PWM_ConfigChannel>
 80036a6:	b108      	cbz	r0, 80036ac <main+0x1c0>
 80036a8:	b672      	cpsid	i
  while (1)
 80036aa:	e7fe      	b.n	80036aa <main+0x1be>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80036b0:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 80036b4:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80036b8:	9015      	str	r0, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80036ba:	9018      	str	r0, [sp, #96]	@ 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036bc:	a911      	add	r1, sp, #68	@ 0x44
 80036be:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036c0:	9316      	str	r3, [sp, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036c2:	f003 f8d1 	bl	8006868 <HAL_TIMEx_ConfigBreakDeadTime>
 80036c6:	4604      	mov	r4, r0
 80036c8:	b108      	cbz	r0, 80036ce <main+0x1e2>
 80036ca:	b672      	cpsid	i
  while (1)
 80036cc:	e7fe      	b.n	80036cc <main+0x1e0>
  HAL_TIM_MspPostInit(&htim1);
 80036ce:	4628      	mov	r0, r5
 80036d0:	f000 fe40 	bl	8004354 <HAL_TIM_MspPostInit>
  TIM_Encoder_InitTypeDef sConfig = {0};
 80036d4:	4621      	mov	r1, r4
 80036d6:	4642      	mov	r2, r8
 80036d8:	a812      	add	r0, sp, #72	@ 0x48
 80036da:	f004 f8c4 	bl	8007866 <memset>
  htim2.Instance = TIM2;
 80036de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80036e2:	4d3c      	ldr	r5, [pc, #240]	@ (80037d4 <main+0x2e8>)
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80036e4:	a911      	add	r1, sp, #68	@ 0x44
  htim2.Init.Prescaler = 0;
 80036e6:	e9c5 3400 	strd	r3, r4, [r5]
  htim2.Init.Period = 65535;
 80036ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80036ee:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036f0:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036f4:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036f8:	60ac      	str	r4, [r5, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036fa:	61ac      	str	r4, [r5, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80036fc:	9711      	str	r7, [sp, #68]	@ 0x44
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80036fe:	9613      	str	r6, [sp, #76]	@ 0x4c
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003700:	9617      	str	r6, [sp, #92]	@ 0x5c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003702:	f002 fea9 	bl	8006458 <HAL_TIM_Encoder_Init>
 8003706:	b108      	cbz	r0, 800370c <main+0x220>
 8003708:	b672      	cpsid	i
  while (1)
 800370a:	e7fe      	b.n	800370a <main+0x21e>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800370c:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003710:	a90a      	add	r1, sp, #40	@ 0x28
 8003712:	4628      	mov	r0, r5
 8003714:	f003 f87a 	bl	800680c <HAL_TIMEx_MasterConfigSynchronization>
 8003718:	4603      	mov	r3, r0
 800371a:	b108      	cbz	r0, 8003720 <main+0x234>
 800371c:	b672      	cpsid	i
  while (1)
 800371e:	e7fe      	b.n	800371e <main+0x232>
  huart2.Init.BaudRate = 115200;
 8003720:	f44f 34e1 	mov.w	r4, #115200	@ 0x1c200
  huart2.Instance = USART2;
 8003724:	482c      	ldr	r0, [pc, #176]	@ (80037d8 <main+0x2ec>)
  huart2.Init.BaudRate = 115200;
 8003726:	4a2d      	ldr	r2, [pc, #180]	@ (80037dc <main+0x2f0>)
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003728:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.BaudRate = 115200;
 800372c:	e9c0 2400 	strd	r2, r4, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003730:	220c      	movs	r2, #12
  huart2.Init.Parity = UART_PARITY_NONE;
 8003732:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003734:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003738:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800373a:	f003 f923 	bl	8006984 <HAL_UART_Init>
 800373e:	b108      	cbz	r0, 8003744 <main+0x258>
 8003740:	b672      	cpsid	i
  while (1)
 8003742:	e7fe      	b.n	8003742 <main+0x256>
  huart3.Instance = USART3;
 8003744:	4826      	ldr	r0, [pc, #152]	@ (80037e0 <main+0x2f4>)
 8003746:	4b27      	ldr	r3, [pc, #156]	@ (80037e4 <main+0x2f8>)
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003748:	270c      	movs	r7, #12
  huart3.Init.BaudRate = 115200;
 800374a:	e9c0 3400 	strd	r3, r4, [r0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800374e:	2300      	movs	r3, #0
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003750:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003754:	e9c0 7305 	strd	r7, r3, [r0, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003758:	6103      	str	r3, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800375a:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800375c:	f003 f912 	bl	8006984 <HAL_UART_Init>
 8003760:	4604      	mov	r4, r0
 8003762:	b108      	cbz	r0, 8003768 <main+0x27c>
 8003764:	b672      	cpsid	i
  while (1)
 8003766:	e7fe      	b.n	8003766 <main+0x27a>
  TIM_Encoder_InitTypeDef sConfig = {0};
 8003768:	4601      	mov	r1, r0
 800376a:	2220      	movs	r2, #32
 800376c:	a812      	add	r0, sp, #72	@ 0x48
 800376e:	f004 f87a 	bl	8007866 <memset>
  htim4.Instance = TIM4;
 8003772:	4d1d      	ldr	r5, [pc, #116]	@ (80037e8 <main+0x2fc>)
 8003774:	4b1d      	ldr	r3, [pc, #116]	@ (80037ec <main+0x300>)
  htim4.Init.Period = 65535;
 8003776:	f64f 78ff 	movw	r8, #65535	@ 0xffff
  htim4.Init.Prescaler = 0;
 800377a:	e9c5 3400 	strd	r3, r4, [r5]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800377e:	2303      	movs	r3, #3
 8003780:	9311      	str	r3, [sp, #68]	@ 0x44
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003782:	2301      	movs	r3, #1
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003784:	4628      	mov	r0, r5
 8003786:	a911      	add	r1, sp, #68	@ 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003788:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800378c:	e9c5 8403 	strd	r8, r4, [r5, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003790:	60ac      	str	r4, [r5, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003792:	61ac      	str	r4, [r5, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003794:	9313      	str	r3, [sp, #76]	@ 0x4c
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003796:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003798:	f002 fe5e 	bl	8006458 <HAL_TIM_Encoder_Init>
 800379c:	b108      	cbz	r0, 80037a2 <main+0x2b6>
 800379e:	b672      	cpsid	i
  while (1)
 80037a0:	e7fe      	b.n	80037a0 <main+0x2b4>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037a2:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80037a6:	a90a      	add	r1, sp, #40	@ 0x28
 80037a8:	4628      	mov	r0, r5
 80037aa:	f003 f82f 	bl	800680c <HAL_TIMEx_MasterConfigSynchronization>
 80037ae:	4603      	mov	r3, r0
 80037b0:	b1f0      	cbz	r0, 80037f0 <main+0x304>
 80037b2:	b672      	cpsid	i
  while (1)
 80037b4:	e7fe      	b.n	80037b4 <main+0x2c8>
 80037b6:	bf00      	nop
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40010c00 	.word	0x40010c00
 80037c0:	40010800 	.word	0x40010800
 80037c4:	10310000 	.word	0x10310000
 80037c8:	10210000 	.word	0x10210000
 80037cc:	200003e0 	.word	0x200003e0
 80037d0:	40012c00 	.word	0x40012c00
 80037d4:	20000398 	.word	0x20000398
 80037d8:	200002c0 	.word	0x200002c0
 80037dc:	40004400 	.word	0x40004400
 80037e0:	20000278 	.word	0x20000278
 80037e4:	40004800 	.word	0x40004800
 80037e8:	20000308 	.word	0x20000308
 80037ec:	40000800 	.word	0x40000800
  hi2c1.Instance = I2C1;
 80037f0:	4866      	ldr	r0, [pc, #408]	@ (800398c <main+0x4a0>)
  hi2c1.Init.ClockSpeed = 400000;
 80037f2:	4967      	ldr	r1, [pc, #412]	@ (8003990 <main+0x4a4>)
 80037f4:	4a67      	ldr	r2, [pc, #412]	@ (8003994 <main+0x4a8>)
  hi2c1.Init.OwnAddress1 = 0;
 80037f6:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.ClockSpeed = 400000;
 80037fa:	e9c0 1200 	strd	r1, r2, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80037fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003802:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003806:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800380a:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800380c:	f001 fb22 	bl	8004e54 <HAL_I2C_Init>
 8003810:	4606      	mov	r6, r0
 8003812:	b108      	cbz	r0, 8003818 <main+0x32c>
 8003814:	b672      	cpsid	i
  while (1)
 8003816:	e7fe      	b.n	8003816 <main+0x32a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003818:	2210      	movs	r2, #16
 800381a:	4601      	mov	r1, r0
 800381c:	a811      	add	r0, sp, #68	@ 0x44
 800381e:	f004 f822 	bl	8007866 <memset>
  htim3.Init.Prescaler = 71;
 8003822:	2347      	movs	r3, #71	@ 0x47
  htim3.Instance = TIM3;
 8003824:	4c5c      	ldr	r4, [pc, #368]	@ (8003998 <main+0x4ac>)
  htim3.Init.Prescaler = 71;
 8003826:	4a5d      	ldr	r2, [pc, #372]	@ (800399c <main+0x4b0>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003828:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800382a:	e9cd 660a 	strd	r6, r6, [sp, #40]	@ 0x28
  htim3.Init.Prescaler = 71;
 800382e:	e9c4 2300 	strd	r2, r3, [r4]
  htim3.Init.Period = 65535;
 8003832:	e9c4 6802 	strd	r6, r8, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003836:	6126      	str	r6, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003838:	61a6      	str	r6, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800383a:	f002 fdb5 	bl	80063a8 <HAL_TIM_Base_Init>
 800383e:	b108      	cbz	r0, 8003844 <main+0x358>
 8003840:	b672      	cpsid	i
  while (1)
 8003842:	e7fe      	b.n	8003842 <main+0x356>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003844:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003848:	4620      	mov	r0, r4
 800384a:	a911      	add	r1, sp, #68	@ 0x44
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800384c:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800384e:	f002 fee5 	bl	800661c <HAL_TIM_ConfigClockSource>
 8003852:	b108      	cbz	r0, 8003858 <main+0x36c>
 8003854:	b672      	cpsid	i
  while (1)
 8003856:	e7fe      	b.n	8003856 <main+0x36a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003858:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800385c:	a90a      	add	r1, sp, #40	@ 0x28
 800385e:	4620      	mov	r0, r4
 8003860:	f002 ffd4 	bl	800680c <HAL_TIMEx_MasterConfigSynchronization>
 8003864:	4604      	mov	r4, r0
 8003866:	b108      	cbz	r0, 800386c <main+0x380>
 8003868:	b672      	cpsid	i
  while (1)
 800386a:	e7fe      	b.n	800386a <main+0x37e>
  OLED_Init();
 800386c:	f000 fa90 	bl	8003d90 <OLED_Init>
  OLED_Clear();
 8003870:	f000 fa96 	bl	8003da0 <OLED_Clear>
  MPU_Init();
 8003874:	f000 fa0a 	bl	8003c8c <MPU_Init>
  mpu_dmp_init();
 8003878:	f7ff f838 	bl	80028ec <mpu_dmp_init>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);  //Enable PB5 interrupt after the mpu was initialized
 800387c:	4622      	mov	r2, r4
 800387e:	4621      	mov	r1, r4
 8003880:	2017      	movs	r0, #23
 8003882:	f000 ff2b 	bl	80046dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003886:	2017      	movs	r0, #23
 8003888:	f000 ff58 	bl	800473c <HAL_NVIC_EnableIRQ>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800388c:	4621      	mov	r1, r4
 800388e:	4844      	ldr	r0, [pc, #272]	@ (80039a0 <main+0x4b4>)
 8003890:	f002 ffba 	bl	8006808 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003894:	4639      	mov	r1, r7
 8003896:	4842      	ldr	r0, [pc, #264]	@ (80039a0 <main+0x4b4>)
 8003898:	f002 ffb6 	bl	8006808 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800389c:	213c      	movs	r1, #60	@ 0x3c
 800389e:	4841      	ldr	r0, [pc, #260]	@ (80039a4 <main+0x4b8>)
 80038a0:	f002 fcf1 	bl	8006286 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80038a4:	213c      	movs	r1, #60	@ 0x3c
 80038a6:	4628      	mov	r0, r5
 80038a8:	f002 fced 	bl	8006286 <HAL_TIM_Encoder_Start>
    sprintf((char *)display_buf, "ENC_L:%d      ", Encoder_L);
 80038ac:	4c3e      	ldr	r4, [pc, #248]	@ (80039a8 <main+0x4bc>)
    Distance_Trig();
 80038ae:	f000 fc0f 	bl	80040d0 <Distance_Trig>
    sprintf((char *)display_buf, "ENC_L:%d      ", Encoder_L);
 80038b2:	4b3e      	ldr	r3, [pc, #248]	@ (80039ac <main+0x4c0>)
 80038b4:	4620      	mov	r0, r4
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	493d      	ldr	r1, [pc, #244]	@ (80039b0 <main+0x4c4>)
 80038ba:	f003 ff61 	bl	8007780 <siprintf>
    OLED_ShowString(0, 0, display_buf, 8);
 80038be:	2100      	movs	r1, #0
 80038c0:	4622      	mov	r2, r4
 80038c2:	4608      	mov	r0, r1
 80038c4:	2308      	movs	r3, #8
 80038c6:	f000 fadd 	bl	8003e84 <OLED_ShowString>
    sprintf((char *)display_buf, "ENC_R:%d      ", Encoder_R);
 80038ca:	4b3a      	ldr	r3, [pc, #232]	@ (80039b4 <main+0x4c8>)
 80038cc:	4620      	mov	r0, r4
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	4939      	ldr	r1, [pc, #228]	@ (80039b8 <main+0x4cc>)
 80038d2:	f003 ff55 	bl	8007780 <siprintf>
    OLED_ShowString(0, 1, display_buf, 8);
 80038d6:	4622      	mov	r2, r4
 80038d8:	2308      	movs	r3, #8
 80038da:	2101      	movs	r1, #1
 80038dc:	2000      	movs	r0, #0
 80038de:	f000 fad1 	bl	8003e84 <OLED_ShowString>
    sprintf((char *)display_buf, "pitch:%.2f   ", pitch);
 80038e2:	4b36      	ldr	r3, [pc, #216]	@ (80039bc <main+0x4d0>)
 80038e4:	6818      	ldr	r0, [r3, #0]
 80038e6:	f7fc fd9f 	bl	8000428 <__aeabi_f2d>
 80038ea:	4602      	mov	r2, r0
 80038ec:	460b      	mov	r3, r1
 80038ee:	4620      	mov	r0, r4
 80038f0:	4933      	ldr	r1, [pc, #204]	@ (80039c0 <main+0x4d4>)
 80038f2:	f003 ff45 	bl	8007780 <siprintf>
    OLED_ShowString(0, 2, display_buf, 8);
 80038f6:	4622      	mov	r2, r4
 80038f8:	2308      	movs	r3, #8
 80038fa:	2102      	movs	r1, #2
 80038fc:	2000      	movs	r0, #0
 80038fe:	f000 fac1 	bl	8003e84 <OLED_ShowString>
    sprintf((char *)display_buf, "roll:%.2f   ", roll);
 8003902:	4b30      	ldr	r3, [pc, #192]	@ (80039c4 <main+0x4d8>)
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	f7fc fd8f 	bl	8000428 <__aeabi_f2d>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	4620      	mov	r0, r4
 8003910:	492d      	ldr	r1, [pc, #180]	@ (80039c8 <main+0x4dc>)
 8003912:	f003 ff35 	bl	8007780 <siprintf>
    OLED_ShowString(0, 3, display_buf, 8);
 8003916:	4622      	mov	r2, r4
 8003918:	2308      	movs	r3, #8
 800391a:	2103      	movs	r1, #3
 800391c:	2000      	movs	r0, #0
 800391e:	f000 fab1 	bl	8003e84 <OLED_ShowString>
    sprintf((char *)display_buf, "yaw:%.2f   ", yaw);
 8003922:	4b2a      	ldr	r3, [pc, #168]	@ (80039cc <main+0x4e0>)
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	f7fc fd7f 	bl	8000428 <__aeabi_f2d>
 800392a:	4602      	mov	r2, r0
 800392c:	460b      	mov	r3, r1
 800392e:	4620      	mov	r0, r4
 8003930:	4927      	ldr	r1, [pc, #156]	@ (80039d0 <main+0x4e4>)
 8003932:	f003 ff25 	bl	8007780 <siprintf>
    OLED_ShowString(0, 4, display_buf, 8);
 8003936:	4622      	mov	r2, r4
 8003938:	2308      	movs	r3, #8
 800393a:	2104      	movs	r1, #4
 800393c:	2000      	movs	r0, #0
 800393e:	f000 faa1 	bl	8003e84 <OLED_ShowString>
    sprintf((char *)display_buf, "Distance:%.2f   ", distance);
 8003942:	4b24      	ldr	r3, [pc, #144]	@ (80039d4 <main+0x4e8>)
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	f7fc fd6f 	bl	8000428 <__aeabi_f2d>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	4620      	mov	r0, r4
 8003950:	4921      	ldr	r1, [pc, #132]	@ (80039d8 <main+0x4ec>)
 8003952:	f003 ff15 	bl	8007780 <siprintf>
    OLED_ShowString(0, 5, display_buf, 8);
 8003956:	4622      	mov	r2, r4
 8003958:	2105      	movs	r1, #5
 800395a:	2308      	movs	r3, #8
 800395c:	2000      	movs	r0, #0
 800395e:	f000 fa91 	bl	8003e84 <OLED_ShowString>
    sprintf((char *)display_buf, "GYRO_y:%.2f   ", (float)Gyro_Y);
 8003962:	4b1e      	ldr	r3, [pc, #120]	@ (80039dc <main+0x4f0>)
 8003964:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003968:	f7fd f998 	bl	8000c9c <__aeabi_i2f>
 800396c:	f7fc fd5c 	bl	8000428 <__aeabi_f2d>
 8003970:	4602      	mov	r2, r0
 8003972:	460b      	mov	r3, r1
 8003974:	4620      	mov	r0, r4
 8003976:	491a      	ldr	r1, [pc, #104]	@ (80039e0 <main+0x4f4>)
 8003978:	f003 ff02 	bl	8007780 <siprintf>
    OLED_ShowString(0, 6, display_buf, 8);
 800397c:	2308      	movs	r3, #8
 800397e:	4622      	mov	r2, r4
 8003980:	2106      	movs	r1, #6
 8003982:	2000      	movs	r0, #0
 8003984:	f000 fa7e 	bl	8003e84 <OLED_ShowString>
  while (1)
 8003988:	e791      	b.n	80038ae <main+0x3c2>
 800398a:	bf00      	nop
 800398c:	2000046c 	.word	0x2000046c
 8003990:	40005400 	.word	0x40005400
 8003994:	00061a80 	.word	0x00061a80
 8003998:	20000350 	.word	0x20000350
 800399c:	40000400 	.word	0x40000400
 80039a0:	200003e0 	.word	0x200003e0
 80039a4:	20000398 	.word	0x20000398
 80039a8:	20000264 	.word	0x20000264
 80039ac:	20000520 	.word	0x20000520
 80039b0:	0800b176 	.word	0x0800b176
 80039b4:	2000051c 	.word	0x2000051c
 80039b8:	0800b185 	.word	0x0800b185
 80039bc:	20000518 	.word	0x20000518
 80039c0:	0800b194 	.word	0x0800b194
 80039c4:	20000514 	.word	0x20000514
 80039c8:	0800b1a2 	.word	0x0800b1a2
 80039cc:	20000510 	.word	0x20000510
 80039d0:	0800b1af 	.word	0x0800b1af
 80039d4:	2000052c 	.word	0x2000052c
 80039d8:	0800b1bb 	.word	0x0800b1bb
 80039dc:	2000050c 	.word	0x2000050c
 80039e0:	0800b1cc 	.word	0x0800b1cc

080039e4 <Error_Handler>:
 80039e4:	b672      	cpsid	i
  while (1)
 80039e6:	e7fe      	b.n	80039e6 <Error_Handler+0x2>

080039e8 <Duty_motor>:
    else
        return num;
}

void Duty_motor(int Motor_L, int Motor_R)
{
 80039e8:	b570      	push	{r4, r5, r6, lr}

    // LEFT MOTOR
    if (Motor_L > 0)
 80039ea:	1e04      	subs	r4, r0, #0
{
 80039ec:	460d      	mov	r5, r1
    if (Motor_L > 0)
 80039ee:	dd2a      	ble.n	8003a46 <Duty_motor+0x5e>
    {
        HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, SET);
 80039f0:	2201      	movs	r2, #1
 80039f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80039f6:	4820      	ldr	r0, [pc, #128]	@ (8003a78 <Duty_motor+0x90>)
 80039f8:	f001 f8d0 	bl	8004b9c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, RESET);
 80039fc:	2200      	movs	r2, #0
 80039fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003a02:	481d      	ldr	r0, [pc, #116]	@ (8003a78 <Duty_motor+0x90>)
 8003a04:	f001 f8ca 	bl	8004b9c <HAL_GPIO_WritePin>
        if (Motor_L > DUTY_MAX)
 8003a08:	f5b4 5fe1 	cmp.w	r4, #7200	@ 0x1c20
 8003a0c:	bfa8      	it	ge
 8003a0e:	f44f 54e1 	movge.w	r4, #7200	@ 0x1c20
        if (Motor_L < DUTY_MIN)
        {
            Motor_L = DUTY_MIN;
        }
    }
    __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, abs(Motor_L));
 8003a12:	4e1a      	ldr	r6, [pc, #104]	@ (8003a7c <Duty_motor+0x94>)
 8003a14:	2c00      	cmp	r4, #0
 8003a16:	6833      	ldr	r3, [r6, #0]
 8003a18:	bfb8      	it	lt
 8003a1a:	4264      	neglt	r4, r4

    // RIGHT MOTOR
    if (Motor_R > 0)
 8003a1c:	2d00      	cmp	r5, #0
    __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, abs(Motor_L));
 8003a1e:	641c      	str	r4, [r3, #64]	@ 0x40
    if (Motor_R > 0)
 8003a20:	dd22      	ble.n	8003a68 <Duty_motor+0x80>
    {
        HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8003a22:	2201      	movs	r2, #1
 8003a24:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003a28:	4813      	ldr	r0, [pc, #76]	@ (8003a78 <Duty_motor+0x90>)
 8003a2a:	f001 f8b7 	bl	8004b9c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, RESET);
 8003a2e:	2200      	movs	r2, #0
        }
    }
    else
    {
        HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
        HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, SET);
 8003a30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a34:	4810      	ldr	r0, [pc, #64]	@ (8003a78 <Duty_motor+0x90>)
 8003a36:	f001 f8b1 	bl	8004b9c <HAL_GPIO_WritePin>
        if (Motor_L < DUTY_MIN)
        {
            Motor_L = DUTY_MIN;
        }
    }
    __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, abs(Motor_R));
 8003a3a:	6833      	ldr	r3, [r6, #0]
 8003a3c:	2d00      	cmp	r5, #0
 8003a3e:	bfb8      	it	lt
 8003a40:	426d      	neglt	r5, r5
 8003a42:	635d      	str	r5, [r3, #52]	@ 0x34
}
 8003a44:	bd70      	pop	{r4, r5, r6, pc}
        HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, RESET);
 8003a46:	2200      	movs	r2, #0
 8003a48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003a4c:	480a      	ldr	r0, [pc, #40]	@ (8003a78 <Duty_motor+0x90>)
 8003a4e:	f001 f8a5 	bl	8004b9c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, SET);
 8003a52:	2201      	movs	r2, #1
 8003a54:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003a58:	4807      	ldr	r0, [pc, #28]	@ (8003a78 <Duty_motor+0x90>)
 8003a5a:	f001 f89f 	bl	8004b9c <HAL_GPIO_WritePin>
        if (Motor_L < DUTY_MIN)
 8003a5e:	4b08      	ldr	r3, [pc, #32]	@ (8003a80 <Duty_motor+0x98>)
 8003a60:	429c      	cmp	r4, r3
 8003a62:	bfb8      	it	lt
 8003a64:	461c      	movlt	r4, r3
 8003a66:	e7d4      	b.n	8003a12 <Duty_motor+0x2a>
        HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003a6e:	4802      	ldr	r0, [pc, #8]	@ (8003a78 <Duty_motor+0x90>)
 8003a70:	f001 f894 	bl	8004b9c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, SET);
 8003a74:	2201      	movs	r2, #1
 8003a76:	e7db      	b.n	8003a30 <Duty_motor+0x48>
 8003a78:	40010c00 	.word	0x40010c00
 8003a7c:	200003e0 	.word	0x200003e0
 8003a80:	ffffe3e0 	.word	0xffffe3e0

08003a84 <MPU_Write_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Write_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 8003a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a86:	4605      	mov	r5, r0
 8003a88:	460f      	mov	r7, r1
 8003a8a:	4616      	mov	r6, r2
 8003a8c:	461c      	mov	r4, r3
    uint8_t i;
    MPU_IIC_Start();
 8003a8e:	f7fd fd13 	bl	80014b8 <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 8003a92:	0068      	lsls	r0, r5, #1
 8003a94:	f000 00fe 	and.w	r0, r0, #254	@ 0xfe
 8003a98:	f7fd fd3e 	bl	8001518 <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 8003a9c:	f7fd fd62 	bl	8001564 <IIC_Wait_Ack>
 8003aa0:	4605      	mov	r5, r0
 8003aa2:	b120      	cbz	r0, 8003aae <MPU_Write_Len+0x2a>
    {
        MPU_IIC_Stop();
 8003aa4:	f7fd fd22 	bl	80014ec <IIC_Stop>
        return 1;
 8003aa8:	2501      	movs	r5, #1
            return 1;
        }
    }
    MPU_IIC_Stop();
    return 0;
}
 8003aaa:	4628      	mov	r0, r5
 8003aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MPU_IIC_Send_Byte(reg);	//
 8003aae:	4638      	mov	r0, r7
 8003ab0:	f7fd fd32 	bl	8001518 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8003ab4:	f7fd fd56 	bl	8001564 <IIC_Wait_Ack>
    for(i=0; i<len; i++)
 8003ab8:	4426      	add	r6, r4
 8003aba:	42b4      	cmp	r4, r6
 8003abc:	d102      	bne.n	8003ac4 <MPU_Write_Len+0x40>
    MPU_IIC_Stop();
 8003abe:	f7fd fd15 	bl	80014ec <IIC_Stop>
    return 0;
 8003ac2:	e7f2      	b.n	8003aaa <MPU_Write_Len+0x26>
        MPU_IIC_Send_Byte(buf[i]);	//
 8003ac4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003ac8:	f7fd fd26 	bl	8001518 <IIC_Send_Byte>
        if(MPU_IIC_Wait_Ack())		//ACK
 8003acc:	f7fd fd4a 	bl	8001564 <IIC_Wait_Ack>
 8003ad0:	2800      	cmp	r0, #0
 8003ad2:	d0f2      	beq.n	8003aba <MPU_Write_Len+0x36>
 8003ad4:	e7e6      	b.n	8003aa4 <MPU_Write_Len+0x20>

08003ad6 <MPU_Read_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Read_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 8003ad6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ad8:	4605      	mov	r5, r0
    MPU_IIC_Start();
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 8003ada:	006d      	lsls	r5, r5, #1
{
 8003adc:	460f      	mov	r7, r1
 8003ade:	4614      	mov	r4, r2
 8003ae0:	461e      	mov	r6, r3
    MPU_IIC_Start();
 8003ae2:	f7fd fce9 	bl	80014b8 <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 8003ae6:	f005 00fe 	and.w	r0, r5, #254	@ 0xfe
 8003aea:	f7fd fd15 	bl	8001518 <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 8003aee:	f7fd fd39 	bl	8001564 <IIC_Wait_Ack>
 8003af2:	b120      	cbz	r0, 8003afe <MPU_Read_Len+0x28>
    {
        MPU_IIC_Stop();
 8003af4:	f7fd fcfa 	bl	80014ec <IIC_Stop>
        return 1;
 8003af8:	2401      	movs	r4, #1
        len--;
        buf++;
    }
    MPU_IIC_Stop();	//
    return 0;
}
 8003afa:	4620      	mov	r0, r4
 8003afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MPU_IIC_Send_Byte(reg);	//
 8003afe:	4638      	mov	r0, r7
 8003b00:	f7fd fd0a 	bl	8001518 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8003b04:	f7fd fd2e 	bl	8001564 <IIC_Wait_Ack>
    MPU_IIC_Start();
 8003b08:	f7fd fcd6 	bl	80014b8 <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|1);//+
 8003b0c:	f045 0001 	orr.w	r0, r5, #1
 8003b10:	b2c0      	uxtb	r0, r0
 8003b12:	f7fd fd01 	bl	8001518 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8003b16:	f7fd fd25 	bl	8001564 <IIC_Wait_Ack>
    while(len)
 8003b1a:	b914      	cbnz	r4, 8003b22 <MPU_Read_Len+0x4c>
    MPU_IIC_Stop();	//
 8003b1c:	f7fd fce6 	bl	80014ec <IIC_Stop>
    return 0;
 8003b20:	e7eb      	b.n	8003afa <MPU_Read_Len+0x24>
        if(len==1)*buf=MPU_IIC_Read_Byte(0);//,nACK
 8003b22:	2c01      	cmp	r4, #1
 8003b24:	bf0c      	ite	eq
 8003b26:	2000      	moveq	r0, #0
        else *buf=MPU_IIC_Read_Byte(1);		//,ACK
 8003b28:	2001      	movne	r0, #1
 8003b2a:	f7fd fd67 	bl	80015fc <IIC_Read_Byte>
        len--;
 8003b2e:	3c01      	subs	r4, #1
        if(len==1)*buf=MPU_IIC_Read_Byte(0);//,nACK
 8003b30:	f806 0b01 	strb.w	r0, [r6], #1
        len--;
 8003b34:	b2e4      	uxtb	r4, r4
        buf++;
 8003b36:	e7f0      	b.n	8003b1a <MPU_Read_Len+0x44>

08003b38 <MPU_Get_Gyroscope>:
{
 8003b38:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003b3a:	4606      	mov	r6, r0
 8003b3c:	460d      	mov	r5, r1
 8003b3e:	4614      	mov	r4, r2
    res=MPU_Read_Len(MPU_ADDR,MPU_GYRO_XOUTH_REG,6,buf);
 8003b40:	466b      	mov	r3, sp
 8003b42:	2206      	movs	r2, #6
 8003b44:	2143      	movs	r1, #67	@ 0x43
 8003b46:	2068      	movs	r0, #104	@ 0x68
 8003b48:	f7ff ffc5 	bl	8003ad6 <MPU_Read_Len>
    if(res==0)
 8003b4c:	b958      	cbnz	r0, 8003b66 <MPU_Get_Gyroscope+0x2e>
        *gx=((uint16_t)buf[0]<<8)|buf[1];
 8003b4e:	f8bd 3000 	ldrh.w	r3, [sp]
 8003b52:	ba5b      	rev16	r3, r3
 8003b54:	8033      	strh	r3, [r6, #0]
        *gy=((uint16_t)buf[2]<<8)|buf[3];
 8003b56:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8003b5a:	ba5b      	rev16	r3, r3
 8003b5c:	802b      	strh	r3, [r5, #0]
        *gz=((uint16_t)buf[4]<<8)|buf[5];
 8003b5e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8003b62:	ba5b      	rev16	r3, r3
 8003b64:	8023      	strh	r3, [r4, #0]
}
 8003b66:	b002      	add	sp, #8
 8003b68:	bd70      	pop	{r4, r5, r6, pc}

08003b6a <MPU_Get_Accelerometer>:
{
 8003b6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003b6c:	4606      	mov	r6, r0
 8003b6e:	460d      	mov	r5, r1
 8003b70:	4614      	mov	r4, r2
    res=MPU_Read_Len(MPU_ADDR,MPU_ACCEL_XOUTH_REG,6,buf);
 8003b72:	466b      	mov	r3, sp
 8003b74:	2206      	movs	r2, #6
 8003b76:	213b      	movs	r1, #59	@ 0x3b
 8003b78:	2068      	movs	r0, #104	@ 0x68
 8003b7a:	f7ff ffac 	bl	8003ad6 <MPU_Read_Len>
    if(res==0)
 8003b7e:	b958      	cbnz	r0, 8003b98 <MPU_Get_Accelerometer+0x2e>
        *ax=((uint16_t)buf[0]<<8)|buf[1];
 8003b80:	f8bd 3000 	ldrh.w	r3, [sp]
 8003b84:	ba5b      	rev16	r3, r3
 8003b86:	8033      	strh	r3, [r6, #0]
        *ay=((uint16_t)buf[2]<<8)|buf[3];
 8003b88:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8003b8c:	ba5b      	rev16	r3, r3
 8003b8e:	802b      	strh	r3, [r5, #0]
        *az=((uint16_t)buf[4]<<8)|buf[5];
 8003b90:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8003b94:	ba5b      	rev16	r3, r3
 8003b96:	8023      	strh	r3, [r4, #0]
}
 8003b98:	b002      	add	sp, #8
 8003b9a:	bd70      	pop	{r4, r5, r6, pc}

08003b9c <MPU_Write_Byte>:
//reg:
//data:
//:0,
//    ,
uint8_t MPU_Write_Byte(uint8_t reg,uint8_t data)
{
 8003b9c:	b538      	push	{r3, r4, r5, lr}
 8003b9e:	4605      	mov	r5, r0
 8003ba0:	460c      	mov	r4, r1
    MPU_IIC_Start();
 8003ba2:	f7fd fc89 	bl	80014b8 <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 8003ba6:	20d0      	movs	r0, #208	@ 0xd0
 8003ba8:	f7fd fcb6 	bl	8001518 <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 8003bac:	f7fd fcda 	bl	8001564 <IIC_Wait_Ack>
 8003bb0:	b120      	cbz	r0, 8003bbc <MPU_Write_Byte+0x20>
    {
        MPU_IIC_Stop();
 8003bb2:	f7fd fc9b 	bl	80014ec <IIC_Stop>
        return 1;
 8003bb6:	2401      	movs	r4, #1
        MPU_IIC_Stop();
        return 1;
    }
    MPU_IIC_Stop();
    return 0;
}
 8003bb8:	4620      	mov	r0, r4
 8003bba:	bd38      	pop	{r3, r4, r5, pc}
    MPU_IIC_Send_Byte(reg);	//
 8003bbc:	4628      	mov	r0, r5
 8003bbe:	f7fd fcab 	bl	8001518 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8003bc2:	f7fd fccf 	bl	8001564 <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(data);//
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	f7fd fca6 	bl	8001518 <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//ACK
 8003bcc:	f7fd fcca 	bl	8001564 <IIC_Wait_Ack>
 8003bd0:	4604      	mov	r4, r0
 8003bd2:	2800      	cmp	r0, #0
 8003bd4:	d1ed      	bne.n	8003bb2 <MPU_Write_Byte+0x16>
    MPU_IIC_Stop();
 8003bd6:	f7fd fc89 	bl	80014ec <IIC_Stop>
    return 0;
 8003bda:	e7ed      	b.n	8003bb8 <MPU_Write_Byte+0x1c>

08003bdc <MPU_Set_Gyro_Fsr>:
    return MPU_Write_Byte(MPU_GYRO_CFG_REG,fsr<<3);//
 8003bdc:	00c1      	lsls	r1, r0, #3
 8003bde:	f001 01f8 	and.w	r1, r1, #248	@ 0xf8
 8003be2:	201b      	movs	r0, #27
 8003be4:	f7ff bfda 	b.w	8003b9c <MPU_Write_Byte>

08003be8 <MPU_Set_Accel_Fsr>:
    return MPU_Write_Byte(MPU_ACCEL_CFG_REG,fsr<<3);//
 8003be8:	00c1      	lsls	r1, r0, #3
 8003bea:	f001 01f8 	and.w	r1, r1, #248	@ 0xf8
 8003bee:	201c      	movs	r0, #28
 8003bf0:	f7ff bfd4 	b.w	8003b9c <MPU_Write_Byte>

08003bf4 <MPU_Set_LPF>:
    if(lpf>=188)data=1;
 8003bf4:	28bb      	cmp	r0, #187	@ 0xbb
 8003bf6:	d80c      	bhi.n	8003c12 <MPU_Set_LPF+0x1e>
    else if(lpf>=98)data=2;
 8003bf8:	2861      	cmp	r0, #97	@ 0x61
 8003bfa:	d80c      	bhi.n	8003c16 <MPU_Set_LPF+0x22>
    else if(lpf>=42)data=3;
 8003bfc:	2829      	cmp	r0, #41	@ 0x29
 8003bfe:	d80c      	bhi.n	8003c1a <MPU_Set_LPF+0x26>
    else if(lpf>=20)data=4;
 8003c00:	2813      	cmp	r0, #19
 8003c02:	d80c      	bhi.n	8003c1e <MPU_Set_LPF+0x2a>
    else if(lpf>=10)data=5;
 8003c04:	280a      	cmp	r0, #10
 8003c06:	bf34      	ite	cc
 8003c08:	2106      	movcc	r1, #6
 8003c0a:	2105      	movcs	r1, #5
    return MPU_Write_Byte(MPU_CFG_REG,data);//
 8003c0c:	201a      	movs	r0, #26
 8003c0e:	f7ff bfc5 	b.w	8003b9c <MPU_Write_Byte>
    if(lpf>=188)data=1;
 8003c12:	2101      	movs	r1, #1
 8003c14:	e7fa      	b.n	8003c0c <MPU_Set_LPF+0x18>
    else if(lpf>=98)data=2;
 8003c16:	2102      	movs	r1, #2
 8003c18:	e7f8      	b.n	8003c0c <MPU_Set_LPF+0x18>
    else if(lpf>=42)data=3;
 8003c1a:	2103      	movs	r1, #3
 8003c1c:	e7f6      	b.n	8003c0c <MPU_Set_LPF+0x18>
    else if(lpf>=20)data=4;
 8003c1e:	2104      	movs	r1, #4
 8003c20:	e7f4      	b.n	8003c0c <MPU_Set_LPF+0x18>

08003c22 <MPU_Set_Rate>:
    if(rate>1000)rate=1000;
 8003c22:	2804      	cmp	r0, #4
 8003c24:	bf38      	it	cc
 8003c26:	2004      	movcc	r0, #4
 8003c28:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
{
 8003c2c:	b510      	push	{r4, lr}
    data=1000/rate-1;
 8003c2e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003c32:	4604      	mov	r4, r0
 8003c34:	bf28      	it	cs
 8003c36:	f44f 747a 	movcs.w	r4, #1000	@ 0x3e8
 8003c3a:	fbb1 f1f4 	udiv	r1, r1, r4
 8003c3e:	3901      	subs	r1, #1
    data=MPU_Write_Byte(MPU_SAMPLE_RATE_REG,data);	//
 8003c40:	2019      	movs	r0, #25
 8003c42:	b2c9      	uxtb	r1, r1
 8003c44:	f7ff ffaa 	bl	8003b9c <MPU_Write_Byte>
    return MPU_Set_LPF(rate/2);	//LPF
 8003c48:	0860      	lsrs	r0, r4, #1
}
 8003c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return MPU_Set_LPF(rate/2);	//LPF
 8003c4e:	f7ff bfd1 	b.w	8003bf4 <MPU_Set_LPF>

08003c52 <MPU_Read_Byte>:
//IIC
//reg:
//:
uint8_t MPU_Read_Byte(uint8_t reg)
{
 8003c52:	b510      	push	{r4, lr}
 8003c54:	4604      	mov	r4, r0
    uint8_t res;
    MPU_IIC_Start();
 8003c56:	f7fd fc2f 	bl	80014b8 <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 8003c5a:	20d0      	movs	r0, #208	@ 0xd0
 8003c5c:	f7fd fc5c 	bl	8001518 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8003c60:	f7fd fc80 	bl	8001564 <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(reg);	//
 8003c64:	4620      	mov	r0, r4
 8003c66:	f7fd fc57 	bl	8001518 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8003c6a:	f7fd fc7b 	bl	8001564 <IIC_Wait_Ack>
    MPU_IIC_Start();
 8003c6e:	f7fd fc23 	bl	80014b8 <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|1);//+
 8003c72:	20d1      	movs	r0, #209	@ 0xd1
 8003c74:	f7fd fc50 	bl	8001518 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8003c78:	f7fd fc74 	bl	8001564 <IIC_Wait_Ack>
    res=MPU_IIC_Read_Byte(0);//,nACK
 8003c7c:	2000      	movs	r0, #0
 8003c7e:	f7fd fcbd 	bl	80015fc <IIC_Read_Byte>
 8003c82:	4604      	mov	r4, r0
    MPU_IIC_Stop();			//
 8003c84:	f7fd fc32 	bl	80014ec <IIC_Stop>
    return res;
}
 8003c88:	4620      	mov	r0, r4
 8003c8a:	bd10      	pop	{r4, pc}

08003c8c <MPU_Init>:
{
 8003c8c:	b508      	push	{r3, lr}
    MPU_IIC_Init();//IIC
 8003c8e:	f7fd fcdb 	bl	8001648 <IIC_GPIO_Init>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X80);	//MPU6050
 8003c92:	2180      	movs	r1, #128	@ 0x80
 8003c94:	206b      	movs	r0, #107	@ 0x6b
 8003c96:	f7ff ff81 	bl	8003b9c <MPU_Write_Byte>
    delay_ms(100);
 8003c9a:	2064      	movs	r0, #100	@ 0x64
 8003c9c:	f000 fcfa 	bl	8004694 <HAL_Delay>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X00);	//MPU6050
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	206b      	movs	r0, #107	@ 0x6b
 8003ca4:	f7ff ff7a 	bl	8003b9c <MPU_Write_Byte>
    MPU_Set_Gyro_Fsr(3);					//,2000dps
 8003ca8:	2003      	movs	r0, #3
 8003caa:	f7ff ff97 	bl	8003bdc <MPU_Set_Gyro_Fsr>
    MPU_Set_Accel_Fsr(0);					//,2g
 8003cae:	2000      	movs	r0, #0
 8003cb0:	f7ff ff9a 	bl	8003be8 <MPU_Set_Accel_Fsr>
    MPU_Set_Rate(100);						//100Hz
 8003cb4:	2064      	movs	r0, #100	@ 0x64
 8003cb6:	f7ff ffb4 	bl	8003c22 <MPU_Set_Rate>
    MPU_Write_Byte(MPU_INT_EN_REG,0X00);	//
 8003cba:	2100      	movs	r1, #0
 8003cbc:	2038      	movs	r0, #56	@ 0x38
 8003cbe:	f7ff ff6d 	bl	8003b9c <MPU_Write_Byte>
    MPU_Write_Byte(MPU_USER_CTRL_REG,0X00);	//I2C
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	206a      	movs	r0, #106	@ 0x6a
 8003cc6:	f7ff ff69 	bl	8003b9c <MPU_Write_Byte>
    MPU_Write_Byte(MPU_FIFO_EN_REG,0X00);	//FIFO
 8003cca:	2100      	movs	r1, #0
 8003ccc:	2023      	movs	r0, #35	@ 0x23
 8003cce:	f7ff ff65 	bl	8003b9c <MPU_Write_Byte>
    MPU_Write_Byte(MPU_INTBP_CFG_REG,0X80);	//INT
 8003cd2:	2180      	movs	r1, #128	@ 0x80
 8003cd4:	2037      	movs	r0, #55	@ 0x37
 8003cd6:	f7ff ff61 	bl	8003b9c <MPU_Write_Byte>
    res=MPU_Read_Byte(MPU_DEVICE_ID_REG);
 8003cda:	2075      	movs	r0, #117	@ 0x75
 8003cdc:	f7ff ffb9 	bl	8003c52 <MPU_Read_Byte>
    if(res==MPU_ADDR)//ID
 8003ce0:	2868      	cmp	r0, #104	@ 0x68
 8003ce2:	d10c      	bne.n	8003cfe <MPU_Init+0x72>
        MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X01);	//CLKSEL,PLL X
 8003ce4:	2101      	movs	r1, #1
 8003ce6:	206b      	movs	r0, #107	@ 0x6b
 8003ce8:	f7ff ff58 	bl	8003b9c <MPU_Write_Byte>
        MPU_Write_Byte(MPU_PWR_MGMT2_REG,0X00);	//
 8003cec:	2100      	movs	r1, #0
 8003cee:	206c      	movs	r0, #108	@ 0x6c
 8003cf0:	f7ff ff54 	bl	8003b9c <MPU_Write_Byte>
        MPU_Set_Rate(100);						//100Hz
 8003cf4:	2064      	movs	r0, #100	@ 0x64
 8003cf6:	f7ff ff94 	bl	8003c22 <MPU_Set_Rate>
    return 0;
 8003cfa:	2000      	movs	r0, #0
}
 8003cfc:	bd08      	pop	{r3, pc}
    } else return 1;
 8003cfe:	2001      	movs	r0, #1
 8003d00:	e7fc      	b.n	8003cfc <MPU_Init+0x70>
	...

08003d04 <WriteCmd>:
					
0xD8, 0x30, 0x8D, 0x14, 0xAF};      //


void WriteCmd(void)
{
 8003d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d06:	2400      	movs	r4, #0
	uint8_t i = 0;
	for(i=0; i<27; i++)
	{
		HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,CMD_Data+i,1,0x100);
 8003d08:	f44f 7780 	mov.w	r7, #256	@ 0x100
 8003d0c:	4e08      	ldr	r6, [pc, #32]	@ (8003d30 <WriteCmd+0x2c>)
 8003d0e:	4d09      	ldr	r5, [pc, #36]	@ (8003d34 <WriteCmd+0x30>)
{
 8003d10:	b085      	sub	sp, #20
		HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,CMD_Data+i,1,0x100);
 8003d12:	2301      	movs	r3, #1
 8003d14:	19a2      	adds	r2, r4, r6
 8003d16:	9200      	str	r2, [sp, #0]
 8003d18:	2178      	movs	r1, #120	@ 0x78
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	4628      	mov	r0, r5
 8003d1e:	9702      	str	r7, [sp, #8]
 8003d20:	9301      	str	r3, [sp, #4]
	for(i=0; i<27; i++)
 8003d22:	3401      	adds	r4, #1
		HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,CMD_Data+i,1,0x100);
 8003d24:	f001 f93e 	bl	8004fa4 <HAL_I2C_Mem_Write>
	for(i=0; i<27; i++)
 8003d28:	2c1b      	cmp	r4, #27
 8003d2a:	d1f2      	bne.n	8003d12 <WriteCmd+0xe>
	}
}
 8003d2c:	b005      	add	sp, #20
 8003d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d30:	20000038 	.word	0x20000038
 8003d34:	2000046c 	.word	0x2000046c

08003d38 <OLED_WR_CMD>:
//
void OLED_WR_CMD(uint8_t cmd)
{
 8003d38:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,&cmd,1,0x100);
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d40:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003d44:	f10d 0217 	add.w	r2, sp, #23
{
 8003d48:	f88d 0017 	strb.w	r0, [sp, #23]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x00,I2C_MEMADD_SIZE_8BIT,&cmd,1,0x100);
 8003d4c:	9200      	str	r2, [sp, #0]
 8003d4e:	2178      	movs	r1, #120	@ 0x78
 8003d50:	2200      	movs	r2, #0
 8003d52:	4803      	ldr	r0, [pc, #12]	@ (8003d60 <OLED_WR_CMD+0x28>)
 8003d54:	f001 f926 	bl	8004fa4 <HAL_I2C_Mem_Write>
}
 8003d58:	b007      	add	sp, #28
 8003d5a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d5e:	bf00      	nop
 8003d60:	2000046c 	.word	0x2000046c

08003d64 <OLED_WR_DATA>:
//
void OLED_WR_DATA(uint8_t data)
{
 8003d64:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x40,I2C_MEMADD_SIZE_8BIT,&data,1,0x100);
 8003d66:	2301      	movs	r3, #1
 8003d68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d6c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003d70:	f10d 0217 	add.w	r2, sp, #23
{
 8003d74:	f88d 0017 	strb.w	r0, [sp, #23]
	HAL_I2C_Mem_Write(&hi2c1 ,0x78,0x40,I2C_MEMADD_SIZE_8BIT,&data,1,0x100);
 8003d78:	9200      	str	r2, [sp, #0]
 8003d7a:	2178      	movs	r1, #120	@ 0x78
 8003d7c:	2240      	movs	r2, #64	@ 0x40
 8003d7e:	4803      	ldr	r0, [pc, #12]	@ (8003d8c <OLED_WR_DATA+0x28>)
 8003d80:	f001 f910 	bl	8004fa4 <HAL_I2C_Mem_Write>
}
 8003d84:	b007      	add	sp, #28
 8003d86:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d8a:	bf00      	nop
 8003d8c:	2000046c 	.word	0x2000046c

08003d90 <OLED_Init>:
//oled
void OLED_Init(void)
{ 	
 8003d90:	b508      	push	{r3, lr}
	HAL_Delay(200);
 8003d92:	20c8      	movs	r0, #200	@ 0xc8
 8003d94:	f000 fc7e 	bl	8004694 <HAL_Delay>
 
	WriteCmd();
}
 8003d98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	WriteCmd();
 8003d9c:	f7ff bfb2 	b.w	8003d04 <WriteCmd>

08003da0 <OLED_Clear>:
//
void OLED_Clear(void)
{
 8003da0:	b538      	push	{r3, r4, r5, lr}
 8003da2:	24b0      	movs	r4, #176	@ 0xb0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
	{  
		OLED_WR_CMD(0xb0+i);
 8003da4:	4620      	mov	r0, r4
 8003da6:	f7ff ffc7 	bl	8003d38 <OLED_WR_CMD>
		OLED_WR_CMD (0x00); 
 8003daa:	2000      	movs	r0, #0
 8003dac:	f7ff ffc4 	bl	8003d38 <OLED_WR_CMD>
		OLED_WR_CMD (0x10); 
 8003db0:	2010      	movs	r0, #16
 8003db2:	f7ff ffc1 	bl	8003d38 <OLED_WR_CMD>
 8003db6:	2580      	movs	r5, #128	@ 0x80
		for(n=0;n<128;n++)
			OLED_WR_DATA(0);
 8003db8:	2000      	movs	r0, #0
		for(n=0;n<128;n++)
 8003dba:	3d01      	subs	r5, #1
			OLED_WR_DATA(0);
 8003dbc:	f7ff ffd2 	bl	8003d64 <OLED_WR_DATA>
		for(n=0;n<128;n++)
 8003dc0:	f015 05ff 	ands.w	r5, r5, #255	@ 0xff
 8003dc4:	d1f8      	bne.n	8003db8 <OLED_Clear+0x18>
	for(i=0;i<8;i++)  
 8003dc6:	3401      	adds	r4, #1
 8003dc8:	b2e4      	uxtb	r4, r4
 8003dca:	2cb8      	cmp	r4, #184	@ 0xb8
 8003dcc:	d1ea      	bne.n	8003da4 <OLED_Clear+0x4>
	} 
}
 8003dce:	bd38      	pop	{r3, r4, r5, pc}

08003dd0 <OLED_Set_Pos>:
	OLED_WR_CMD(0X8D);  //SET DCDC
	OLED_WR_CMD(0X10);  //DCDC OFF
	OLED_WR_CMD(0XAE);  //DISPLAY OFF
}		   			 
void OLED_Set_Pos(uint8_t x, uint8_t y) 
{ 	
 8003dd0:	b510      	push	{r4, lr}
 8003dd2:	4604      	mov	r4, r0
	OLED_WR_CMD(0xb0+y);
 8003dd4:	f1a1 0050 	sub.w	r0, r1, #80	@ 0x50
 8003dd8:	b2c0      	uxtb	r0, r0
 8003dda:	f7ff ffad 	bl	8003d38 <OLED_WR_CMD>
	OLED_WR_CMD(((x&0xf0)>>4)|0x10);
 8003dde:	0920      	lsrs	r0, r4, #4
 8003de0:	f040 0010 	orr.w	r0, r0, #16
 8003de4:	f7ff ffa8 	bl	8003d38 <OLED_WR_CMD>
	OLED_WR_CMD(x&0x0f);
 8003de8:	f004 000f 	and.w	r0, r4, #15
} 
 8003dec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	OLED_WR_CMD(x&0x0f);
 8003df0:	f7ff bfa2 	b.w	8003d38 <OLED_WR_CMD>

08003df4 <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,;1,				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 8003df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	unsigned char c=0,i=0;	
		c=chr-' ';//
 8003df8:	3a20      	subs	r2, #32
{      	
 8003dfa:	460c      	mov	r4, r1
		c=chr-' ';//
 8003dfc:	b2d5      	uxtb	r5, r2
		if(x>128-1){x=0;y=y+2;}
 8003dfe:	0602      	lsls	r2, r0, #24
{      	
 8003e00:	4606      	mov	r6, r0
		if(x>128-1){x=0;y=y+2;}
 8003e02:	bf42      	ittt	mi
 8003e04:	2600      	movmi	r6, #0
 8003e06:	3402      	addmi	r4, #2
 8003e08:	b2e4      	uxtbmi	r4, r4
		if(Char_Size ==16)
 8003e0a:	2b10      	cmp	r3, #16
			{
			OLED_Set_Pos(x,y);	
 8003e0c:	4621      	mov	r1, r4
 8003e0e:	4630      	mov	r0, r6
		if(Char_Size ==16)
 8003e10:	d124      	bne.n	8003e5c <OLED_ShowChar+0x68>
			OLED_Set_Pos(x,y);	
 8003e12:	f7ff ffdd 	bl	8003dd0 <OLED_Set_Pos>
			for(i=0;i<8;i++)
			OLED_WR_DATA(F8X16[c*16+i]);
 8003e16:	f04f 0808 	mov.w	r8, #8
 8003e1a:	4f18      	ldr	r7, [pc, #96]	@ (8003e7c <OLED_ShowChar+0x88>)
 8003e1c:	ea4f 1905 	mov.w	r9, r5, lsl #4
 8003e20:	eb07 1505 	add.w	r5, r7, r5, lsl #4
 8003e24:	f815 0b01 	ldrb.w	r0, [r5], #1
			for(i=0;i<8;i++)
 8003e28:	f108 38ff 	add.w	r8, r8, #4294967295
			OLED_WR_DATA(F8X16[c*16+i]);
 8003e2c:	f7ff ff9a 	bl	8003d64 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 8003e30:	f018 08ff 	ands.w	r8, r8, #255	@ 0xff
 8003e34:	d1f6      	bne.n	8003e24 <OLED_ShowChar+0x30>
			OLED_Set_Pos(x,y+1);
 8003e36:	1c61      	adds	r1, r4, #1
 8003e38:	4630      	mov	r0, r6
 8003e3a:	b2c9      	uxtb	r1, r1
 8003e3c:	f7ff ffc8 	bl	8003dd0 <OLED_Set_Pos>
 8003e40:	2408      	movs	r4, #8
 8003e42:	f109 0907 	add.w	r9, r9, #7
 8003e46:	444f      	add	r7, r9
			for(i=0;i<8;i++)
			OLED_WR_DATA(F8X16[c*16+i+8]);
 8003e48:	f817 0f01 	ldrb.w	r0, [r7, #1]!
			for(i=0;i<8;i++)
 8003e4c:	3c01      	subs	r4, #1
			OLED_WR_DATA(F8X16[c*16+i+8]);
 8003e4e:	f7ff ff89 	bl	8003d64 <OLED_WR_DATA>
			for(i=0;i<8;i++)
 8003e52:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8003e56:	d1f7      	bne.n	8003e48 <OLED_ShowChar+0x54>
				OLED_Set_Pos(x,y);
				for(i=0;i<6;i++)
				OLED_WR_DATA(F6x8[c][i]);
				
			}
}
 8003e58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				OLED_Set_Pos(x,y);
 8003e5c:	2406      	movs	r4, #6
 8003e5e:	f7ff ffb7 	bl	8003dd0 <OLED_Set_Pos>
				for(i=0;i<6;i++)
 8003e62:	4b07      	ldr	r3, [pc, #28]	@ (8003e80 <OLED_ShowChar+0x8c>)
 8003e64:	fb04 3505 	mla	r5, r4, r5, r3
				OLED_WR_DATA(F6x8[c][i]);
 8003e68:	f815 0b01 	ldrb.w	r0, [r5], #1
				for(i=0;i<6;i++)
 8003e6c:	3c01      	subs	r4, #1
				OLED_WR_DATA(F6x8[c][i]);
 8003e6e:	f7ff ff79 	bl	8003d64 <OLED_WR_DATA>
				for(i=0;i<6;i++)
 8003e72:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8003e76:	d1f7      	bne.n	8003e68 <OLED_ShowChar+0x74>
 8003e78:	e7ee      	b.n	8003e58 <OLED_ShowChar+0x64>
 8003e7a:	bf00      	nop
 8003e7c:	0800b1db 	.word	0x0800b1db
 8003e80:	0800b7bb 	.word	0x0800b7bb

08003e84 <OLED_ShowString>:
 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr,uint8_t Char_Size)
{
 8003e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e88:	4604      	mov	r4, r0
 8003e8a:	4688      	mov	r8, r1
 8003e8c:	4616      	mov	r6, r2
 8003e8e:	461d      	mov	r5, r3
	unsigned char j=0;
	while (chr[j]!='\0')
 8003e90:	2700      	movs	r7, #0
 8003e92:	b2fb      	uxtb	r3, r7
 8003e94:	5cf2      	ldrb	r2, [r6, r3]
 8003e96:	b90a      	cbnz	r2, 8003e9c <OLED_ShowString+0x18>
	{		OLED_ShowChar(x,y,chr[j],Char_Size);
			x+=8;
		if(x>120){x=0;y+=2;}
			j++;
	}
}
 8003e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	{		OLED_ShowChar(x,y,chr[j],Char_Size);
 8003e9c:	4641      	mov	r1, r8
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	462b      	mov	r3, r5
 8003ea2:	f7ff ffa7 	bl	8003df4 <OLED_ShowChar>
			x+=8;
 8003ea6:	3408      	adds	r4, #8
 8003ea8:	b2e4      	uxtb	r4, r4
		if(x>120){x=0;y+=2;}
 8003eaa:	2c78      	cmp	r4, #120	@ 0x78
 8003eac:	bf82      	ittt	hi
 8003eae:	f108 0102 	addhi.w	r1, r8, #2
 8003eb2:	2400      	movhi	r4, #0
 8003eb4:	fa5f f881 	uxtbhi.w	r8, r1
			j++;
 8003eb8:	3701      	adds	r7, #1
 8003eba:	e7ea      	b.n	8003e92 <OLED_ShowString+0xe>

08003ebc <Vertical_Loop>:

uint8_t stop_flag;


int Vertical_Loop(float Exception, float Angle, float Gyro_Y)
{
 8003ebc:	b538      	push	{r3, r4, r5, lr}
 8003ebe:	460b      	mov	r3, r1
    int temp;
    temp = Vertical_KP * (Angle - Exception) + Vertical_KD * Gyro_Y;
 8003ec0:	4601      	mov	r1, r0
 8003ec2:	4618      	mov	r0, r3
{
 8003ec4:	4615      	mov	r5, r2
    temp = Vertical_KP * (Angle - Exception) + Vertical_KD * Gyro_Y;
 8003ec6:	f7fc fe33 	bl	8000b30 <__aeabi_fsub>
 8003eca:	4b08      	ldr	r3, [pc, #32]	@ (8003eec <Vertical_Loop+0x30>)
 8003ecc:	6819      	ldr	r1, [r3, #0]
 8003ece:	f7fc ff39 	bl	8000d44 <__aeabi_fmul>
 8003ed2:	4b07      	ldr	r3, [pc, #28]	@ (8003ef0 <Vertical_Loop+0x34>)
 8003ed4:	4604      	mov	r4, r0
 8003ed6:	6819      	ldr	r1, [r3, #0]
 8003ed8:	4628      	mov	r0, r5
 8003eda:	f7fc ff33 	bl	8000d44 <__aeabi_fmul>
 8003ede:	4601      	mov	r1, r0
 8003ee0:	4620      	mov	r0, r4
 8003ee2:	f7fc fe27 	bl	8000b34 <__addsf3>
 8003ee6:	f7fd f8f3 	bl	80010d0 <__aeabi_f2iz>
    return temp;
}
 8003eea:	bd38      	pop	{r3, r4, r5, pc}
 8003eec:	200004fc 	.word	0x200004fc
 8003ef0:	200004f8 	.word	0x200004f8

08003ef4 <Velocity_Loop>:
{
    static int Err_Lowout_Last, Err_S;
    static float a = 0.7;
    int Err, Err_Lowout, result;
    //erro 
    Err = (encoder_L + encoder_R) - Target_Speed;
 8003ef4:	4411      	add	r1, r2
{
 8003ef6:	b538      	push	{r3, r4, r5, lr}
    // lowout filter
    Err_Lowout = Err * (1 - a) + Err_Lowout_Last;
 8003ef8:	1a08      	subs	r0, r1, r0
 8003efa:	f7fc fecf 	bl	8000c9c <__aeabi_i2f>
 8003efe:	491d      	ldr	r1, [pc, #116]	@ (8003f74 <Velocity_Loop+0x80>)
 8003f00:	f7fc ff20 	bl	8000d44 <__aeabi_fmul>
 8003f04:	4d1c      	ldr	r5, [pc, #112]	@ (8003f78 <Velocity_Loop+0x84>)
 8003f06:	4604      	mov	r4, r0
 8003f08:	6828      	ldr	r0, [r5, #0]
 8003f0a:	f7fc fec7 	bl	8000c9c <__aeabi_i2f>
 8003f0e:	4601      	mov	r1, r0
 8003f10:	4620      	mov	r0, r4
 8003f12:	f7fc fe0f 	bl	8000b34 <__addsf3>
 8003f16:	f7fd f8db 	bl	80010d0 <__aeabi_f2iz>
    Err_Lowout_Last = Err_Lowout;
    //calculate integral
    Err_S += Err_Lowout;
    //limit integral part
    Err_S = (Err_S > 20000) ? 20000 : (Err_S < -20000) ? -20000 : Err_S;
 8003f1a:	4a18      	ldr	r2, [pc, #96]	@ (8003f7c <Velocity_Loop+0x88>)
 8003f1c:	4918      	ldr	r1, [pc, #96]	@ (8003f80 <Velocity_Loop+0x8c>)
    Err_S += Err_Lowout;
 8003f1e:	6813      	ldr	r3, [r2, #0]
    Err_Lowout = Err * (1 - a) + Err_Lowout_Last;
 8003f20:	4604      	mov	r4, r0
    Err_S += Err_Lowout;
 8003f22:	4403      	add	r3, r0
    Err_S = (Err_S > 20000) ? 20000 : (Err_S < -20000) ? -20000 : Err_S;
 8003f24:	428b      	cmp	r3, r1
 8003f26:	bfb8      	it	lt
 8003f28:	460b      	movlt	r3, r1
 8003f2a:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8003f2e:	428b      	cmp	r3, r1
 8003f30:	bfd4      	ite	le
 8003f32:	6013      	strle	r3, [r2, #0]
 8003f34:	6011      	strgt	r1, [r2, #0]
    //react to stop control signal
    if(stop_flag == 1)
 8003f36:	4b13      	ldr	r3, [pc, #76]	@ (8003f84 <Velocity_Loop+0x90>)
    Err_Lowout_Last = Err_Lowout;
 8003f38:	6028      	str	r0, [r5, #0]
    if(stop_flag == 1)
 8003f3a:	7819      	ldrb	r1, [r3, #0]
 8003f3c:	2901      	cmp	r1, #1
    {
        Err_S = 0;
 8003f3e:	bf02      	ittt	eq
 8003f40:	2100      	moveq	r1, #0
 8003f42:	6011      	streq	r1, [r2, #0]
        stop_flag = 0;
 8003f44:	7019      	strbeq	r1, [r3, #0]
    }
    //Velocity loop calculate
    result = Velocity_KP * Err_Lowout + Velocity_KI * Err_S; 
 8003f46:	6810      	ldr	r0, [r2, #0]
 8003f48:	f7fc fea8 	bl	8000c9c <__aeabi_i2f>
 8003f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8003f88 <Velocity_Loop+0x94>)
 8003f4e:	6819      	ldr	r1, [r3, #0]
 8003f50:	f7fc fef8 	bl	8000d44 <__aeabi_fmul>
 8003f54:	4605      	mov	r5, r0
 8003f56:	4620      	mov	r0, r4
 8003f58:	f7fc fea0 	bl	8000c9c <__aeabi_i2f>
 8003f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f8c <Velocity_Loop+0x98>)
 8003f5e:	6819      	ldr	r1, [r3, #0]
 8003f60:	f7fc fef0 	bl	8000d44 <__aeabi_fmul>
 8003f64:	4601      	mov	r1, r0
 8003f66:	4628      	mov	r0, r5
 8003f68:	f7fc fde4 	bl	8000b34 <__addsf3>
 8003f6c:	f7fd f8b0 	bl	80010d0 <__aeabi_f2iz>
    
    return result;
}
 8003f70:	bd38      	pop	{r3, r4, r5, pc}
 8003f72:	bf00      	nop
 8003f74:	3e99999a 	.word	0x3e99999a
 8003f78:	200004c4 	.word	0x200004c4
 8003f7c:	200004c0 	.word	0x200004c0
 8003f80:	ffffb1e0 	.word	0xffffb1e0
 8003f84:	200004c8 	.word	0x200004c8
 8003f88:	200004f0 	.word	0x200004f0
 8003f8c:	200004f4 	.word	0x200004f4

08003f90 <Turn_Loop>:

int Turn_Loop(float Gyro_Z, int Target_turn)
{
 8003f90:	b538      	push	{r3, r4, r5, lr}
 8003f92:	4605      	mov	r5, r0
    int result;
    result = Turn_KP * Target_turn + Turn_KD * Gyro_Z;
 8003f94:	4608      	mov	r0, r1
 8003f96:	f7fc fe81 	bl	8000c9c <__aeabi_i2f>
 8003f9a:	4b08      	ldr	r3, [pc, #32]	@ (8003fbc <Turn_Loop+0x2c>)
 8003f9c:	6819      	ldr	r1, [r3, #0]
 8003f9e:	f7fc fed1 	bl	8000d44 <__aeabi_fmul>
 8003fa2:	4b07      	ldr	r3, [pc, #28]	@ (8003fc0 <Turn_Loop+0x30>)
 8003fa4:	4604      	mov	r4, r0
 8003fa6:	6819      	ldr	r1, [r3, #0]
 8003fa8:	4628      	mov	r0, r5
 8003faa:	f7fc fecb 	bl	8000d44 <__aeabi_fmul>
 8003fae:	4601      	mov	r1, r0
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f7fc fdbf 	bl	8000b34 <__addsf3>
 8003fb6:	f7fd f88b 	bl	80010d0 <__aeabi_f2iz>
    return result;
}
 8003fba:	bd38      	pop	{r3, r4, r5, pc}
 8003fbc:	200004ec 	.word	0x200004ec
 8003fc0:	200004e8 	.word	0x200004e8

08003fc4 <control>:


int control()
{
 8003fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    int PWM_out;
    //get real speed
    Encoder_L = Get_Speed(&htim2);
 8003fc8:	4826      	ldr	r0, [pc, #152]	@ (8004064 <control+0xa0>)
 8003fca:	f7fd fb5b 	bl	8001684 <Get_Speed>
 8003fce:	4c26      	ldr	r4, [pc, #152]	@ (8004068 <control+0xa4>)
    Encoder_R = Get_Speed(&htim4);
 8003fd0:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 800406c <control+0xa8>
    Encoder_L = Get_Speed(&htim2);
 8003fd4:	6020      	str	r0, [r4, #0]
    Encoder_R = Get_Speed(&htim4);
 8003fd6:	4826      	ldr	r0, [pc, #152]	@ (8004070 <control+0xac>)
 8003fd8:	f7fd fb54 	bl	8001684 <Get_Speed>
    //
    mpu_dmp_get_data(&pitch, &roll, &yaw);
 8003fdc:	4f25      	ldr	r7, [pc, #148]	@ (8004074 <control+0xb0>)
    MPU_Get_Gyroscope(&Gyro_X,&Gyro_Y,&Gyro_Z);
 8003fde:	4e26      	ldr	r6, [pc, #152]	@ (8004078 <control+0xb4>)
 8003fe0:	4d26      	ldr	r5, [pc, #152]	@ (800407c <control+0xb8>)
    mpu_dmp_get_data(&pitch, &roll, &yaw);
 8003fe2:	4639      	mov	r1, r7
    Encoder_R = Get_Speed(&htim4);
 8003fe4:	f8c8 0000 	str.w	r0, [r8]
    mpu_dmp_get_data(&pitch, &roll, &yaw);
 8003fe8:	4a25      	ldr	r2, [pc, #148]	@ (8004080 <control+0xbc>)
 8003fea:	4826      	ldr	r0, [pc, #152]	@ (8004084 <control+0xc0>)
 8003fec:	f7fe fcc8 	bl	8002980 <mpu_dmp_get_data>
    MPU_Get_Gyroscope(&Gyro_X,&Gyro_Y,&Gyro_Z);
 8003ff0:	4632      	mov	r2, r6
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	4924      	ldr	r1, [pc, #144]	@ (8004088 <control+0xc4>)
 8003ff6:	f7ff fd9f 	bl	8003b38 <MPU_Get_Gyroscope>
    MPU_Get_Accelerometer(&Acc_X,&Acc_Y,&Acc_Z);
 8003ffa:	4a24      	ldr	r2, [pc, #144]	@ (800408c <control+0xc8>)
 8003ffc:	4924      	ldr	r1, [pc, #144]	@ (8004090 <control+0xcc>)
 8003ffe:	4825      	ldr	r0, [pc, #148]	@ (8004094 <control+0xd0>)
 8004000:	f7ff fdb3 	bl	8003b6a <MPU_Get_Accelerometer>

    // transfer data to the pid loop 
    Velocity_Out = Velocity_Loop(Target_Speed, Encoder_L, Encoder_R);
 8004004:	4b24      	ldr	r3, [pc, #144]	@ (8004098 <control+0xd4>)
 8004006:	f8d8 2000 	ldr.w	r2, [r8]
 800400a:	6821      	ldr	r1, [r4, #0]
 800400c:	6818      	ldr	r0, [r3, #0]
 800400e:	f7ff ff71 	bl	8003ef4 <Velocity_Loop>
 8004012:	4b22      	ldr	r3, [pc, #136]	@ (800409c <control+0xd8>)
 8004014:	4604      	mov	r4, r0
 8004016:	6018      	str	r0, [r3, #0]
    Vertical_Out = Vertical_Loop(Velocity_Out + Med_Angle, roll, Gyro_X);
 8004018:	f9b5 0000 	ldrsh.w	r0, [r5]
 800401c:	f7fc fe3e 	bl	8000c9c <__aeabi_i2f>
 8004020:	4605      	mov	r5, r0
 8004022:	4620      	mov	r0, r4
 8004024:	f7fc fe3a 	bl	8000c9c <__aeabi_i2f>
 8004028:	4b1d      	ldr	r3, [pc, #116]	@ (80040a0 <control+0xdc>)
 800402a:	6819      	ldr	r1, [r3, #0]
 800402c:	f7fc fd82 	bl	8000b34 <__addsf3>
 8004030:	462a      	mov	r2, r5
 8004032:	6839      	ldr	r1, [r7, #0]
 8004034:	f7ff ff42 	bl	8003ebc <Vertical_Loop>
 8004038:	4b1a      	ldr	r3, [pc, #104]	@ (80040a4 <control+0xe0>)
 800403a:	4604      	mov	r4, r0
 800403c:	6018      	str	r0, [r3, #0]
    Turn_Out = Turn_Loop(Gyro_Z, Target_Turn);
 800403e:	f9b6 0000 	ldrsh.w	r0, [r6]
 8004042:	f7fc fe2b 	bl	8000c9c <__aeabi_i2f>
 8004046:	4b18      	ldr	r3, [pc, #96]	@ (80040a8 <control+0xe4>)
 8004048:	6819      	ldr	r1, [r3, #0]
 800404a:	f7ff ffa1 	bl	8003f90 <Turn_Loop>
 800404e:	4b17      	ldr	r3, [pc, #92]	@ (80040ac <control+0xe8>)
    
    PWM_out = Vertical_Out;
    DUTY_L = PWM_out - Turn_Out;
 8004050:	1a22      	subs	r2, r4, r0
    Turn_Out = Turn_Loop(Gyro_Z, Target_Turn);
 8004052:	6018      	str	r0, [r3, #0]
    DUTY_L = PWM_out - Turn_Out;
 8004054:	4b16      	ldr	r3, [pc, #88]	@ (80040b0 <control+0xec>)
    DUTY_R = PWM_out + Turn_Out;
 8004056:	4404      	add	r4, r0
    DUTY_L = PWM_out - Turn_Out;
 8004058:	601a      	str	r2, [r3, #0]
    DUTY_R = PWM_out + Turn_Out;
 800405a:	4b16      	ldr	r3, [pc, #88]	@ (80040b4 <control+0xf0>)
 800405c:	601c      	str	r4, [r3, #0]

    //Duty_motor(DUTY_L,DUTY_R);
}
 800405e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004062:	bf00      	nop
 8004064:	20000398 	.word	0x20000398
 8004068:	20000520 	.word	0x20000520
 800406c:	2000051c 	.word	0x2000051c
 8004070:	20000308 	.word	0x20000308
 8004074:	20000514 	.word	0x20000514
 8004078:	2000050a 	.word	0x2000050a
 800407c:	2000050e 	.word	0x2000050e
 8004080:	20000510 	.word	0x20000510
 8004084:	20000518 	.word	0x20000518
 8004088:	2000050c 	.word	0x2000050c
 800408c:	20000504 	.word	0x20000504
 8004090:	20000506 	.word	0x20000506
 8004094:	20000508 	.word	0x20000508
 8004098:	200004d8 	.word	0x200004d8
 800409c:	200004e0 	.word	0x200004e0
 80040a0:	20000500 	.word	0x20000500
 80040a4:	200004e4 	.word	0x200004e4
 80040a8:	200004d4 	.word	0x200004d4
 80040ac:	200004dc 	.word	0x200004dc
 80040b0:	200004d0 	.word	0x200004d0
 80040b4:	200004cc 	.word	0x200004cc

080040b8 <DELAY_us>:
float distance;
uint16_t count;
SR04_statemachine SR04_STATE;

void DELAY_us(uint8_t us)
{
 80040b8:	b082      	sub	sp, #8
    __IO uint32_t Delay = us * 72 / 8;
 80040ba:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 80040be:	9001      	str	r0, [sp, #4]
    do
    {
        __NOP();
 80040c0:	bf00      	nop
    } while (Delay--);
 80040c2:	9b01      	ldr	r3, [sp, #4]
 80040c4:	1e5a      	subs	r2, r3, #1
 80040c6:	9201      	str	r2, [sp, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d1f9      	bne.n	80040c0 <DELAY_us+0x8>
}
 80040cc:	b002      	add	sp, #8
 80040ce:	4770      	bx	lr

080040d0 <Distance_Trig>:

void Distance_Trig(void)
{
 80040d0:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, SET);
 80040d2:	4c09      	ldr	r4, [pc, #36]	@ (80040f8 <Distance_Trig+0x28>)
 80040d4:	2201      	movs	r2, #1
 80040d6:	4620      	mov	r0, r4
 80040d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040dc:	f000 fd5e 	bl	8004b9c <HAL_GPIO_WritePin>
    DELAY_us(12);
 80040e0:	200c      	movs	r0, #12
 80040e2:	f7ff ffe9 	bl	80040b8 <DELAY_us>
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, RESET);
 80040e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040ea:	4620      	mov	r0, r4
}
 80040ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, RESET);
 80040f0:	2200      	movs	r2, #0
 80040f2:	f000 bd53 	b.w	8004b9c <HAL_GPIO_WritePin>
 80040f6:	bf00      	nop
 80040f8:	40010800 	.word	0x40010800
 80040fc:	00000000 	.word	0x00000000

08004100 <ECHO_Callback>:

void ECHO_Callback(void)
{
 8004100:	b510      	push	{r4, lr}
    if (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == SET)
 8004102:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004106:	4816      	ldr	r0, [pc, #88]	@ (8004160 <ECHO_Callback+0x60>)
 8004108:	f000 fd42 	bl	8004b90 <HAL_GPIO_ReadPin>
 800410c:	2801      	cmp	r0, #1
 800410e:	4b15      	ldr	r3, [pc, #84]	@ (8004164 <ECHO_Callback+0x64>)
 8004110:	4c15      	ldr	r4, [pc, #84]	@ (8004168 <ECHO_Callback+0x68>)
 8004112:	d108      	bne.n	8004126 <ECHO_Callback+0x26>
    {
        SR04_STATE = SR04_TRIGGED;
        __HAL_TIM_SetCounter(&htim3, 0);
 8004114:	2200      	movs	r2, #0
        SR04_STATE = SR04_TRIGGED;
 8004116:	7018      	strb	r0, [r3, #0]
        __HAL_TIM_SetCounter(&htim3, 0);
 8004118:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_Base_Start(&htim3);
 800411a:	4620      	mov	r0, r4
        SR04_STATE = SR04_ECHO;
        HAL_TIM_Base_Stop(&htim3);
        count = __HAL_TIM_GET_COUNTER(&htim3);
        distance = count * 0.00017; //        (count/ 1000000 * 340 / 2)
    }
 800411c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        __HAL_TIM_SetCounter(&htim3, 0);
 8004120:	625a      	str	r2, [r3, #36]	@ 0x24
        HAL_TIM_Base_Start(&htim3);
 8004122:	f002 b875 	b.w	8006210 <HAL_TIM_Base_Start>
        SR04_STATE = SR04_ECHO;
 8004126:	2202      	movs	r2, #2
        HAL_TIM_Base_Stop(&htim3);
 8004128:	4620      	mov	r0, r4
        SR04_STATE = SR04_ECHO;
 800412a:	701a      	strb	r2, [r3, #0]
        HAL_TIM_Base_Stop(&htim3);
 800412c:	f002 f896 	bl	800625c <HAL_TIM_Base_Stop>
        count = __HAL_TIM_GET_COUNTER(&htim3);
 8004130:	6823      	ldr	r3, [r4, #0]
 8004132:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004134:	4b0d      	ldr	r3, [pc, #52]	@ (800416c <ECHO_Callback+0x6c>)
 8004136:	8018      	strh	r0, [r3, #0]
        distance = count * 0.00017; //        (count/ 1000000 * 340 / 2)
 8004138:	b280      	uxth	r0, r0
 800413a:	f7fc f963 	bl	8000404 <__aeabi_i2d>
 800413e:	a306      	add	r3, pc, #24	@ (adr r3, 8004158 <ECHO_Callback+0x58>)
 8004140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004144:	f7fc f9c8 	bl	80004d8 <__aeabi_dmul>
 8004148:	f7fc fc9e 	bl	8000a88 <__aeabi_d2f>
 800414c:	4b08      	ldr	r3, [pc, #32]	@ (8004170 <ECHO_Callback+0x70>)
 800414e:	6018      	str	r0, [r3, #0]
 8004150:	bd10      	pop	{r4, pc}
 8004152:	bf00      	nop
 8004154:	f3af 8000 	nop.w
 8004158:	e1719f80 	.word	0xe1719f80
 800415c:	3f264840 	.word	0x3f264840
 8004160:	40010800 	.word	0x40010800
 8004164:	20000528 	.word	0x20000528
 8004168:	20000350 	.word	0x20000350
 800416c:	2000052a 	.word	0x2000052a
 8004170:	2000052c 	.word	0x2000052c

08004174 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004174:	4b0e      	ldr	r3, [pc, #56]	@ (80041b0 <HAL_MspInit+0x3c>)
{
 8004176:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8004178:	699a      	ldr	r2, [r3, #24]
 800417a:	f042 0201 	orr.w	r2, r2, #1
 800417e:	619a      	str	r2, [r3, #24]
 8004180:	699a      	ldr	r2, [r3, #24]
 8004182:	f002 0201 	and.w	r2, r2, #1
 8004186:	9200      	str	r2, [sp, #0]
 8004188:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800418a:	69da      	ldr	r2, [r3, #28]
 800418c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004190:	61da      	str	r2, [r3, #28]
 8004192:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004194:	4a07      	ldr	r2, [pc, #28]	@ (80041b4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8004196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800419a:	9301      	str	r3, [sp, #4]
 800419c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800419e:	6853      	ldr	r3, [r2, #4]
 80041a0:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80041a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041aa:	b002      	add	sp, #8
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	40021000 	.word	0x40021000
 80041b4:	40010000 	.word	0x40010000

080041b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041b8:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ba:	2610      	movs	r6, #16
{
 80041bc:	4605      	mov	r5, r0
 80041be:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041c0:	4632      	mov	r2, r6
 80041c2:	2100      	movs	r1, #0
 80041c4:	a802      	add	r0, sp, #8
 80041c6:	f003 fb4e 	bl	8007866 <memset>
  if(hi2c->Instance==I2C1)
 80041ca:	682a      	ldr	r2, [r5, #0]
 80041cc:	4b22      	ldr	r3, [pc, #136]	@ (8004258 <HAL_I2C_MspInit+0xa0>)
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d140      	bne.n	8004254 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d2:	4c22      	ldr	r4, [pc, #136]	@ (800425c <HAL_I2C_MspInit+0xa4>)
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041d4:	f44f 7240 	mov.w	r2, #768	@ 0x300
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d8:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041da:	4821      	ldr	r0, [pc, #132]	@ (8004260 <HAL_I2C_MspInit+0xa8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041dc:	f043 0308 	orr.w	r3, r3, #8
 80041e0:	61a3      	str	r3, [r4, #24]
 80041e2:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041e4:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041ee:	2312      	movs	r3, #18
 80041f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041f4:	2303      	movs	r3, #3
 80041f6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041f8:	f000 fbf2 	bl	80049e0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80041fc:	4a19      	ldr	r2, [pc, #100]	@ (8004264 <HAL_I2C_MspInit+0xac>)
 80041fe:	6853      	ldr	r3, [r2, #4]
 8004200:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8004204:	f043 0302 	orr.w	r3, r3, #2
 8004208:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800420a:	69e3      	ldr	r3, [r4, #28]
    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800420c:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_I2C1_CLK_ENABLE();
 800420e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004212:	61e3      	str	r3, [r4, #28]
 8004214:	69e3      	ldr	r3, [r4, #28]
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8004216:	4c14      	ldr	r4, [pc, #80]	@ (8004268 <HAL_I2C_MspInit+0xb0>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800421c:	9301      	str	r3, [sp, #4]
 800421e:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8004220:	4b12      	ldr	r3, [pc, #72]	@ (800426c <HAL_I2C_MspInit+0xb4>)
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8004222:	4620      	mov	r0, r4
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004224:	e9c4 3600 	strd	r3, r6, [r4]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004228:	2300      	movs	r3, #0
 800422a:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800422e:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004232:	e9c4 3306 	strd	r3, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8004236:	f000 faa3 	bl	8004780 <HAL_DMA_Init>
 800423a:	b108      	cbz	r0, 8004240 <HAL_I2C_MspInit+0x88>
    {
      Error_Handler();
 800423c:	f7ff fbd2 	bl	80039e4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8004240:	201f      	movs	r0, #31
 8004242:	2200      	movs	r2, #0
 8004244:	2101      	movs	r1, #1
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8004246:	636c      	str	r4, [r5, #52]	@ 0x34
 8004248:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 800424a:	f000 fa47 	bl	80046dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800424e:	201f      	movs	r0, #31
 8004250:	f000 fa74 	bl	800473c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004254:	b006      	add	sp, #24
 8004256:	bd70      	pop	{r4, r5, r6, pc}
 8004258:	40005400 	.word	0x40005400
 800425c:	40021000 	.word	0x40021000
 8004260:	40010c00 	.word	0x40010c00
 8004264:	40010000 	.word	0x40010000
 8004268:	20000428 	.word	0x20000428
 800426c:	4002006c 	.word	0x4002006c

08004270 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8004270:	6803      	ldr	r3, [r0, #0]
 8004272:	4a0f      	ldr	r2, [pc, #60]	@ (80042b0 <HAL_TIM_Base_MspInit+0x40>)
{
 8004274:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 8004276:	4293      	cmp	r3, r2
 8004278:	d10b      	bne.n	8004292 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800427a:	4b0e      	ldr	r3, [pc, #56]	@ (80042b4 <HAL_TIM_Base_MspInit+0x44>)
 800427c:	699a      	ldr	r2, [r3, #24]
 800427e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004282:	619a      	str	r2, [r3, #24]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800428a:	9300      	str	r3, [sp, #0]
 800428c:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800428e:	b002      	add	sp, #8
 8004290:	4770      	bx	lr
  else if(htim_base->Instance==TIM3)
 8004292:	4a09      	ldr	r2, [pc, #36]	@ (80042b8 <HAL_TIM_Base_MspInit+0x48>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d1fa      	bne.n	800428e <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004298:	4b06      	ldr	r3, [pc, #24]	@ (80042b4 <HAL_TIM_Base_MspInit+0x44>)
 800429a:	69da      	ldr	r2, [r3, #28]
 800429c:	f042 0202 	orr.w	r2, r2, #2
 80042a0:	61da      	str	r2, [r3, #28]
 80042a2:	69db      	ldr	r3, [r3, #28]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	9301      	str	r3, [sp, #4]
 80042aa:	9b01      	ldr	r3, [sp, #4]
}
 80042ac:	e7ef      	b.n	800428e <HAL_TIM_Base_MspInit+0x1e>
 80042ae:	bf00      	nop
 80042b0:	40012c00 	.word	0x40012c00
 80042b4:	40021000 	.word	0x40021000
 80042b8:	40000400 	.word	0x40000400

080042bc <HAL_TIM_Encoder_MspInit>:
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042bc:	2210      	movs	r2, #16
{
 80042be:	b510      	push	{r4, lr}
 80042c0:	4604      	mov	r4, r0
 80042c2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c4:	2100      	movs	r1, #0
 80042c6:	eb0d 0002 	add.w	r0, sp, r2
 80042ca:	f003 facc 	bl	8007866 <memset>
  if(htim_encoder->Instance==TIM2)
 80042ce:	6823      	ldr	r3, [r4, #0]
 80042d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042d4:	d11b      	bne.n	800430e <HAL_TIM_Encoder_MspInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042d6:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80042da:	69da      	ldr	r2, [r3, #28]
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_L1_Pin|ENCODER_L2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042dc:	4819      	ldr	r0, [pc, #100]	@ (8004344 <HAL_TIM_Encoder_MspInit+0x88>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042de:	f042 0201 	orr.w	r2, r2, #1
 80042e2:	61da      	str	r2, [r3, #28]
 80042e4:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042e6:	a904      	add	r1, sp, #16
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042e8:	f002 0201 	and.w	r2, r2, #1
 80042ec:	9200      	str	r2, [sp, #0]
 80042ee:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042f0:	699a      	ldr	r2, [r3, #24]
 80042f2:	f042 0204 	orr.w	r2, r2, #4
 80042f6:	619a      	str	r2, [r3, #24]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	f003 0304 	and.w	r3, r3, #4
 80042fe:	9301      	str	r3, [sp, #4]
 8004300:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ENCODER_L1_Pin|ENCODER_L2_Pin;
 8004302:	2303      	movs	r3, #3
 8004304:	9304      	str	r3, [sp, #16]
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_R1_Pin|ENCODER_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004306:	f000 fb6b 	bl	80049e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800430a:	b008      	add	sp, #32
 800430c:	bd10      	pop	{r4, pc}
  else if(htim_encoder->Instance==TIM4)
 800430e:	4a0e      	ldr	r2, [pc, #56]	@ (8004348 <HAL_TIM_Encoder_MspInit+0x8c>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d1fa      	bne.n	800430a <HAL_TIM_Encoder_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004314:	4b0d      	ldr	r3, [pc, #52]	@ (800434c <HAL_TIM_Encoder_MspInit+0x90>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004316:	480e      	ldr	r0, [pc, #56]	@ (8004350 <HAL_TIM_Encoder_MspInit+0x94>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004318:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800431a:	a904      	add	r1, sp, #16
    __HAL_RCC_TIM4_CLK_ENABLE();
 800431c:	f042 0204 	orr.w	r2, r2, #4
 8004320:	61da      	str	r2, [r3, #28]
 8004322:	69da      	ldr	r2, [r3, #28]
 8004324:	f002 0204 	and.w	r2, r2, #4
 8004328:	9202      	str	r2, [sp, #8]
 800432a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800432c:	699a      	ldr	r2, [r3, #24]
 800432e:	f042 0208 	orr.w	r2, r2, #8
 8004332:	619a      	str	r2, [r3, #24]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	f003 0308 	and.w	r3, r3, #8
 800433a:	9303      	str	r3, [sp, #12]
 800433c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = ENCODER_R1_Pin|ENCODER_R2_Pin;
 800433e:	23c0      	movs	r3, #192	@ 0xc0
 8004340:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004342:	e7e0      	b.n	8004306 <HAL_TIM_Encoder_MspInit+0x4a>
 8004344:	40010800 	.word	0x40010800
 8004348:	40000800 	.word	0x40000800
 800434c:	40021000 	.word	0x40021000
 8004350:	40010c00 	.word	0x40010c00

08004354 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004354:	b510      	push	{r4, lr}
 8004356:	4604      	mov	r4, r0
 8004358:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800435a:	2210      	movs	r2, #16
 800435c:	2100      	movs	r1, #0
 800435e:	a802      	add	r0, sp, #8
 8004360:	f003 fa81 	bl	8007866 <memset>
  if(htim->Instance==TIM1)
 8004364:	6822      	ldr	r2, [r4, #0]
 8004366:	4b0d      	ldr	r3, [pc, #52]	@ (800439c <HAL_TIM_MspPostInit+0x48>)
 8004368:	429a      	cmp	r2, r3
 800436a:	d114      	bne.n	8004396 <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800436c:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8004370:	699a      	ldr	r2, [r3, #24]
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Motor_R_Pin|Motor_L_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004372:	480b      	ldr	r0, [pc, #44]	@ (80043a0 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004374:	f042 0204 	orr.w	r2, r2, #4
 8004378:	619a      	str	r2, [r3, #24]
 800437a:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437c:	f44f 6210 	mov.w	r2, #2304	@ 0x900
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004388:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800438a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800438c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004390:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004392:	f000 fb25 	bl	80049e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004396:	b006      	add	sp, #24
 8004398:	bd10      	pop	{r4, pc}
 800439a:	bf00      	nop
 800439c:	40012c00 	.word	0x40012c00
 80043a0:	40010800 	.word	0x40010800

080043a4 <HAL_UART_MspInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043a4:	2210      	movs	r2, #16
{
 80043a6:	b510      	push	{r4, lr}
 80043a8:	4604      	mov	r4, r0
 80043aa:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043ac:	eb0d 0002 	add.w	r0, sp, r2
 80043b0:	2100      	movs	r1, #0
 80043b2:	f003 fa58 	bl	8007866 <memset>
  if(huart->Instance==USART2)
 80043b6:	6823      	ldr	r3, [r4, #0]
 80043b8:	4a32      	ldr	r2, [pc, #200]	@ (8004484 <HAL_UART_MspInit+0xe0>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d12f      	bne.n	800441e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80043be:	4b32      	ldr	r3, [pc, #200]	@ (8004488 <HAL_UART_MspInit+0xe4>)
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = HC05_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c0:	2104      	movs	r1, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 80043c2:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(HC05_TX_GPIO_Port, &GPIO_InitStruct);
 80043c4:	4831      	ldr	r0, [pc, #196]	@ (800448c <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80043c6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80043ca:	61da      	str	r2, [r3, #28]
 80043cc:	69da      	ldr	r2, [r3, #28]

    GPIO_InitStruct.Pin = HC05_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043ce:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 80043d0:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 80043d4:	9200      	str	r2, [sp, #0]
 80043d6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043d8:	699a      	ldr	r2, [r3, #24]
 80043da:	f042 0204 	orr.w	r2, r2, #4
 80043de:	619a      	str	r2, [r3, #24]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	9301      	str	r3, [sp, #4]
 80043e8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ea:	2302      	movs	r3, #2
 80043ec:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043f0:	2303      	movs	r3, #3
    HAL_GPIO_Init(HC05_TX_GPIO_Port, &GPIO_InitStruct);
 80043f2:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043f4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(HC05_TX_GPIO_Port, &GPIO_InitStruct);
 80043f6:	f000 faf3 	bl	80049e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043fa:	2308      	movs	r3, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(HC05_RX_GPIO_Port, &GPIO_InitStruct);
 80043fc:	4823      	ldr	r0, [pc, #140]	@ (800448c <HAL_UART_MspInit+0xe8>)
 80043fe:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004400:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004404:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(HC05_RX_GPIO_Port, &GPIO_InitStruct);
 8004406:	f000 faeb 	bl	80049e0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800440a:	2026      	movs	r0, #38	@ 0x26
 800440c:	4622      	mov	r2, r4
 800440e:	2101      	movs	r1, #1
 8004410:	f000 f964 	bl	80046dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004414:	2026      	movs	r0, #38	@ 0x26
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004416:	f000 f991 	bl	800473c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800441a:	b008      	add	sp, #32
 800441c:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART3)
 800441e:	4a1c      	ldr	r2, [pc, #112]	@ (8004490 <HAL_UART_MspInit+0xec>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d1fa      	bne.n	800441a <HAL_UART_MspInit+0x76>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004424:	4b18      	ldr	r3, [pc, #96]	@ (8004488 <HAL_UART_MspInit+0xe4>)
    HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 8004426:	481b      	ldr	r0, [pc, #108]	@ (8004494 <HAL_UART_MspInit+0xf0>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004428:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 800442a:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 800442c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004430:	61da      	str	r2, [r3, #28]
 8004432:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004434:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8004436:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 800443a:	9202      	str	r2, [sp, #8]
 800443c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800443e:	699a      	ldr	r2, [r3, #24]
 8004440:	f042 0208 	orr.w	r2, r2, #8
 8004444:	619a      	str	r2, [r3, #24]
 8004446:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004448:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800444c:	f003 0308 	and.w	r3, r3, #8
 8004450:	9303      	str	r3, [sp, #12]
 8004452:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004454:	2302      	movs	r3, #2
 8004456:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800445a:	2303      	movs	r3, #3
 800445c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 800445e:	f000 fabf 	bl	80049e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004462:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 8004466:	480b      	ldr	r0, [pc, #44]	@ (8004494 <HAL_UART_MspInit+0xf0>)
 8004468:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800446a:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800446e:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 8004470:	f000 fab6 	bl	80049e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8004474:	2027      	movs	r0, #39	@ 0x27
 8004476:	4622      	mov	r2, r4
 8004478:	2101      	movs	r1, #1
 800447a:	f000 f92f 	bl	80046dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800447e:	2027      	movs	r0, #39	@ 0x27
 8004480:	e7c9      	b.n	8004416 <HAL_UART_MspInit+0x72>
 8004482:	bf00      	nop
 8004484:	40004400 	.word	0x40004400
 8004488:	40021000 	.word	0x40021000
 800448c:	40010800 	.word	0x40010800
 8004490:	40004800 	.word	0x40004800
 8004494:	40010c00 	.word	0x40010c00

08004498 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004498:	e7fe      	b.n	8004498 <NMI_Handler>

0800449a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800449a:	e7fe      	b.n	800449a <HardFault_Handler>

0800449c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800449c:	e7fe      	b.n	800449c <MemManage_Handler>

0800449e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800449e:	e7fe      	b.n	800449e <BusFault_Handler>

080044a0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044a0:	e7fe      	b.n	80044a0 <UsageFault_Handler>

080044a2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044a2:	4770      	bx	lr

080044a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80044a4:	4770      	bx	lr

080044a6 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80044a6:	4770      	bx	lr

080044a8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044a8:	f000 b8e2 	b.w	8004670 <HAL_IncTick>

080044ac <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80044ac:	4801      	ldr	r0, [pc, #4]	@ (80044b4 <DMA1_Channel6_IRQHandler+0x8>)
 80044ae:	f000 b9ff 	b.w	80048b0 <HAL_DMA_IRQHandler>
 80044b2:	bf00      	nop
 80044b4:	20000428 	.word	0x20000428

080044b8 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MPU_INT_Pin);
 80044b8:	2020      	movs	r0, #32
 80044ba:	f000 bb75 	b.w	8004ba8 <HAL_GPIO_EXTI_IRQHandler>
	...

080044c0 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80044c0:	4801      	ldr	r0, [pc, #4]	@ (80044c8 <I2C1_EV_IRQHandler+0x8>)
 80044c2:	f000 bf69 	b.w	8005398 <HAL_I2C_EV_IRQHandler>
 80044c6:	bf00      	nop
 80044c8:	2000046c 	.word	0x2000046c

080044cc <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80044cc:	4801      	ldr	r0, [pc, #4]	@ (80044d4 <USART2_IRQHandler+0x8>)
 80044ce:	f002 baef 	b.w	8006ab0 <HAL_UART_IRQHandler>
 80044d2:	bf00      	nop
 80044d4:	200002c0 	.word	0x200002c0

080044d8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80044d8:	4801      	ldr	r0, [pc, #4]	@ (80044e0 <USART3_IRQHandler+0x8>)
 80044da:	f002 bae9 	b.w	8006ab0 <HAL_UART_IRQHandler>
 80044de:	bf00      	nop
 80044e0:	20000278 	.word	0x20000278

080044e4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80044e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 80044e6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80044ea:	f000 fb5d 	bl	8004ba8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 80044ee:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80044f2:	f000 fb59 	bl	8004ba8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(KEY2_Pin);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80044f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(KEY2_Pin);
 80044fa:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80044fe:	f000 bb53 	b.w	8004ba8 <HAL_GPIO_EXTI_IRQHandler>

08004502 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8004502:	2001      	movs	r0, #1
 8004504:	4770      	bx	lr

08004506 <_kill>:

int _kill(int pid, int sig)
{
 8004506:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004508:	f003 fa00 	bl	800790c <__errno>
 800450c:	2316      	movs	r3, #22
 800450e:	6003      	str	r3, [r0, #0]
  return -1;
}
 8004510:	f04f 30ff 	mov.w	r0, #4294967295
 8004514:	bd08      	pop	{r3, pc}

08004516 <_exit>:

void _exit (int status)
{
 8004516:	b508      	push	{r3, lr}
  errno = EINVAL;
 8004518:	f003 f9f8 	bl	800790c <__errno>
 800451c:	2316      	movs	r3, #22
 800451e:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8004520:	e7fe      	b.n	8004520 <_exit+0xa>

08004522 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004522:	b570      	push	{r4, r5, r6, lr}
 8004524:	460d      	mov	r5, r1
 8004526:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004528:	460e      	mov	r6, r1
 800452a:	1b73      	subs	r3, r6, r5
 800452c:	429c      	cmp	r4, r3
 800452e:	dc01      	bgt.n	8004534 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8004530:	4620      	mov	r0, r4
 8004532:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8004534:	f3af 8000 	nop.w
 8004538:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800453c:	e7f5      	b.n	800452a <_read+0x8>

0800453e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800453e:	b570      	push	{r4, r5, r6, lr}
 8004540:	460d      	mov	r5, r1
 8004542:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004544:	460e      	mov	r6, r1
 8004546:	1b73      	subs	r3, r6, r5
 8004548:	429c      	cmp	r4, r3
 800454a:	dc01      	bgt.n	8004550 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 800454c:	4620      	mov	r0, r4
 800454e:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8004550:	f816 0b01 	ldrb.w	r0, [r6], #1
 8004554:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004558:	e7f5      	b.n	8004546 <_write+0x8>

0800455a <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800455a:	f04f 30ff 	mov.w	r0, #4294967295
 800455e:	4770      	bx	lr

08004560 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004560:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8004564:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8004566:	604b      	str	r3, [r1, #4]
}
 8004568:	4770      	bx	lr

0800456a <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 800456a:	2001      	movs	r0, #1
 800456c:	4770      	bx	lr

0800456e <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800456e:	2000      	movs	r0, #0
 8004570:	4770      	bx	lr
	...

08004574 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004574:	4a0b      	ldr	r2, [pc, #44]	@ (80045a4 <_sbrk+0x30>)
{
 8004576:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8004578:	6811      	ldr	r1, [r2, #0]
{
 800457a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800457c:	b909      	cbnz	r1, 8004582 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 800457e:	490a      	ldr	r1, [pc, #40]	@ (80045a8 <_sbrk+0x34>)
 8004580:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004582:	6810      	ldr	r0, [r2, #0]
 8004584:	4909      	ldr	r1, [pc, #36]	@ (80045ac <_sbrk+0x38>)
 8004586:	4c0a      	ldr	r4, [pc, #40]	@ (80045b0 <_sbrk+0x3c>)
 8004588:	4403      	add	r3, r0
 800458a:	1b09      	subs	r1, r1, r4
 800458c:	428b      	cmp	r3, r1
 800458e:	d906      	bls.n	800459e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8004590:	f003 f9bc 	bl	800790c <__errno>
 8004594:	230c      	movs	r3, #12
 8004596:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004598:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800459c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800459e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80045a0:	e7fc      	b.n	800459c <_sbrk+0x28>
 80045a2:	bf00      	nop
 80045a4:	20000530 	.word	0x20000530
 80045a8:	20000688 	.word	0x20000688
 80045ac:	20005000 	.word	0x20005000
 80045b0:	00000400 	.word	0x00000400

080045b4 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045b4:	4770      	bx	lr
	...

080045b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80045b8:	f7ff fffc 	bl	80045b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045bc:	480b      	ldr	r0, [pc, #44]	@ (80045ec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80045be:	490c      	ldr	r1, [pc, #48]	@ (80045f0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80045c0:	4a0c      	ldr	r2, [pc, #48]	@ (80045f4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80045c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045c4:	e002      	b.n	80045cc <LoopCopyDataInit>

080045c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045ca:	3304      	adds	r3, #4

080045cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045d0:	d3f9      	bcc.n	80045c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045d2:	4a09      	ldr	r2, [pc, #36]	@ (80045f8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80045d4:	4c09      	ldr	r4, [pc, #36]	@ (80045fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80045d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045d8:	e001      	b.n	80045de <LoopFillZerobss>

080045da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045dc:	3204      	adds	r2, #4

080045de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045e0:	d3fb      	bcc.n	80045da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80045e2:	f003 f999 	bl	8007918 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80045e6:	f7fe ff81 	bl	80034ec <main>
  bx lr
 80045ea:	4770      	bx	lr
  ldr r0, =_sdata
 80045ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045f0:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 80045f4:	0800be00 	.word	0x0800be00
  ldr r2, =_sbss
 80045f8:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 80045fc:	20000684 	.word	0x20000684

08004600 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004600:	e7fe      	b.n	8004600 <ADC1_2_IRQHandler>
	...

08004604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004604:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004606:	4b0e      	ldr	r3, [pc, #56]	@ (8004640 <HAL_InitTick+0x3c>)
{
 8004608:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800460a:	781a      	ldrb	r2, [r3, #0]
 800460c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004610:	fbb3 f3f2 	udiv	r3, r3, r2
 8004614:	4a0b      	ldr	r2, [pc, #44]	@ (8004644 <HAL_InitTick+0x40>)
 8004616:	6810      	ldr	r0, [r2, #0]
 8004618:	fbb0 f0f3 	udiv	r0, r0, r3
 800461c:	f000 f89c 	bl	8004758 <HAL_SYSTICK_Config>
 8004620:	4604      	mov	r4, r0
 8004622:	b958      	cbnz	r0, 800463c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004624:	2d0f      	cmp	r5, #15
 8004626:	d809      	bhi.n	800463c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004628:	4602      	mov	r2, r0
 800462a:	4629      	mov	r1, r5
 800462c:	f04f 30ff 	mov.w	r0, #4294967295
 8004630:	f000 f854 	bl	80046dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004634:	4620      	mov	r0, r4
 8004636:	4b04      	ldr	r3, [pc, #16]	@ (8004648 <HAL_InitTick+0x44>)
 8004638:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800463a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800463c:	2001      	movs	r0, #1
 800463e:	e7fc      	b.n	800463a <HAL_InitTick+0x36>
 8004640:	20000058 	.word	0x20000058
 8004644:	20000054 	.word	0x20000054
 8004648:	2000005c 	.word	0x2000005c

0800464c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800464c:	4a07      	ldr	r2, [pc, #28]	@ (800466c <HAL_Init+0x20>)
{
 800464e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004650:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004652:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004654:	f043 0310 	orr.w	r3, r3, #16
 8004658:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800465a:	f000 f82d 	bl	80046b8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800465e:	2000      	movs	r0, #0
 8004660:	f7ff ffd0 	bl	8004604 <HAL_InitTick>
  HAL_MspInit();
 8004664:	f7ff fd86 	bl	8004174 <HAL_MspInit>
}
 8004668:	2000      	movs	r0, #0
 800466a:	bd08      	pop	{r3, pc}
 800466c:	40022000 	.word	0x40022000

08004670 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004670:	4a03      	ldr	r2, [pc, #12]	@ (8004680 <HAL_IncTick+0x10>)
 8004672:	4b04      	ldr	r3, [pc, #16]	@ (8004684 <HAL_IncTick+0x14>)
 8004674:	6811      	ldr	r1, [r2, #0]
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	440b      	add	r3, r1
 800467a:	6013      	str	r3, [r2, #0]
}
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	20000534 	.word	0x20000534
 8004684:	20000058 	.word	0x20000058

08004688 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004688:	4b01      	ldr	r3, [pc, #4]	@ (8004690 <HAL_GetTick+0x8>)
 800468a:	6818      	ldr	r0, [r3, #0]
}
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	20000534 	.word	0x20000534

08004694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004694:	b538      	push	{r3, r4, r5, lr}
 8004696:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004698:	f7ff fff6 	bl	8004688 <HAL_GetTick>
 800469c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800469e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80046a0:	bf1e      	ittt	ne
 80046a2:	4b04      	ldrne	r3, [pc, #16]	@ (80046b4 <HAL_Delay+0x20>)
 80046a4:	781b      	ldrbne	r3, [r3, #0]
 80046a6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80046a8:	f7ff ffee 	bl	8004688 <HAL_GetTick>
 80046ac:	1b43      	subs	r3, r0, r5
 80046ae:	42a3      	cmp	r3, r4
 80046b0:	d3fa      	bcc.n	80046a8 <HAL_Delay+0x14>
  {
  }
}
 80046b2:	bd38      	pop	{r3, r4, r5, pc}
 80046b4:	20000058 	.word	0x20000058

080046b8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046b8:	4907      	ldr	r1, [pc, #28]	@ (80046d8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80046ba:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046bc:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80046be:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046c2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046c6:	0412      	lsls	r2, r2, #16
 80046c8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80046d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80046d4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80046d6:	4770      	bx	lr
 80046d8:	e000ed00 	.word	0xe000ed00

080046dc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046dc:	4b15      	ldr	r3, [pc, #84]	@ (8004734 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046de:	b530      	push	{r4, r5, lr}
 80046e0:	68dc      	ldr	r4, [r3, #12]
 80046e2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046e6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046ea:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046ec:	2b04      	cmp	r3, #4
 80046ee:	bf28      	it	cs
 80046f0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046f2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046f4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046f8:	bf94      	ite	ls
 80046fa:	2400      	movls	r4, #0
 80046fc:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046fe:	fa05 f303 	lsl.w	r3, r5, r3
 8004702:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004706:	40a5      	lsls	r5, r4
 8004708:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800470c:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 800470e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004710:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004714:	bfac      	ite	ge
 8004716:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800471a:	4a07      	ldrlt	r2, [pc, #28]	@ (8004738 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800471c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004720:	b2db      	uxtb	r3, r3
 8004722:	bfab      	itete	ge
 8004724:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004728:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800472c:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004730:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004732:	bd30      	pop	{r4, r5, pc}
 8004734:	e000ed00 	.word	0xe000ed00
 8004738:	e000ed14 	.word	0xe000ed14

0800473c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800473c:	2800      	cmp	r0, #0
 800473e:	db07      	blt.n	8004750 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004740:	2301      	movs	r3, #1
 8004742:	0941      	lsrs	r1, r0, #5
 8004744:	4a03      	ldr	r2, [pc, #12]	@ (8004754 <HAL_NVIC_EnableIRQ+0x18>)
 8004746:	f000 001f 	and.w	r0, r0, #31
 800474a:	4083      	lsls	r3, r0
 800474c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	e000e100 	.word	0xe000e100

08004758 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004758:	3801      	subs	r0, #1
 800475a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800475e:	d20b      	bcs.n	8004778 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004760:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004764:	21f0      	movs	r1, #240	@ 0xf0
 8004766:	4a05      	ldr	r2, [pc, #20]	@ (800477c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004768:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800476a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800476e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004770:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004772:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004774:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004776:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004778:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800477a:	4770      	bx	lr
 800477c:	e000ed00 	.word	0xe000ed00

08004780 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004780:	4603      	mov	r3, r0
{
 8004782:	b510      	push	{r4, lr}
  if(hdma == NULL)
 8004784:	b340      	cbz	r0, 80047d8 <HAL_DMA_Init+0x58>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004786:	2114      	movs	r1, #20
 8004788:	6800      	ldr	r0, [r0, #0]
 800478a:	4a14      	ldr	r2, [pc, #80]	@ (80047dc <HAL_DMA_Init+0x5c>)
 800478c:	4402      	add	r2, r0
 800478e:	fbb2 f2f1 	udiv	r2, r2, r1
 8004792:	0092      	lsls	r2, r2, #2
 8004794:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004796:	4a12      	ldr	r2, [pc, #72]	@ (80047e0 <HAL_DMA_Init+0x60>)
 8004798:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800479a:	2202      	movs	r2, #2
 800479c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80047a0:	e9d3 2401 	ldrd	r2, r4, [r3, #4]
 80047a4:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047a6:	68dc      	ldr	r4, [r3, #12]
  tmp = hdma->Instance->CCR;
 80047a8:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047aa:	4322      	orrs	r2, r4
 80047ac:	691c      	ldr	r4, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80047ae:	f421 517f 	bic.w	r1, r1, #16320	@ 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047b2:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047b4:	695c      	ldr	r4, [r3, #20]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80047b6:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047ba:	4322      	orrs	r2, r4
 80047bc:	699c      	ldr	r4, [r3, #24]
 80047be:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80047c0:	69dc      	ldr	r4, [r3, #28]
 80047c2:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 80047c4:	430a      	orrs	r2, r1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80047c6:	6002      	str	r2, [r0, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047c8:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80047ca:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047cc:	6398      	str	r0, [r3, #56]	@ 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80047ce:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 80047d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
}
 80047d6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80047d8:	2001      	movs	r0, #1
 80047da:	e7fc      	b.n	80047d6 <HAL_DMA_Init+0x56>
 80047dc:	bffdfff8 	.word	0xbffdfff8
 80047e0:	40020000 	.word	0x40020000

080047e4 <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047e4:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
{
 80047e8:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047ea:	2a02      	cmp	r2, #2
 80047ec:	d006      	beq.n	80047fc <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047ee:	2204      	movs	r2, #4
 80047f0:	6382      	str	r2, [r0, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    return HAL_ERROR;
 80047f2:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2020 	strb.w	r2, [r3, #32]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
  
  return status; 
}
 80047fa:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047fc:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80047fe:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004800:	6811      	ldr	r1, [r2, #0]
 8004802:	f021 010e 	bic.w	r1, r1, #14
 8004806:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004808:	6811      	ldr	r1, [r2, #0]
 800480a:	f021 0101 	bic.w	r1, r1, #1
 800480e:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004810:	2101      	movs	r1, #1
 8004812:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004814:	fa01 f202 	lsl.w	r2, r1, r2
 8004818:	6042      	str	r2, [r0, #4]
  return status; 
 800481a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800481c:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  return status; 
 8004820:	e7e8      	b.n	80047f4 <HAL_DMA_Abort+0x10>
	...

08004824 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004824:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004826:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800482a:	2b02      	cmp	r3, #2
 800482c:	d003      	beq.n	8004836 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800482e:	2304      	movs	r3, #4
 8004830:	6383      	str	r3, [r0, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004832:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8004834:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004836:	6803      	ldr	r3, [r0, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	f022 020e 	bic.w	r2, r2, #14
 800483e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	f022 0201 	bic.w	r2, r2, #1
 8004846:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004848:	4a17      	ldr	r2, [pc, #92]	@ (80048a8 <HAL_DMA_Abort_IT+0x84>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d01f      	beq.n	800488e <HAL_DMA_Abort_IT+0x6a>
 800484e:	3214      	adds	r2, #20
 8004850:	4293      	cmp	r3, r2
 8004852:	d01e      	beq.n	8004892 <HAL_DMA_Abort_IT+0x6e>
 8004854:	3214      	adds	r2, #20
 8004856:	4293      	cmp	r3, r2
 8004858:	d01d      	beq.n	8004896 <HAL_DMA_Abort_IT+0x72>
 800485a:	3214      	adds	r2, #20
 800485c:	4293      	cmp	r3, r2
 800485e:	d01d      	beq.n	800489c <HAL_DMA_Abort_IT+0x78>
 8004860:	3214      	adds	r2, #20
 8004862:	4293      	cmp	r3, r2
 8004864:	d01d      	beq.n	80048a2 <HAL_DMA_Abort_IT+0x7e>
 8004866:	3214      	adds	r2, #20
 8004868:	4293      	cmp	r3, r2
 800486a:	bf14      	ite	ne
 800486c:	f04f 7380 	movne.w	r3, #16777216	@ 0x1000000
 8004870:	f44f 1380 	moveq.w	r3, #1048576	@ 0x100000
 8004874:	4a0d      	ldr	r2, [pc, #52]	@ (80048ac <HAL_DMA_Abort_IT+0x88>)
 8004876:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004878:	2301      	movs	r3, #1
 800487a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 800487e:	2300      	movs	r3, #0
 8004880:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8004884:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004886:	b103      	cbz	r3, 800488a <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 8004888:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800488a:	2000      	movs	r0, #0
 800488c:	e7d2      	b.n	8004834 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800488e:	2301      	movs	r3, #1
 8004890:	e7f0      	b.n	8004874 <HAL_DMA_Abort_IT+0x50>
 8004892:	2310      	movs	r3, #16
 8004894:	e7ee      	b.n	8004874 <HAL_DMA_Abort_IT+0x50>
 8004896:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800489a:	e7eb      	b.n	8004874 <HAL_DMA_Abort_IT+0x50>
 800489c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048a0:	e7e8      	b.n	8004874 <HAL_DMA_Abort_IT+0x50>
 80048a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80048a6:	e7e5      	b.n	8004874 <HAL_DMA_Abort_IT+0x50>
 80048a8:	40020008 	.word	0x40020008
 80048ac:	40020000 	.word	0x40020000

080048b0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048b0:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
  uint32_t source_it = hdma->Instance->CCR;
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80048b2:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80048b4:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80048b6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80048b8:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80048ba:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80048bc:	4095      	lsls	r5, r2
 80048be:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80048c0:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80048c2:	d032      	beq.n	800492a <HAL_DMA_IRQHandler+0x7a>
 80048c4:	074d      	lsls	r5, r1, #29
 80048c6:	d530      	bpl.n	800492a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	0696      	lsls	r6, r2, #26
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048cc:	bf5e      	ittt	pl
 80048ce:	681a      	ldrpl	r2, [r3, #0]
 80048d0:	f022 0204 	bicpl.w	r2, r2, #4
 80048d4:	601a      	strpl	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80048d6:	4a3e      	ldr	r2, [pc, #248]	@ (80049d0 <HAL_DMA_IRQHandler+0x120>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d019      	beq.n	8004910 <HAL_DMA_IRQHandler+0x60>
 80048dc:	3214      	adds	r2, #20
 80048de:	4293      	cmp	r3, r2
 80048e0:	d018      	beq.n	8004914 <HAL_DMA_IRQHandler+0x64>
 80048e2:	3214      	adds	r2, #20
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d017      	beq.n	8004918 <HAL_DMA_IRQHandler+0x68>
 80048e8:	3214      	adds	r2, #20
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d017      	beq.n	800491e <HAL_DMA_IRQHandler+0x6e>
 80048ee:	3214      	adds	r2, #20
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d017      	beq.n	8004924 <HAL_DMA_IRQHandler+0x74>
 80048f4:	3214      	adds	r2, #20
 80048f6:	4293      	cmp	r3, r2
 80048f8:	bf14      	ite	ne
 80048fa:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
 80048fe:	f44f 0380 	moveq.w	r3, #4194304	@ 0x400000
 8004902:	4a34      	ldr	r2, [pc, #208]	@ (80049d4 <HAL_DMA_IRQHandler+0x124>)
 8004904:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004906:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    if (hdma->XferErrorCallback != NULL)
 8004908:	2b00      	cmp	r3, #0
 800490a:	d05e      	beq.n	80049ca <HAL_DMA_IRQHandler+0x11a>
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
  return;
}
 800490c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800490e:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004910:	2304      	movs	r3, #4
 8004912:	e7f6      	b.n	8004902 <HAL_DMA_IRQHandler+0x52>
 8004914:	2340      	movs	r3, #64	@ 0x40
 8004916:	e7f4      	b.n	8004902 <HAL_DMA_IRQHandler+0x52>
 8004918:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800491c:	e7f1      	b.n	8004902 <HAL_DMA_IRQHandler+0x52>
 800491e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004922:	e7ee      	b.n	8004902 <HAL_DMA_IRQHandler+0x52>
 8004924:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004928:	e7eb      	b.n	8004902 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800492a:	2502      	movs	r5, #2
 800492c:	4095      	lsls	r5, r2
 800492e:	4225      	tst	r5, r4
 8004930:	d035      	beq.n	800499e <HAL_DMA_IRQHandler+0xee>
 8004932:	078d      	lsls	r5, r1, #30
 8004934:	d533      	bpl.n	800499e <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	0694      	lsls	r4, r2, #26
 800493a:	d406      	bmi.n	800494a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	f022 020a 	bic.w	r2, r2, #10
 8004942:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004944:	2201      	movs	r2, #1
 8004946:	f880 2021 	strb.w	r2, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800494a:	4a21      	ldr	r2, [pc, #132]	@ (80049d0 <HAL_DMA_IRQHandler+0x120>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d019      	beq.n	8004984 <HAL_DMA_IRQHandler+0xd4>
 8004950:	3214      	adds	r2, #20
 8004952:	4293      	cmp	r3, r2
 8004954:	d018      	beq.n	8004988 <HAL_DMA_IRQHandler+0xd8>
 8004956:	3214      	adds	r2, #20
 8004958:	4293      	cmp	r3, r2
 800495a:	d017      	beq.n	800498c <HAL_DMA_IRQHandler+0xdc>
 800495c:	3214      	adds	r2, #20
 800495e:	4293      	cmp	r3, r2
 8004960:	d017      	beq.n	8004992 <HAL_DMA_IRQHandler+0xe2>
 8004962:	3214      	adds	r2, #20
 8004964:	4293      	cmp	r3, r2
 8004966:	d017      	beq.n	8004998 <HAL_DMA_IRQHandler+0xe8>
 8004968:	3214      	adds	r2, #20
 800496a:	4293      	cmp	r3, r2
 800496c:	bf14      	ite	ne
 800496e:	f04f 7300 	movne.w	r3, #33554432	@ 0x2000000
 8004972:	f44f 1300 	moveq.w	r3, #2097152	@ 0x200000
 8004976:	4a17      	ldr	r2, [pc, #92]	@ (80049d4 <HAL_DMA_IRQHandler+0x124>)
 8004978:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800497a:	2300      	movs	r3, #0
 800497c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8004980:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004982:	e7c1      	b.n	8004908 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004984:	2302      	movs	r3, #2
 8004986:	e7f6      	b.n	8004976 <HAL_DMA_IRQHandler+0xc6>
 8004988:	2320      	movs	r3, #32
 800498a:	e7f4      	b.n	8004976 <HAL_DMA_IRQHandler+0xc6>
 800498c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004990:	e7f1      	b.n	8004976 <HAL_DMA_IRQHandler+0xc6>
 8004992:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004996:	e7ee      	b.n	8004976 <HAL_DMA_IRQHandler+0xc6>
 8004998:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800499c:	e7eb      	b.n	8004976 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800499e:	2508      	movs	r5, #8
 80049a0:	4095      	lsls	r5, r2
 80049a2:	4225      	tst	r5, r4
 80049a4:	d011      	beq.n	80049ca <HAL_DMA_IRQHandler+0x11a>
 80049a6:	0709      	lsls	r1, r1, #28
 80049a8:	d50f      	bpl.n	80049ca <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049aa:	6819      	ldr	r1, [r3, #0]
 80049ac:	f021 010e 	bic.w	r1, r1, #14
 80049b0:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80049b2:	2301      	movs	r3, #1
 80049b4:	fa03 f202 	lsl.w	r2, r3, r2
 80049b8:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049ba:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80049bc:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 80049c0:	2300      	movs	r3, #0
 80049c2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80049c6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80049c8:	e79e      	b.n	8004908 <HAL_DMA_IRQHandler+0x58>
}
 80049ca:	bc70      	pop	{r4, r5, r6}
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	40020008 	.word	0x40020008
 80049d4:	40020000 	.word	0x40020000

080049d8 <HAL_DMA_GetState>:
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  /* Return DMA handle state */
  return hdma->State;
 80049d8:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
}
 80049dc:	4770      	bx	lr
	...

080049e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80049e4:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80049e6:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80049e8:	f8df c188 	ldr.w	ip, [pc, #392]	@ 8004b74 <HAL_GPIO_Init+0x194>
 80049ec:	4b62      	ldr	r3, [pc, #392]	@ (8004b78 <HAL_GPIO_Init+0x198>)
      switch (GPIO_Init->Mode)
 80049ee:	f8df e18c 	ldr.w	lr, [pc, #396]	@ 8004b7c <HAL_GPIO_Init+0x19c>
 80049f2:	f8df 818c 	ldr.w	r8, [pc, #396]	@ 8004b80 <HAL_GPIO_Init+0x1a0>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049f6:	680a      	ldr	r2, [r1, #0]
 80049f8:	fa32 f506 	lsrs.w	r5, r2, r6
 80049fc:	d102      	bne.n	8004a04 <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 80049fe:	b003      	add	sp, #12
 8004a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8004a04:	2701      	movs	r7, #1
 8004a06:	40b7      	lsls	r7, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a08:	ea02 0507 	and.w	r5, r2, r7
    if (iocurrent == ioposition)
 8004a0c:	ea37 0202 	bics.w	r2, r7, r2
 8004a10:	d17a      	bne.n	8004b08 <HAL_GPIO_Init+0x128>
      switch (GPIO_Init->Mode)
 8004a12:	684a      	ldr	r2, [r1, #4]
 8004a14:	2a03      	cmp	r2, #3
 8004a16:	d807      	bhi.n	8004a28 <HAL_GPIO_Init+0x48>
 8004a18:	3a01      	subs	r2, #1
 8004a1a:	2a02      	cmp	r2, #2
 8004a1c:	f200 8083 	bhi.w	8004b26 <HAL_GPIO_Init+0x146>
 8004a20:	e8df f002 	tbb	[pc, r2]
 8004a24:	9792      	.short	0x9792
 8004a26:	9d          	.byte	0x9d
 8004a27:	00          	.byte	0x00
 8004a28:	2a12      	cmp	r2, #18
 8004a2a:	f000 8095 	beq.w	8004b58 <HAL_GPIO_Init+0x178>
 8004a2e:	d86d      	bhi.n	8004b0c <HAL_GPIO_Init+0x12c>
 8004a30:	2a11      	cmp	r2, #17
 8004a32:	f000 808b 	beq.w	8004b4c <HAL_GPIO_Init+0x16c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004a36:	2dff      	cmp	r5, #255	@ 0xff
 8004a38:	bf98      	it	ls
 8004a3a:	4681      	movls	r9, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a3c:	f04f 0b0f 	mov.w	fp, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004a40:	bf88      	it	hi
 8004a42:	f100 0904 	addhi.w	r9, r0, #4
 8004a46:	ea4f 0286 	mov.w	r2, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a4a:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004a4e:	bf88      	it	hi
 8004a50:	3a20      	subhi	r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a52:	fa0b fa02 	lsl.w	sl, fp, r2
 8004a56:	ea27 070a 	bic.w	r7, r7, sl
 8004a5a:	fa04 f202 	lsl.w	r2, r4, r2
 8004a5e:	4317      	orrs	r7, r2
 8004a60:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a64:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8004a68:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 8004a6c:	d04c      	beq.n	8004b08 <HAL_GPIO_Init+0x128>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a6e:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8004a72:	f026 0703 	bic.w	r7, r6, #3
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	f8cc 2018 	str.w	r2, [ip, #24]
 8004a7e:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8004a82:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8004a86:	f002 0201 	and.w	r2, r2, #1
 8004a8a:	9201      	str	r2, [sp, #4]
 8004a8c:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a90:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a94:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a96:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8004a9a:	68ba      	ldr	r2, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a9c:	fa0b fb0a 	lsl.w	fp, fp, sl
 8004aa0:	ea22 0b0b 	bic.w	fp, r2, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004aa4:	4a37      	ldr	r2, [pc, #220]	@ (8004b84 <HAL_GPIO_Init+0x1a4>)
 8004aa6:	4290      	cmp	r0, r2
 8004aa8:	d05d      	beq.n	8004b66 <HAL_GPIO_Init+0x186>
 8004aaa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004aae:	4290      	cmp	r0, r2
 8004ab0:	d05b      	beq.n	8004b6a <HAL_GPIO_Init+0x18a>
 8004ab2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004ab6:	4290      	cmp	r0, r2
 8004ab8:	d059      	beq.n	8004b6e <HAL_GPIO_Init+0x18e>
 8004aba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004abe:	4290      	cmp	r0, r2
 8004ac0:	bf14      	ite	ne
 8004ac2:	2204      	movne	r2, #4
 8004ac4:	2203      	moveq	r2, #3
 8004ac6:	fa02 f20a 	lsl.w	r2, r2, sl
 8004aca:	ea42 020b 	orr.w	r2, r2, fp
        AFIO->EXTICR[position >> 2u] = temp;
 8004ace:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ad0:	689a      	ldr	r2, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004ad2:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ad6:	bf14      	ite	ne
 8004ad8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004ada:	43aa      	biceq	r2, r5
 8004adc:	609a      	str	r2, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ade:	68da      	ldr	r2, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ae0:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ae4:	bf14      	ite	ne
 8004ae6:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004ae8:	43aa      	biceq	r2, r5
 8004aea:	60da      	str	r2, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8004aec:	685a      	ldr	r2, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004aee:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8004af2:	bf14      	ite	ne
 8004af4:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004af6:	43aa      	biceq	r2, r5
 8004af8:	605a      	str	r2, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8004afa:	681a      	ldr	r2, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004afc:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8004b00:	bf14      	ite	ne
 8004b02:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b04:	43aa      	biceq	r2, r5
 8004b06:	601a      	str	r2, [r3, #0]
	position++;
 8004b08:	3601      	adds	r6, #1
 8004b0a:	e774      	b.n	80049f6 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 8004b0c:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 8004b88 <HAL_GPIO_Init+0x1a8>
 8004b10:	454a      	cmp	r2, r9
 8004b12:	d008      	beq.n	8004b26 <HAL_GPIO_Init+0x146>
 8004b14:	d810      	bhi.n	8004b38 <HAL_GPIO_Init+0x158>
 8004b16:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 8004b1a:	454a      	cmp	r2, r9
 8004b1c:	d003      	beq.n	8004b26 <HAL_GPIO_Init+0x146>
 8004b1e:	4572      	cmp	r2, lr
 8004b20:	d001      	beq.n	8004b26 <HAL_GPIO_Init+0x146>
 8004b22:	4542      	cmp	r2, r8
 8004b24:	d187      	bne.n	8004a36 <HAL_GPIO_Init+0x56>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004b26:	688a      	ldr	r2, [r1, #8]
 8004b28:	b1da      	cbz	r2, 8004b62 <HAL_GPIO_Init+0x182>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004b2a:	2a01      	cmp	r2, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b2c:	f04f 0408 	mov.w	r4, #8
            GPIOx->BSRR = ioposition;
 8004b30:	bf0c      	ite	eq
 8004b32:	6107      	streq	r7, [r0, #16]
            GPIOx->BRR = ioposition;
 8004b34:	6147      	strne	r7, [r0, #20]
 8004b36:	e77e      	b.n	8004a36 <HAL_GPIO_Init+0x56>
      switch (GPIO_Init->Mode)
 8004b38:	f8df 9050 	ldr.w	r9, [pc, #80]	@ 8004b8c <HAL_GPIO_Init+0x1ac>
 8004b3c:	454a      	cmp	r2, r9
 8004b3e:	d0f2      	beq.n	8004b26 <HAL_GPIO_Init+0x146>
 8004b40:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 8004b44:	454a      	cmp	r2, r9
 8004b46:	e7ed      	b.n	8004b24 <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004b48:	68cc      	ldr	r4, [r1, #12]
          break;
 8004b4a:	e774      	b.n	8004a36 <HAL_GPIO_Init+0x56>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004b4c:	68cc      	ldr	r4, [r1, #12]
 8004b4e:	3404      	adds	r4, #4
          break;
 8004b50:	e771      	b.n	8004a36 <HAL_GPIO_Init+0x56>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004b52:	68cc      	ldr	r4, [r1, #12]
 8004b54:	3408      	adds	r4, #8
          break;
 8004b56:	e76e      	b.n	8004a36 <HAL_GPIO_Init+0x56>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004b58:	68cc      	ldr	r4, [r1, #12]
 8004b5a:	340c      	adds	r4, #12
          break;
 8004b5c:	e76b      	b.n	8004a36 <HAL_GPIO_Init+0x56>
      switch (GPIO_Init->Mode)
 8004b5e:	2400      	movs	r4, #0
 8004b60:	e769      	b.n	8004a36 <HAL_GPIO_Init+0x56>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004b62:	2404      	movs	r4, #4
 8004b64:	e767      	b.n	8004a36 <HAL_GPIO_Init+0x56>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004b66:	2200      	movs	r2, #0
 8004b68:	e7ad      	b.n	8004ac6 <HAL_GPIO_Init+0xe6>
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	e7ab      	b.n	8004ac6 <HAL_GPIO_Init+0xe6>
 8004b6e:	2202      	movs	r2, #2
 8004b70:	e7a9      	b.n	8004ac6 <HAL_GPIO_Init+0xe6>
 8004b72:	bf00      	nop
 8004b74:	40021000 	.word	0x40021000
 8004b78:	40010400 	.word	0x40010400
 8004b7c:	10210000 	.word	0x10210000
 8004b80:	10110000 	.word	0x10110000
 8004b84:	40010800 	.word	0x40010800
 8004b88:	10220000 	.word	0x10220000
 8004b8c:	10310000 	.word	0x10310000

08004b90 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b90:	6883      	ldr	r3, [r0, #8]
 8004b92:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8004b94:	bf14      	ite	ne
 8004b96:	2001      	movne	r0, #1
 8004b98:	2000      	moveq	r0, #0
 8004b9a:	4770      	bx	lr

08004b9c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b9c:	b10a      	cbz	r2, 8004ba2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004b9e:	6101      	str	r1, [r0, #16]
  }
}
 8004ba0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004ba2:	0409      	lsls	r1, r1, #16
 8004ba4:	e7fb      	b.n	8004b9e <HAL_GPIO_WritePin+0x2>
	...

08004ba8 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004ba8:	4a04      	ldr	r2, [pc, #16]	@ (8004bbc <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8004baa:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004bac:	6951      	ldr	r1, [r2, #20]
 8004bae:	4201      	tst	r1, r0
 8004bb0:	d002      	beq.n	8004bb8 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bb2:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004bb4:	f7fe fc3e 	bl	8003434 <HAL_GPIO_EXTI_Callback>
  }
}
 8004bb8:	bd08      	pop	{r3, pc}
 8004bba:	bf00      	nop
 8004bbc:	40010400 	.word	0x40010400

08004bc0 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bc0:	6801      	ldr	r1, [r0, #0]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	694b      	ldr	r3, [r1, #20]
 8004bc6:	f413 6380 	ands.w	r3, r3, #1024	@ 0x400
 8004bca:	d010      	beq.n	8004bee <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bcc:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004bd0:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8004bd2:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8004bd4:	6302      	str	r2, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004bd6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bda:	f880 203e 	strb.w	r2, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bde:	6c03      	ldr	r3, [r0, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004be0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004be4:	f043 0304 	orr.w	r3, r3, #4
 8004be8:	6403      	str	r3, [r0, #64]	@ 0x40

    return HAL_ERROR;
 8004bea:	2001      	movs	r0, #1
 8004bec:	4770      	bx	lr
  }
  return HAL_OK;
 8004bee:	4618      	mov	r0, r3
}
 8004bf0:	4770      	bx	lr

08004bf2 <I2C_WaitOnFlagUntilTimeout>:
{
 8004bf2:	e92d 46f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r9, sl, lr}
 8004bf6:	4606      	mov	r6, r0
 8004bf8:	460f      	mov	r7, r1
 8004bfa:	4691      	mov	r9, r2
 8004bfc:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bfe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004c02:	6833      	ldr	r3, [r6, #0]
 8004c04:	f1ba 0f01 	cmp.w	sl, #1
 8004c08:	bf0c      	ite	eq
 8004c0a:	695c      	ldreq	r4, [r3, #20]
 8004c0c:	699c      	ldrne	r4, [r3, #24]
 8004c0e:	ea27 0404 	bic.w	r4, r7, r4
 8004c12:	b2a4      	uxth	r4, r4
 8004c14:	fab4 f484 	clz	r4, r4
 8004c18:	0964      	lsrs	r4, r4, #5
 8004c1a:	45a1      	cmp	r9, r4
 8004c1c:	d001      	beq.n	8004c22 <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8004c1e:	2000      	movs	r0, #0
 8004c20:	e025      	b.n	8004c6e <I2C_WaitOnFlagUntilTimeout+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 8004c22:	1c6a      	adds	r2, r5, #1
 8004c24:	d0ee      	beq.n	8004c04 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c26:	f7ff fd2f 	bl	8004688 <HAL_GetTick>
 8004c2a:	9b08      	ldr	r3, [sp, #32]
 8004c2c:	1ac0      	subs	r0, r0, r3
 8004c2e:	42a8      	cmp	r0, r5
 8004c30:	d801      	bhi.n	8004c36 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004c32:	2d00      	cmp	r5, #0
 8004c34:	d1e5      	bne.n	8004c02 <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004c36:	6833      	ldr	r3, [r6, #0]
 8004c38:	f1ba 0f01 	cmp.w	sl, #1
 8004c3c:	bf0c      	ite	eq
 8004c3e:	695b      	ldreq	r3, [r3, #20]
 8004c40:	699b      	ldrne	r3, [r3, #24]
 8004c42:	ea27 0303 	bic.w	r3, r7, r3
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	fab3 f383 	clz	r3, r3
 8004c4c:	095b      	lsrs	r3, r3, #5
 8004c4e:	4599      	cmp	r9, r3
 8004c50:	d1d7      	bne.n	8004c02 <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004c52:	2300      	movs	r3, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8004c54:	2220      	movs	r2, #32
          return HAL_ERROR;
 8004c56:	2001      	movs	r0, #1
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004c58:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004c5a:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c5e:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c62:	6c32      	ldr	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8004c64:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c68:	f042 0220 	orr.w	r2, r2, #32
 8004c6c:	6432      	str	r2, [r6, #64]	@ 0x40
}
 8004c6e:	e8bd 86f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r9, sl, pc}

08004c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8004c72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c76:	4604      	mov	r4, r0
 8004c78:	460f      	mov	r7, r1
 8004c7a:	4616      	mov	r6, r2
 8004c7c:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c7e:	6825      	ldr	r5, [r4, #0]
 8004c80:	6968      	ldr	r0, [r5, #20]
 8004c82:	ea27 0000 	bic.w	r0, r7, r0
 8004c86:	b280      	uxth	r0, r0
 8004c88:	b1c0      	cbz	r0, 8004cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c8a:	696b      	ldr	r3, [r5, #20]
 8004c8c:	055a      	lsls	r2, r3, #21
 8004c8e:	d517      	bpl.n	8004cc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c90:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c92:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c94:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c98:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c9a:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004c9e:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ca4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ca8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004cae:	f043 0304 	orr.w	r3, r3, #4
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cb2:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8004cb4:	2300      	movs	r3, #0
      return HAL_ERROR;
 8004cb6:	2001      	movs	r0, #1
          __HAL_UNLOCK(hi2c);
 8004cb8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8004cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8004cc0:	1c73      	adds	r3, r6, #1
 8004cc2:	d0dd      	beq.n	8004c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cc4:	f7ff fce0 	bl	8004688 <HAL_GetTick>
 8004cc8:	eba0 0008 	sub.w	r0, r0, r8
 8004ccc:	42b0      	cmp	r0, r6
 8004cce:	d801      	bhi.n	8004cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
 8004cd0:	2e00      	cmp	r6, #0
 8004cd2:	d1d4      	bne.n	8004c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	695a      	ldr	r2, [r3, #20]
 8004cd8:	ea27 0202 	bic.w	r2, r7, r2
 8004cdc:	b292      	uxth	r2, r2
 8004cde:	2a00      	cmp	r2, #0
 8004ce0:	d0cd      	beq.n	8004c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ce2:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ce4:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ce6:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ce8:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cec:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	e7dd      	b.n	8004cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x40>

08004cf6 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8004cf6:	b570      	push	{r4, r5, r6, lr}
 8004cf8:	4604      	mov	r4, r0
 8004cfa:	460d      	mov	r5, r1
 8004cfc:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	061b      	lsls	r3, r3, #24
 8004d04:	d501      	bpl.n	8004d0a <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8004d06:	2000      	movs	r0, #0
 8004d08:	e01e      	b.n	8004d48 <I2C_WaitOnTXEFlagUntilTimeout+0x52>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	f7ff ff58 	bl	8004bc0 <I2C_IsAcknowledgeFailed>
 8004d10:	b9c8      	cbnz	r0, 8004d46 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8004d12:	1c6a      	adds	r2, r5, #1
 8004d14:	d0f3      	beq.n	8004cfe <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d16:	f7ff fcb7 	bl	8004688 <HAL_GetTick>
 8004d1a:	1b80      	subs	r0, r0, r6
 8004d1c:	42a8      	cmp	r0, r5
 8004d1e:	d801      	bhi.n	8004d24 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8004d20:	2d00      	cmp	r5, #0
 8004d22:	d1ec      	bne.n	8004cfe <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8004d2c:	d1e7      	bne.n	8004cfe <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d2e:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d30:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d32:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d36:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d3a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8004d3c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d40:	f042 0220 	orr.w	r2, r2, #32
 8004d44:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8004d46:	2001      	movs	r0, #1
}
 8004d48:	bd70      	pop	{r4, r5, r6, pc}
	...

08004d4c <I2C_RequestMemoryWrite>:
{
 8004d4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d50:	4615      	mov	r5, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d52:	6802      	ldr	r2, [r0, #0]
{
 8004d54:	4699      	mov	r9, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d56:	6813      	ldr	r3, [r2, #0]
{
 8004d58:	b085      	sub	sp, #20
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d5e:	6013      	str	r3, [r2, #0]
{
 8004d60:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	@ 0x30
 8004d64:	460e      	mov	r6, r1
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d66:	463b      	mov	r3, r7
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d6e:	f8cd 8000 	str.w	r8, [sp]
{
 8004d72:	4604      	mov	r4, r0
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d74:	f7ff ff3d 	bl	8004bf2 <I2C_WaitOnFlagUntilTimeout>
 8004d78:	6823      	ldr	r3, [r4, #0]
 8004d7a:	b138      	cbz	r0, 8004d8c <I2C_RequestMemoryWrite+0x40>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	05db      	lsls	r3, r3, #23
 8004d80:	d502      	bpl.n	8004d88 <I2C_RequestMemoryWrite+0x3c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d86:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 8004d88:	2603      	movs	r6, #3
 8004d8a:	e020      	b.n	8004dce <I2C_RequestMemoryWrite+0x82>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d8c:	f006 06fe 	and.w	r6, r6, #254	@ 0xfe
 8004d90:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d92:	463a      	mov	r2, r7
 8004d94:	4643      	mov	r3, r8
 8004d96:	4620      	mov	r0, r4
 8004d98:	4918      	ldr	r1, [pc, #96]	@ (8004dfc <I2C_RequestMemoryWrite+0xb0>)
 8004d9a:	f7ff ff6a 	bl	8004c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d9e:	b9a8      	cbnz	r0, 8004dcc <I2C_RequestMemoryWrite+0x80>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	9003      	str	r0, [sp, #12]
 8004da4:	695a      	ldr	r2, [r3, #20]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004da6:	4639      	mov	r1, r7
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004da8:	9203      	str	r2, [sp, #12]
 8004daa:	699b      	ldr	r3, [r3, #24]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dac:	4642      	mov	r2, r8
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dae:	9303      	str	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db0:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004db2:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db4:	f7ff ff9f 	bl	8004cf6 <I2C_WaitOnTXEFlagUntilTimeout>
 8004db8:	4606      	mov	r6, r0
 8004dba:	b160      	cbz	r0, 8004dd6 <I2C_RequestMemoryWrite+0x8a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dbc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004dbe:	2b04      	cmp	r3, #4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc0:	bf01      	itttt	eq
 8004dc2:	6822      	ldreq	r2, [r4, #0]
 8004dc4:	6813      	ldreq	r3, [r2, #0]
 8004dc6:	f443 7300 	orreq.w	r3, r3, #512	@ 0x200
 8004dca:	6013      	streq	r3, [r2, #0]
    return HAL_ERROR;
 8004dcc:	2601      	movs	r6, #1
}
 8004dce:	4630      	mov	r0, r6
 8004dd0:	b005      	add	sp, #20
 8004dd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dd6:	f1b9 0f01 	cmp.w	r9, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dda:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ddc:	d102      	bne.n	8004de4 <I2C_RequestMemoryWrite+0x98>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004dde:	b2ed      	uxtb	r5, r5
 8004de0:	611d      	str	r5, [r3, #16]
 8004de2:	e7f4      	b.n	8004dce <I2C_RequestMemoryWrite+0x82>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004de4:	0a2a      	lsrs	r2, r5, #8
 8004de6:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004de8:	4639      	mov	r1, r7
 8004dea:	4642      	mov	r2, r8
 8004dec:	4620      	mov	r0, r4
 8004dee:	f7ff ff82 	bl	8004cf6 <I2C_WaitOnTXEFlagUntilTimeout>
 8004df2:	2800      	cmp	r0, #0
 8004df4:	d1e2      	bne.n	8004dbc <I2C_RequestMemoryWrite+0x70>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	e7f1      	b.n	8004dde <I2C_RequestMemoryWrite+0x92>
 8004dfa:	bf00      	nop
 8004dfc:	00010002 	.word	0x00010002

08004e00 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8004e00:	b570      	push	{r4, r5, r6, lr}
 8004e02:	4604      	mov	r4, r0
 8004e04:	460d      	mov	r5, r1
 8004e06:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	695b      	ldr	r3, [r3, #20]
 8004e0c:	075b      	lsls	r3, r3, #29
 8004e0e:	d501      	bpl.n	8004e14 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8004e10:	2000      	movs	r0, #0
 8004e12:	e01e      	b.n	8004e52 <I2C_WaitOnBTFFlagUntilTimeout+0x52>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e14:	4620      	mov	r0, r4
 8004e16:	f7ff fed3 	bl	8004bc0 <I2C_IsAcknowledgeFailed>
 8004e1a:	b9c8      	cbnz	r0, 8004e50 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8004e1c:	1c6a      	adds	r2, r5, #1
 8004e1e:	d0f3      	beq.n	8004e08 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e20:	f7ff fc32 	bl	8004688 <HAL_GetTick>
 8004e24:	1b80      	subs	r0, r0, r6
 8004e26:	42a8      	cmp	r0, r5
 8004e28:	d801      	bhi.n	8004e2e <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8004e2a:	2d00      	cmp	r5, #0
 8004e2c:	d1ec      	bne.n	8004e08 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	f013 0304 	ands.w	r3, r3, #4
 8004e36:	d1e7      	bne.n	8004e08 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e38:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e3a:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e3c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e40:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e44:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8004e46:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e4a:	f042 0220 	orr.w	r2, r2, #32
 8004e4e:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8004e50:	2001      	movs	r0, #1
}
 8004e52:	bd70      	pop	{r4, r5, r6, pc}

08004e54 <HAL_I2C_Init>:
{
 8004e54:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8004e56:	4604      	mov	r4, r0
 8004e58:	b908      	cbnz	r0, 8004e5e <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8004e5a:	2001      	movs	r0, #1
}
 8004e5c:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e5e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004e62:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004e66:	b91b      	cbnz	r3, 8004e70 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8004e68:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8004e6c:	f7ff f9a4 	bl	80041b8 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e70:	2324      	movs	r3, #36	@ 0x24
 8004e72:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8004e76:	6823      	ldr	r3, [r4, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	f022 0201 	bic.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e8e:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e90:	f001 f92a 	bl	80060e8 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e94:	4b3f      	ldr	r3, [pc, #252]	@ (8004f94 <HAL_I2C_Init+0x140>)
 8004e96:	6865      	ldr	r5, [r4, #4]
 8004e98:	429d      	cmp	r5, r3
 8004e9a:	bf94      	ite	ls
 8004e9c:	4b3e      	ldrls	r3, [pc, #248]	@ (8004f98 <HAL_I2C_Init+0x144>)
 8004e9e:	4b3f      	ldrhi	r3, [pc, #252]	@ (8004f9c <HAL_I2C_Init+0x148>)
 8004ea0:	4298      	cmp	r0, r3
 8004ea2:	bf8c      	ite	hi
 8004ea4:	2300      	movhi	r3, #0
 8004ea6:	2301      	movls	r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1d6      	bne.n	8004e5a <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004eac:	4e39      	ldr	r6, [pc, #228]	@ (8004f94 <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 8004eae:	4b3c      	ldr	r3, [pc, #240]	@ (8004fa0 <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004eb0:	42b5      	cmp	r5, r6
  freqrange = I2C_FREQRANGE(pclk1);
 8004eb2:	fbb0 f3f3 	udiv	r3, r0, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004eb6:	bf88      	it	hi
 8004eb8:	f44f 7696 	movhi.w	r6, #300	@ 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ebc:	6822      	ldr	r2, [r4, #0]
 8004ebe:	6851      	ldr	r1, [r2, #4]
 8004ec0:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8004ec4:	ea41 0103 	orr.w	r1, r1, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ec8:	bf82      	ittt	hi
 8004eca:	4373      	mulhi	r3, r6
 8004ecc:	f44f 767a 	movhi.w	r6, #1000	@ 0x3e8
 8004ed0:	fbb3 f3f6 	udivhi	r3, r3, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ed4:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ed6:	6a11      	ldr	r1, [r2, #32]
 8004ed8:	3301      	adds	r3, #1
 8004eda:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8004ede:	430b      	orrs	r3, r1
 8004ee0:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ee2:	69d1      	ldr	r1, [r2, #28]
 8004ee4:	1e43      	subs	r3, r0, #1
 8004ee6:	482b      	ldr	r0, [pc, #172]	@ (8004f94 <HAL_I2C_Init+0x140>)
 8004ee8:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8004eec:	4285      	cmp	r5, r0
 8004eee:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8004ef2:	d832      	bhi.n	8004f5a <HAL_I2C_Init+0x106>
 8004ef4:	006d      	lsls	r5, r5, #1
 8004ef6:	fbb3 f3f5 	udiv	r3, r3, r5
 8004efa:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8004efe:	3301      	adds	r3, #1
 8004f00:	4203      	tst	r3, r0
 8004f02:	d042      	beq.n	8004f8a <HAL_I2C_Init+0x136>
 8004f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f08:	4319      	orrs	r1, r3
 8004f0a:	61d1      	str	r1, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f0c:	6811      	ldr	r1, [r2, #0]
 8004f0e:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8004f12:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 8004f16:	4303      	orrs	r3, r0
 8004f18:	430b      	orrs	r3, r1
 8004f1a:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f1c:	6891      	ldr	r1, [r2, #8]
 8004f1e:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8004f22:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 8004f26:	4303      	orrs	r3, r0
 8004f28:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8004f2c:	430b      	orrs	r3, r1
 8004f2e:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f30:	68d1      	ldr	r1, [r2, #12]
 8004f32:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8004f36:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8004f3a:	4303      	orrs	r3, r0
 8004f3c:	430b      	orrs	r3, r1
 8004f3e:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8004f40:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f42:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8004f44:	f043 0301 	orr.w	r3, r3, #1
 8004f48:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8004f4a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f4c:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f4e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f52:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f54:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  return HAL_OK;
 8004f58:	e780      	b.n	8004e5c <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f5a:	68a0      	ldr	r0, [r4, #8]
 8004f5c:	b950      	cbnz	r0, 8004f74 <HAL_I2C_Init+0x120>
 8004f5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f62:	fbb3 f3f5 	udiv	r3, r3, r5
 8004f66:	3301      	adds	r3, #1
 8004f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f6c:	b17b      	cbz	r3, 8004f8e <HAL_I2C_Init+0x13a>
 8004f6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f72:	e7c9      	b.n	8004f08 <HAL_I2C_Init+0xb4>
 8004f74:	2019      	movs	r0, #25
 8004f76:	4368      	muls	r0, r5
 8004f78:	fbb3 f3f0 	udiv	r3, r3, r0
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f82:	b123      	cbz	r3, 8004f8e <HAL_I2C_Init+0x13a>
 8004f84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f88:	e7be      	b.n	8004f08 <HAL_I2C_Init+0xb4>
 8004f8a:	2304      	movs	r3, #4
 8004f8c:	e7bc      	b.n	8004f08 <HAL_I2C_Init+0xb4>
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e7ba      	b.n	8004f08 <HAL_I2C_Init+0xb4>
 8004f92:	bf00      	nop
 8004f94:	000186a0 	.word	0x000186a0
 8004f98:	001e847f 	.word	0x001e847f
 8004f9c:	003d08ff 	.word	0x003d08ff
 8004fa0:	000f4240 	.word	0x000f4240

08004fa4 <HAL_I2C_Mem_Write>:
{
 8004fa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004fa8:	4604      	mov	r4, r0
 8004faa:	4699      	mov	r9, r3
 8004fac:	460f      	mov	r7, r1
 8004fae:	4690      	mov	r8, r2
 8004fb0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8004fb2:	f7ff fb69 	bl	8004688 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fb6:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  uint32_t tickstart = HAL_GetTick();
 8004fba:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fbc:	2b20      	cmp	r3, #32
 8004fbe:	d003      	beq.n	8004fc8 <HAL_I2C_Mem_Write+0x24>
      return HAL_BUSY;
 8004fc0:	2002      	movs	r0, #2
}
 8004fc2:	b003      	add	sp, #12
 8004fc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fc8:	9000      	str	r0, [sp, #0]
 8004fca:	2319      	movs	r3, #25
 8004fcc:	2201      	movs	r2, #1
 8004fce:	4620      	mov	r0, r4
 8004fd0:	493a      	ldr	r1, [pc, #232]	@ (80050bc <HAL_I2C_Mem_Write+0x118>)
 8004fd2:	f7ff fe0e 	bl	8004bf2 <I2C_WaitOnFlagUntilTimeout>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	d1f2      	bne.n	8004fc0 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8004fda:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d0ee      	beq.n	8004fc0 <HAL_I2C_Mem_Write+0x1c>
 8004fe2:	2301      	movs	r3, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fe4:	6820      	ldr	r0, [r4, #0]
    __HAL_LOCK(hi2c);
 8004fe6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fea:	6803      	ldr	r3, [r0, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fec:	4642      	mov	r2, r8
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fee:	07d9      	lsls	r1, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8004ff0:	bf58      	it	pl
 8004ff2:	6803      	ldrpl	r3, [r0, #0]
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ff4:	4639      	mov	r1, r7
      __HAL_I2C_ENABLE(hi2c);
 8004ff6:	bf5c      	itt	pl
 8004ff8:	f043 0301 	orrpl.w	r3, r3, #1
 8004ffc:	6003      	strpl	r3, [r0, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ffe:	6803      	ldr	r3, [r0, #0]
 8005000:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005004:	6003      	str	r3, [r0, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005006:	2321      	movs	r3, #33	@ 0x21
 8005008:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800500c:	2340      	movs	r3, #64	@ 0x40
 800500e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005012:	2300      	movs	r3, #0
 8005014:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8005016:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005018:	4620      	mov	r0, r4
    hi2c->pBuffPtr    = pData;
 800501a:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800501c:	f8bd 302c 	ldrh.w	r3, [sp, #44]	@ 0x2c
 8005020:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005022:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005024:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005026:	4b26      	ldr	r3, [pc, #152]	@ (80050c0 <HAL_I2C_Mem_Write+0x11c>)
 8005028:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800502a:	464b      	mov	r3, r9
 800502c:	e9cd 6500 	strd	r6, r5, [sp]
 8005030:	f7ff fe8c 	bl	8004d4c <I2C_RequestMemoryWrite>
 8005034:	2800      	cmp	r0, #0
 8005036:	d02a      	beq.n	800508e <HAL_I2C_Mem_Write+0xea>
      return HAL_ERROR;
 8005038:	2001      	movs	r0, #1
 800503a:	e7c2      	b.n	8004fc2 <HAL_I2C_Mem_Write+0x1e>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800503c:	f7ff fe5b 	bl	8004cf6 <I2C_WaitOnTXEFlagUntilTimeout>
 8005040:	b140      	cbz	r0, 8005054 <HAL_I2C_Mem_Write+0xb0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005042:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005044:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005046:	bf01      	itttt	eq
 8005048:	6822      	ldreq	r2, [r4, #0]
 800504a:	6813      	ldreq	r3, [r2, #0]
 800504c:	f443 7300 	orreq.w	r3, r3, #512	@ 0x200
 8005050:	6013      	streq	r3, [r2, #0]
 8005052:	e7f1      	b.n	8005038 <HAL_I2C_Mem_Write+0x94>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005054:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005056:	6827      	ldr	r7, [r4, #0]
 8005058:	461a      	mov	r2, r3
 800505a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800505e:	6139      	str	r1, [r7, #16]
      hi2c->pBuffPtr++;
 8005060:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005062:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8005064:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8005066:	3a01      	subs	r2, #1
 8005068:	b292      	uxth	r2, r2
 800506a:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800506c:	697a      	ldr	r2, [r7, #20]
      hi2c->XferSize--;
 800506e:	1e48      	subs	r0, r1, #1
 8005070:	b280      	uxth	r0, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005072:	0752      	lsls	r2, r2, #29
      hi2c->XferSize--;
 8005074:	8520      	strh	r0, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005076:	d50a      	bpl.n	800508e <HAL_I2C_Mem_Write+0xea>
 8005078:	b148      	cbz	r0, 800508e <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800507a:	785a      	ldrb	r2, [r3, #1]
        hi2c->pBuffPtr++;
 800507c:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800507e:	613a      	str	r2, [r7, #16]
        hi2c->pBuffPtr++;
 8005080:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8005082:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8005084:	3902      	subs	r1, #2
        hi2c->XferCount--;
 8005086:	3b01      	subs	r3, #1
 8005088:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 800508a:	8521      	strh	r1, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 800508c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800508e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005090:	462a      	mov	r2, r5
 8005092:	4631      	mov	r1, r6
 8005094:	4620      	mov	r0, r4
    while (hi2c->XferSize > 0U)
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1d0      	bne.n	800503c <HAL_I2C_Mem_Write+0x98>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800509a:	f7ff feb1 	bl	8004e00 <I2C_WaitOnBTFFlagUntilTimeout>
 800509e:	2800      	cmp	r0, #0
 80050a0:	d1cf      	bne.n	8005042 <HAL_I2C_Mem_Write+0x9e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a2:	6822      	ldr	r2, [r4, #0]
 80050a4:	6813      	ldr	r3, [r2, #0]
 80050a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050aa:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80050ac:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 80050ae:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 80050b2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b6:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
    return HAL_OK;
 80050ba:	e782      	b.n	8004fc2 <HAL_I2C_Mem_Write+0x1e>
 80050bc:	00100002 	.word	0x00100002
 80050c0:	ffff0000 	.word	0xffff0000

080050c4 <HAL_I2C_MasterTxCpltCallback>:
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
 80050c4:	4770      	bx	lr

080050c6 <HAL_I2C_MasterRxCpltCallback>:
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
 80050c6:	4770      	bx	lr

080050c8 <HAL_I2C_SlaveTxCpltCallback>:
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
 80050c8:	4770      	bx	lr

080050ca <HAL_I2C_SlaveRxCpltCallback>:
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
 80050ca:	4770      	bx	lr

080050cc <HAL_I2C_AddrCallback>:
}
 80050cc:	4770      	bx	lr

080050ce <HAL_I2C_ListenCpltCallback>:
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 80050ce:	4770      	bx	lr

080050d0 <HAL_I2C_MemTxCpltCallback>:
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
 80050d0:	4770      	bx	lr

080050d2 <I2C_MemoryTransmit_TXE_BTF>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050d2:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
{
 80050d6:	b508      	push	{r3, lr}
  if (hi2c->EventCount == 0U)
 80050d8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050da:	b2d2      	uxtb	r2, r2
  if (hi2c->EventCount == 0U)
 80050dc:	b983      	cbnz	r3, 8005100 <I2C_MemoryTransmit_TXE_BTF+0x2e>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80050de:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80050e0:	6802      	ldr	r2, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80050e2:	2b01      	cmp	r3, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80050e4:	6c83      	ldr	r3, [r0, #72]	@ 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80050e6:	d105      	bne.n	80050f4 <I2C_MemoryTransmit_TXE_BTF+0x22>
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	6113      	str	r3, [r2, #16]
      hi2c->EventCount += 2U;
 80050ec:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80050ee:	3302      	adds	r3, #2
      hi2c->EventCount++;
 80050f0:	6503      	str	r3, [r0, #80]	@ 0x50
}
 80050f2:	bd08      	pop	{r3, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80050f4:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80050f8:	6113      	str	r3, [r2, #16]
      hi2c->EventCount++;
 80050fa:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80050fc:	3301      	adds	r3, #1
 80050fe:	e7f7      	b.n	80050f0 <I2C_MemoryTransmit_TXE_BTF+0x1e>
  else if (hi2c->EventCount == 1U)
 8005100:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8005102:	2b01      	cmp	r3, #1
 8005104:	d103      	bne.n	800510e <I2C_MemoryTransmit_TXE_BTF+0x3c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005106:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8005108:	6802      	ldr	r2, [r0, #0]
 800510a:	b2db      	uxtb	r3, r3
 800510c:	e7f4      	b.n	80050f8 <I2C_MemoryTransmit_TXE_BTF+0x26>
  else if (hi2c->EventCount == 2U)
 800510e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8005110:	2b02      	cmp	r3, #2
 8005112:	d12f      	bne.n	8005174 <I2C_MemoryTransmit_TXE_BTF+0xa2>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005114:	2a22      	cmp	r2, #34	@ 0x22
 8005116:	d105      	bne.n	8005124 <I2C_MemoryTransmit_TXE_BTF+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005118:	6802      	ldr	r2, [r0, #0]
 800511a:	6813      	ldr	r3, [r2, #0]
 800511c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005120:	6013      	str	r3, [r2, #0]
      hi2c->EventCount++;
 8005122:	e7ea      	b.n	80050fa <I2C_MemoryTransmit_TXE_BTF+0x28>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005124:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8005126:	b29b      	uxth	r3, r3
 8005128:	b163      	cbz	r3, 8005144 <I2C_MemoryTransmit_TXE_BTF+0x72>
 800512a:	2a21      	cmp	r2, #33	@ 0x21
 800512c:	d10a      	bne.n	8005144 <I2C_MemoryTransmit_TXE_BTF+0x72>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800512e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8005130:	6802      	ldr	r2, [r0, #0]
 8005132:	f813 1b01 	ldrb.w	r1, [r3], #1
 8005136:	6111      	str	r1, [r2, #16]
      hi2c->pBuffPtr++;
 8005138:	6243      	str	r3, [r0, #36]	@ 0x24
      hi2c->XferCount--;
 800513a:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 800513c:	3b01      	subs	r3, #1
 800513e:	b29b      	uxth	r3, r3
 8005140:	8543      	strh	r3, [r0, #42]	@ 0x2a
 8005142:	e7d6      	b.n	80050f2 <I2C_MemoryTransmit_TXE_BTF+0x20>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005144:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8005146:	b29b      	uxth	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	d1d2      	bne.n	80050f2 <I2C_MemoryTransmit_TXE_BTF+0x20>
 800514c:	2a21      	cmp	r2, #33	@ 0x21
 800514e:	d1d0      	bne.n	80050f2 <I2C_MemoryTransmit_TXE_BTF+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005150:	6802      	ldr	r2, [r0, #0]
 8005152:	6851      	ldr	r1, [r2, #4]
 8005154:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8005158:	6051      	str	r1, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800515a:	6811      	ldr	r1, [r2, #0]
 800515c:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8005160:	6011      	str	r1, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8005162:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8005164:	6303      	str	r3, [r0, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005166:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800516a:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800516e:	f7ff ffaf 	bl	80050d0 <HAL_I2C_MemTxCpltCallback>
 8005172:	e7be      	b.n	80050f2 <I2C_MemoryTransmit_TXE_BTF+0x20>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8005174:	6803      	ldr	r3, [r0, #0]
 8005176:	695a      	ldr	r2, [r3, #20]
 8005178:	0612      	lsls	r2, r2, #24
    hi2c->Instance->DR = 0x00U;
 800517a:	bf44      	itt	mi
 800517c:	2200      	movmi	r2, #0
 800517e:	611a      	strmi	r2, [r3, #16]
}
 8005180:	e7b7      	b.n	80050f2 <I2C_MemoryTransmit_TXE_BTF+0x20>

08005182 <HAL_I2C_MemRxCpltCallback>:
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8005182:	4770      	bx	lr

08005184 <HAL_I2C_ErrorCallback>:
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 8005184:	4770      	bx	lr

08005186 <HAL_I2C_AbortCpltCallback>:
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
 8005186:	4770      	bx	lr

08005188 <I2C_DMAAbort>:
  __IO uint32_t count = 0U;
 8005188:	2300      	movs	r3, #0
{
 800518a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800518c:	f246 11a8 	movw	r1, #25000	@ 0x61a8
  __IO uint32_t count = 0U;
 8005190:	9301      	str	r3, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005192:	4b2c      	ldr	r3, [pc, #176]	@ (8005244 <I2C_DMAAbort+0xbc>)
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005194:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005196:	681b      	ldr	r3, [r3, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005198:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800519c:	fbb3 f3f1 	udiv	r3, r3, r1
 80051a0:	2123      	movs	r1, #35	@ 0x23
 80051a2:	434b      	muls	r3, r1
 80051a4:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80051a6:	6803      	ldr	r3, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051a8:	b2d2      	uxtb	r2, r2
    if (count == 0U)
 80051aa:	9901      	ldr	r1, [sp, #4]
 80051ac:	bb41      	cbnz	r1, 8005200 <I2C_DMAAbort+0x78>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051ae:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80051b0:	f041 0120 	orr.w	r1, r1, #32
 80051b4:	6401      	str	r1, [r0, #64]	@ 0x40
  if (hi2c->hdmatx != NULL)
 80051b6:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80051b8:	b10c      	cbz	r4, 80051be <I2C_DMAAbort+0x36>
    hi2c->hdmatx->XferCpltCallback = NULL;
 80051ba:	2100      	movs	r1, #0
 80051bc:	62a1      	str	r1, [r4, #40]	@ 0x28
  if (hi2c->hdmarx != NULL)
 80051be:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80051c0:	b109      	cbz	r1, 80051c6 <I2C_DMAAbort+0x3e>
    hi2c->hdmarx->XferCpltCallback = NULL;
 80051c2:	2500      	movs	r5, #0
 80051c4:	628d      	str	r5, [r1, #40]	@ 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051c6:	681d      	ldr	r5, [r3, #0]
 80051c8:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 80051cc:	601d      	str	r5, [r3, #0]
  hi2c->XferCount = 0U;
 80051ce:	2500      	movs	r5, #0
 80051d0:	8545      	strh	r5, [r0, #42]	@ 0x2a
  if (hi2c->hdmatx != NULL)
 80051d2:	b104      	cbz	r4, 80051d6 <I2C_DMAAbort+0x4e>
    hi2c->hdmatx->XferAbortCallback = NULL;
 80051d4:	6365      	str	r5, [r4, #52]	@ 0x34
  if (hi2c->hdmarx != NULL)
 80051d6:	b101      	cbz	r1, 80051da <I2C_DMAAbort+0x52>
    hi2c->hdmarx->XferAbortCallback = NULL;
 80051d8:	634d      	str	r5, [r1, #52]	@ 0x34
  __HAL_I2C_DISABLE(hi2c);
 80051da:	6819      	ldr	r1, [r3, #0]
 80051dc:	f021 0101 	bic.w	r1, r1, #1
 80051e0:	6019      	str	r1, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80051e2:	f890 103d 	ldrb.w	r1, [r0, #61]	@ 0x3d
 80051e6:	2960      	cmp	r1, #96	@ 0x60
 80051e8:	d111      	bne.n	800520e <I2C_DMAAbort+0x86>
    hi2c->State         = HAL_I2C_STATE_READY;
 80051ea:	2320      	movs	r3, #32
 80051ec:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80051f0:	2300      	movs	r3, #0
 80051f2:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80051f6:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 80051f8:	f7ff ffc5 	bl	8005186 <HAL_I2C_AbortCpltCallback>
}
 80051fc:	b003      	add	sp, #12
 80051fe:	bd30      	pop	{r4, r5, pc}
    count--;
 8005200:	9901      	ldr	r1, [sp, #4]
 8005202:	3901      	subs	r1, #1
 8005204:	9101      	str	r1, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005206:	6819      	ldr	r1, [r3, #0]
 8005208:	0589      	lsls	r1, r1, #22
 800520a:	d4ce      	bmi.n	80051aa <I2C_DMAAbort+0x22>
 800520c:	e7d3      	b.n	80051b6 <I2C_DMAAbort+0x2e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800520e:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 8005212:	2a28      	cmp	r2, #40	@ 0x28
 8005214:	d10e      	bne.n	8005234 <I2C_DMAAbort+0xac>
      __HAL_I2C_ENABLE(hi2c);
 8005216:	6819      	ldr	r1, [r3, #0]
 8005218:	f041 0101 	orr.w	r1, r1, #1
 800521c:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800521e:	6819      	ldr	r1, [r3, #0]
 8005220:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8005224:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005226:	2300      	movs	r3, #0
 8005228:	6303      	str	r3, [r0, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800522a:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    HAL_I2C_ErrorCallback(hi2c);
 800522e:	f7ff ffa9 	bl	8005184 <HAL_I2C_ErrorCallback>
}
 8005232:	e7e3      	b.n	80051fc <I2C_DMAAbort+0x74>
      hi2c->State = HAL_I2C_STATE_READY;
 8005234:	2320      	movs	r3, #32
 8005236:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800523a:	2300      	movs	r3, #0
 800523c:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
 8005240:	e7f5      	b.n	800522e <I2C_DMAAbort+0xa6>
 8005242:	bf00      	nop
 8005244:	20000054 	.word	0x20000054

08005248 <I2C_ITError>:
{
 8005248:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800524a:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800524e:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
{
 8005252:	4604      	mov	r4, r0
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005254:	2b10      	cmp	r3, #16
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005256:	b2d9      	uxtb	r1, r3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005258:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800525a:	6803      	ldr	r3, [r0, #0]
 800525c:	d001      	beq.n	8005262 <I2C_ITError+0x1a>
 800525e:	2940      	cmp	r1, #64	@ 0x40
 8005260:	d113      	bne.n	800528a <I2C_ITError+0x42>
 8005262:	2a22      	cmp	r2, #34	@ 0x22
 8005264:	d111      	bne.n	800528a <I2C_ITError+0x42>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005266:	6819      	ldr	r1, [r3, #0]
 8005268:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 800526c:	6019      	str	r1, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800526e:	6859      	ldr	r1, [r3, #4]
 8005270:	f411 6100 	ands.w	r1, r1, #2048	@ 0x800
 8005274:	d106      	bne.n	8005284 <I2C_ITError+0x3c>
 8005276:	2a60      	cmp	r2, #96	@ 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 8005278:	bf1e      	ittt	ne
 800527a:	2220      	movne	r2, #32
 800527c:	f884 203d 	strbne.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005280:	f884 103e 	strbne.w	r1, [r4, #62]	@ 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8005284:	2200      	movs	r2, #0
 8005286:	6322      	str	r2, [r4, #48]	@ 0x30
 8005288:	e007      	b.n	800529a <I2C_ITError+0x52>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800528a:	f002 0128 	and.w	r1, r2, #40	@ 0x28
 800528e:	2928      	cmp	r1, #40	@ 0x28
 8005290:	d1ed      	bne.n	800526e <I2C_ITError+0x26>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005292:	2200      	movs	r2, #0
 8005294:	6322      	str	r2, [r4, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005296:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 80052a0:	d04f      	beq.n	8005342 <I2C_ITError+0xfa>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80052a2:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80052a4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80052a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052aa:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80052ac:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	4b37      	ldr	r3, [pc, #220]	@ (8005390 <I2C_ITError+0x148>)
 80052b4:	d02b      	beq.n	800530e <I2C_ITError+0xc6>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80052b6:	6343      	str	r3, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80052b8:	f7ff fab4 	bl	8004824 <HAL_DMA_Abort_IT>
 80052bc:	b150      	cbz	r0, 80052d4 <I2C_ITError+0x8c>
        __HAL_I2C_DISABLE(hi2c);
 80052be:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80052c0:	6b60      	ldr	r0, [r4, #52]	@ 0x34
        __HAL_I2C_DISABLE(hi2c);
 80052c2:	6813      	ldr	r3, [r2, #0]
 80052c4:	f023 0301 	bic.w	r3, r3, #1
 80052c8:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80052ca:	2320      	movs	r3, #32
 80052cc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80052d0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80052d2:	4798      	blx	r3
  CurrentError = hi2c->ErrorCode;
 80052d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80052d6:	0719      	lsls	r1, r3, #28
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052d8:	bf1f      	itttt	ne
 80052da:	6822      	ldrne	r2, [r4, #0]
 80052dc:	6853      	ldrne	r3, [r2, #4]
 80052de:	f423 63e0 	bicne.w	r3, r3, #1792	@ 0x700
 80052e2:	6053      	strne	r3, [r2, #4]
  CurrentState = hi2c->State;
 80052e4:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80052e8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
  CurrentState = hi2c->State;
 80052ea:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80052ec:	0752      	lsls	r2, r2, #29
 80052ee:	d50d      	bpl.n	800530c <I2C_ITError+0xc4>
 80052f0:	2b28      	cmp	r3, #40	@ 0x28
 80052f2:	d10b      	bne.n	800530c <I2C_ITError+0xc4>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80052f4:	4b27      	ldr	r3, [pc, #156]	@ (8005394 <I2C_ITError+0x14c>)
    hi2c->State         = HAL_I2C_STATE_READY;
 80052f6:	2220      	movs	r2, #32
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80052f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80052fa:	2300      	movs	r3, #0
    HAL_I2C_ListenCpltCallback(hi2c);
 80052fc:	4620      	mov	r0, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 80052fe:	6323      	str	r3, [r4, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005300:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005304:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8005308:	f7ff fee1 	bl	80050ce <HAL_I2C_ListenCpltCallback>
}
 800530c:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800530e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005310:	6343      	str	r3, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005312:	f7ff fa87 	bl	8004824 <HAL_DMA_Abort_IT>
 8005316:	2800      	cmp	r0, #0
 8005318:	d0dc      	beq.n	80052d4 <I2C_ITError+0x8c>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800531a:	6823      	ldr	r3, [r4, #0]
 800531c:	695a      	ldr	r2, [r3, #20]
 800531e:	0651      	lsls	r1, r2, #25
 8005320:	d505      	bpl.n	800532e <I2C_ITError+0xe6>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005326:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8005328:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800532a:	3301      	adds	r3, #1
 800532c:	6263      	str	r3, [r4, #36]	@ 0x24
        __HAL_I2C_DISABLE(hi2c);
 800532e:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005330:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        __HAL_I2C_DISABLE(hi2c);
 8005332:	6813      	ldr	r3, [r2, #0]
 8005334:	f023 0301 	bic.w	r3, r3, #1
 8005338:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800533a:	2320      	movs	r3, #32
 800533c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005340:	e7c6      	b.n	80052d0 <I2C_ITError+0x88>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005342:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 8005346:	2960      	cmp	r1, #96	@ 0x60
 8005348:	d115      	bne.n	8005376 <I2C_ITError+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800534a:	2120      	movs	r1, #32
 800534c:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005350:	6422      	str	r2, [r4, #64]	@ 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005352:	695a      	ldr	r2, [r3, #20]
 8005354:	0652      	lsls	r2, r2, #25
 8005356:	d505      	bpl.n	8005364 <I2C_ITError+0x11c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005358:	691a      	ldr	r2, [r3, #16]
 800535a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800535c:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800535e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005360:	3301      	adds	r3, #1
 8005362:	6263      	str	r3, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE(hi2c);
 8005364:	6822      	ldr	r2, [r4, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8005366:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8005368:	6813      	ldr	r3, [r2, #0]
 800536a:	f023 0301 	bic.w	r3, r3, #1
 800536e:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8005370:	f7ff ff09 	bl	8005186 <HAL_I2C_AbortCpltCallback>
 8005374:	e7ae      	b.n	80052d4 <I2C_ITError+0x8c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005376:	695a      	ldr	r2, [r3, #20]
 8005378:	0650      	lsls	r0, r2, #25
 800537a:	d505      	bpl.n	8005388 <I2C_ITError+0x140>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800537c:	691a      	ldr	r2, [r3, #16]
 800537e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005380:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005382:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005384:	3301      	adds	r3, #1
 8005386:	6263      	str	r3, [r4, #36]	@ 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8005388:	4620      	mov	r0, r4
 800538a:	f7ff fefb 	bl	8005184 <HAL_I2C_ErrorCallback>
 800538e:	e7a1      	b.n	80052d4 <I2C_ITError+0x8c>
 8005390:	08005189 	.word	0x08005189
 8005394:	ffff0000 	.word	0xffff0000

08005398 <HAL_I2C_EV_IRQHandler>:
{
 8005398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800539a:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800539c:	6803      	ldr	r3, [r0, #0]
{
 800539e:	b08f      	sub	sp, #60	@ 0x3c
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80053a0:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80053a2:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80053a4:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053a8:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80053ac:	2810      	cmp	r0, #16
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80053ae:	b2c5      	uxtb	r5, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053b0:	b2c9      	uxtb	r1, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80053b2:	d002      	beq.n	80053ba <HAL_I2C_EV_IRQHandler+0x22>
 80053b4:	2d40      	cmp	r5, #64	@ 0x40
 80053b6:	f040 82d7 	bne.w	8005968 <HAL_I2C_EV_IRQHandler+0x5d0>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80053ba:	699f      	ldr	r7, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80053bc:	6958      	ldr	r0, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80053be:	f010 0f01 	tst.w	r0, #1
 80053c2:	d107      	bne.n	80053d4 <HAL_I2C_EV_IRQHandler+0x3c>
 80053c4:	f5b6 0f2a 	cmp.w	r6, #11141120	@ 0xaa0000
 80053c8:	d002      	beq.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 80053ca:	f1b6 4f2a 	cmp.w	r6, #2852126720	@ 0xaa000000
 80053ce:	d151      	bne.n	8005474 <HAL_I2C_EV_IRQHandler+0xdc>
}
 80053d0:	b00f      	add	sp, #60	@ 0x3c
 80053d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053d4:	0596      	lsls	r6, r2, #22
 80053d6:	d54d      	bpl.n	8005474 <HAL_I2C_EV_IRQHandler+0xdc>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80053d8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80053da:	f5b2 0f2a 	cmp.w	r2, #11141120	@ 0xaa0000
 80053de:	d10c      	bne.n	80053fa <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80053e0:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80053e2:	62e2      	str	r2, [r4, #44]	@ 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053e4:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 80053e8:	2a40      	cmp	r2, #64	@ 0x40
 80053ea:	d111      	bne.n	8005410 <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 80053ec:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80053ee:	b952      	cbnz	r2, 8005406 <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80053f0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80053f2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80053f6:	611a      	str	r2, [r3, #16]
 80053f8:	e7ea      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80053fa:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80053fc:	f1b2 4f2a 	cmp.w	r2, #2852126720	@ 0xaa000000
 8005400:	d1f0      	bne.n	80053e4 <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005402:	2208      	movs	r2, #8
 8005404:	e7ed      	b.n	80053e2 <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005406:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005408:	f042 0201 	orr.w	r2, r2, #1
 800540c:	b2d2      	uxtb	r2, r2
 800540e:	e7f2      	b.n	80053f6 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005410:	6922      	ldr	r2, [r4, #16]
 8005412:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 8005416:	d11a      	bne.n	800544e <HAL_I2C_EV_IRQHandler+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005418:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 800541c:	2a21      	cmp	r2, #33	@ 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800541e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005420:	d111      	bne.n	8005446 <HAL_I2C_EV_IRQHandler+0xae>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005422:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005426:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005428:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800542a:	b10a      	cbz	r2, 8005430 <HAL_I2C_EV_IRQHandler+0x98>
 800542c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800542e:	b92a      	cbnz	r2, 800543c <HAL_I2C_EV_IRQHandler+0xa4>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005430:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005432:	2a00      	cmp	r2, #0
 8005434:	d0cc      	beq.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005436:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005438:	2a00      	cmp	r2, #0
 800543a:	d0c9      	beq.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005442:	605a      	str	r2, [r3, #4]
 8005444:	e7c4      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005446:	f042 0201 	orr.w	r2, r2, #1
 800544a:	b2d2      	uxtb	r2, r2
 800544c:	e7eb      	b.n	8005426 <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 800544e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005450:	b932      	cbnz	r2, 8005460 <HAL_I2C_EV_IRQHandler+0xc8>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005452:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005454:	11d2      	asrs	r2, r2, #7
 8005456:	f002 0206 	and.w	r2, r2, #6
 800545a:	f042 02f0 	orr.w	r2, r2, #240	@ 0xf0
 800545e:	e7ca      	b.n	80053f6 <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8005460:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005462:	2a01      	cmp	r2, #1
 8005464:	d1b4      	bne.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005466:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005468:	11d2      	asrs	r2, r2, #7
 800546a:	f002 0206 	and.w	r2, r2, #6
 800546e:	f042 02f1 	orr.w	r2, r2, #241	@ 0xf1
 8005472:	e7c0      	b.n	80053f6 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005474:	0706      	lsls	r6, r0, #28
 8005476:	d503      	bpl.n	8005480 <HAL_I2C_EV_IRQHandler+0xe8>
 8005478:	0596      	lsls	r6, r2, #22
 800547a:	d501      	bpl.n	8005480 <HAL_I2C_EV_IRQHandler+0xe8>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800547c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800547e:	e7e4      	b.n	800544a <HAL_I2C_EV_IRQHandler+0xb2>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005480:	0786      	lsls	r6, r0, #30
 8005482:	f140 80f0 	bpl.w	8005666 <HAL_I2C_EV_IRQHandler+0x2ce>
 8005486:	0596      	lsls	r6, r2, #22
 8005488:	f140 80ed 	bpl.w	8005666 <HAL_I2C_EV_IRQHandler+0x2ce>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800548c:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005490:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005492:	6b25      	ldr	r5, [r4, #48]	@ 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005494:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005498:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800549a:	2822      	cmp	r0, #34	@ 0x22
 800549c:	f040 80db 	bne.w	8005656 <HAL_I2C_EV_IRQHandler+0x2be>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80054a0:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80054a2:	b940      	cbnz	r0, 80054b6 <HAL_I2C_EV_IRQHandler+0x11e>
 80054a4:	2940      	cmp	r1, #64	@ 0x40
 80054a6:	d106      	bne.n	80054b6 <HAL_I2C_EV_IRQHandler+0x11e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a8:	9000      	str	r0, [sp, #0]
 80054aa:	695a      	ldr	r2, [r3, #20]
 80054ac:	9200      	str	r2, [sp, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	9b00      	ldr	r3, [sp, #0]
 80054b4:	e78c      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80054b6:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80054b8:	b989      	cbnz	r1, 80054de <HAL_I2C_EV_IRQHandler+0x146>
 80054ba:	6920      	ldr	r0, [r4, #16]
 80054bc:	f5b0 4f40 	cmp.w	r0, #49152	@ 0xc000
 80054c0:	d10d      	bne.n	80054de <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c2:	9101      	str	r1, [sp, #4]
 80054c4:	695a      	ldr	r2, [r3, #20]
 80054c6:	9201      	str	r2, [sp, #4]
 80054c8:	699a      	ldr	r2, [r3, #24]
 80054ca:	9201      	str	r2, [sp, #4]
 80054cc:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054d4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80054d6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80054d8:	3301      	adds	r3, #1
      hi2c->EventCount = 0U;
 80054da:	6523      	str	r3, [r4, #80]	@ 0x50
 80054dc:	e778      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
      if (hi2c->XferCount == 0U)
 80054de:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 80054e0:	b289      	uxth	r1, r1
 80054e2:	b951      	cbnz	r1, 80054fa <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054e4:	9102      	str	r1, [sp, #8]
 80054e6:	695a      	ldr	r2, [r3, #20]
 80054e8:	9202      	str	r2, [sp, #8]
 80054ea:	699a      	ldr	r2, [r3, #24]
 80054ec:	9202      	str	r2, [sp, #8]
 80054ee:	9a02      	ldr	r2, [sp, #8]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054f6:	601a      	str	r2, [r3, #0]
 80054f8:	e019      	b.n	800552e <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 80054fa:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 80054fc:	b289      	uxth	r1, r1
 80054fe:	2901      	cmp	r1, #1
 8005500:	d149      	bne.n	8005596 <HAL_I2C_EV_IRQHandler+0x1fe>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005502:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8005506:	d11b      	bne.n	8005540 <HAL_I2C_EV_IRQHandler+0x1a8>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800550e:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 8005516:	d00c      	beq.n	8005532 <HAL_I2C_EV_IRQHandler+0x19a>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800551e:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005520:	2200      	movs	r2, #0
 8005522:	9203      	str	r2, [sp, #12]
 8005524:	695a      	ldr	r2, [r3, #20]
 8005526:	9203      	str	r2, [sp, #12]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	9303      	str	r3, [sp, #12]
 800552c:	9b03      	ldr	r3, [sp, #12]
      hi2c->EventCount = 0U;
 800552e:	2300      	movs	r3, #0
 8005530:	e7d3      	b.n	80054da <HAL_I2C_EV_IRQHandler+0x142>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005532:	9204      	str	r2, [sp, #16]
 8005534:	695a      	ldr	r2, [r3, #20]
 8005536:	9204      	str	r2, [sp, #16]
 8005538:	699a      	ldr	r2, [r3, #24]
 800553a:	9204      	str	r2, [sp, #16]
 800553c:	9a04      	ldr	r2, [sp, #16]
 800553e:	e7d7      	b.n	80054f0 <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005540:	2a08      	cmp	r2, #8
 8005542:	d01c      	beq.n	800557e <HAL_I2C_EV_IRQHandler+0x1e6>
 8005544:	2a20      	cmp	r2, #32
 8005546:	d01a      	beq.n	800557e <HAL_I2C_EV_IRQHandler+0x1e6>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005548:	2d12      	cmp	r5, #18
 800554a:	d10d      	bne.n	8005568 <HAL_I2C_EV_IRQHandler+0x1d0>
 800554c:	2a01      	cmp	r2, #1
 800554e:	d116      	bne.n	800557e <HAL_I2C_EV_IRQHandler+0x1e6>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005556:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005558:	2200      	movs	r2, #0
 800555a:	9205      	str	r2, [sp, #20]
 800555c:	695a      	ldr	r2, [r3, #20]
 800555e:	9205      	str	r2, [sp, #20]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	9305      	str	r3, [sp, #20]
 8005564:	9b05      	ldr	r3, [sp, #20]
 8005566:	e7e2      	b.n	800552e <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005568:	2a10      	cmp	r2, #16
 800556a:	d8f1      	bhi.n	8005550 <HAL_I2C_EV_IRQHandler+0x1b8>
 800556c:	4986      	ldr	r1, [pc, #536]	@ (8005788 <HAL_I2C_EV_IRQHandler+0x3f0>)
 800556e:	fa41 f202 	asr.w	r2, r1, r2
 8005572:	07d7      	lsls	r7, r2, #31
 8005574:	d4ec      	bmi.n	8005550 <HAL_I2C_EV_IRQHandler+0x1b8>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800557c:	e7eb      	b.n	8005556 <HAL_I2C_EV_IRQHandler+0x1be>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005584:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005586:	2200      	movs	r2, #0
 8005588:	9206      	str	r2, [sp, #24]
 800558a:	695a      	ldr	r2, [r3, #20]
 800558c:	9206      	str	r2, [sp, #24]
 800558e:	699a      	ldr	r2, [r3, #24]
 8005590:	9206      	str	r2, [sp, #24]
 8005592:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005594:	e7ac      	b.n	80054f0 <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 8005596:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8005598:	b289      	uxth	r1, r1
 800559a:	2902      	cmp	r1, #2
 800559c:	d138      	bne.n	8005610 <HAL_I2C_EV_IRQHandler+0x278>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800559e:	2a10      	cmp	r2, #16
 80055a0:	d803      	bhi.n	80055aa <HAL_I2C_EV_IRQHandler+0x212>
 80055a2:	497a      	ldr	r1, [pc, #488]	@ (800578c <HAL_I2C_EV_IRQHandler+0x3f4>)
 80055a4:	40d1      	lsrs	r1, r2
 80055a6:	07ce      	lsls	r6, r1, #31
 80055a8:	d418      	bmi.n	80055dc <HAL_I2C_EV_IRQHandler+0x244>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055aa:	6819      	ldr	r1, [r3, #0]
 80055ac:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 80055b0:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055b2:	2100      	movs	r1, #0
 80055b4:	9107      	str	r1, [sp, #28]
 80055b6:	6959      	ldr	r1, [r3, #20]
 80055b8:	9107      	str	r1, [sp, #28]
 80055ba:	6999      	ldr	r1, [r3, #24]
 80055bc:	9107      	str	r1, [sp, #28]
 80055be:	9907      	ldr	r1, [sp, #28]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80055c6:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80055c8:	6859      	ldr	r1, [r3, #4]
 80055ca:	050d      	lsls	r5, r1, #20
 80055cc:	d5af      	bpl.n	800552e <HAL_I2C_EV_IRQHandler+0x196>
 80055ce:	2a20      	cmp	r2, #32
 80055d0:	d81b      	bhi.n	800560a <HAL_I2C_EV_IRQHandler+0x272>
 80055d2:	2a07      	cmp	r2, #7
 80055d4:	d80e      	bhi.n	80055f4 <HAL_I2C_EV_IRQHandler+0x25c>
 80055d6:	2a01      	cmp	r2, #1
 80055d8:	d1a9      	bne.n	800552e <HAL_I2C_EV_IRQHandler+0x196>
 80055da:	e011      	b.n	8005600 <HAL_I2C_EV_IRQHandler+0x268>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055dc:	6819      	ldr	r1, [r3, #0]
 80055de:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 80055e2:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055e4:	2100      	movs	r1, #0
 80055e6:	9108      	str	r1, [sp, #32]
 80055e8:	6959      	ldr	r1, [r3, #20]
 80055ea:	9108      	str	r1, [sp, #32]
 80055ec:	6999      	ldr	r1, [r3, #24]
 80055ee:	9108      	str	r1, [sp, #32]
 80055f0:	9908      	ldr	r1, [sp, #32]
 80055f2:	e7e9      	b.n	80055c8 <HAL_I2C_EV_IRQHandler+0x230>
 80055f4:	f1a2 0108 	sub.w	r1, r2, #8
 80055f8:	4a65      	ldr	r2, [pc, #404]	@ (8005790 <HAL_I2C_EV_IRQHandler+0x3f8>)
 80055fa:	40ca      	lsrs	r2, r1
 80055fc:	07d0      	lsls	r0, r2, #31
 80055fe:	d596      	bpl.n	800552e <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005606:	605a      	str	r2, [r3, #4]
 8005608:	e791      	b.n	800552e <HAL_I2C_EV_IRQHandler+0x196>
 800560a:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 800560e:	e7e3      	b.n	80055d8 <HAL_I2C_EV_IRQHandler+0x240>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005610:	6819      	ldr	r1, [r3, #0]
 8005612:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8005616:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005618:	6859      	ldr	r1, [r3, #4]
 800561a:	0509      	lsls	r1, r1, #20
 800561c:	d505      	bpl.n	800562a <HAL_I2C_EV_IRQHandler+0x292>
 800561e:	2a20      	cmp	r2, #32
 8005620:	d816      	bhi.n	8005650 <HAL_I2C_EV_IRQHandler+0x2b8>
 8005622:	2a07      	cmp	r2, #7
 8005624:	d809      	bhi.n	800563a <HAL_I2C_EV_IRQHandler+0x2a2>
 8005626:	2a01      	cmp	r2, #1
 8005628:	d00d      	beq.n	8005646 <HAL_I2C_EV_IRQHandler+0x2ae>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800562a:	2200      	movs	r2, #0
 800562c:	9209      	str	r2, [sp, #36]	@ 0x24
 800562e:	695a      	ldr	r2, [r3, #20]
 8005630:	9209      	str	r2, [sp, #36]	@ 0x24
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	9309      	str	r3, [sp, #36]	@ 0x24
 8005636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005638:	e779      	b.n	800552e <HAL_I2C_EV_IRQHandler+0x196>
 800563a:	f1a2 0108 	sub.w	r1, r2, #8
 800563e:	4a54      	ldr	r2, [pc, #336]	@ (8005790 <HAL_I2C_EV_IRQHandler+0x3f8>)
 8005640:	40ca      	lsrs	r2, r1
 8005642:	07d2      	lsls	r2, r2, #31
 8005644:	d5f1      	bpl.n	800562a <HAL_I2C_EV_IRQHandler+0x292>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005646:	685a      	ldr	r2, [r3, #4]
 8005648:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800564c:	605a      	str	r2, [r3, #4]
 800564e:	e7ec      	b.n	800562a <HAL_I2C_EV_IRQHandler+0x292>
 8005650:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8005654:	e7e8      	b.n	8005628 <HAL_I2C_EV_IRQHandler+0x290>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005656:	2200      	movs	r2, #0
 8005658:	920a      	str	r2, [sp, #40]	@ 0x28
 800565a:	695a      	ldr	r2, [r3, #20]
 800565c:	920a      	str	r2, [sp, #40]	@ 0x28
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	930a      	str	r3, [sp, #40]	@ 0x28
 8005662:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005664:	e6b4      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005666:	077f      	lsls	r7, r7, #29
 8005668:	f140 8094 	bpl.w	8005794 <HAL_I2C_EV_IRQHandler+0x3fc>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800566c:	685e      	ldr	r6, [r3, #4]
 800566e:	0536      	lsls	r6, r6, #20
 8005670:	f53f aeae 	bmi.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005674:	0607      	lsls	r7, r0, #24
 8005676:	f000 0604 	and.w	r6, r0, #4
 800567a:	d53e      	bpl.n	80056fa <HAL_I2C_EV_IRQHandler+0x362>
 800567c:	0550      	lsls	r0, r2, #21
 800567e:	d53c      	bpl.n	80056fa <HAL_I2C_EV_IRQHandler+0x362>
 8005680:	2e00      	cmp	r6, #0
 8005682:	d13d      	bne.n	8005700 <HAL_I2C_EV_IRQHandler+0x368>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005684:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005688:	8d25      	ldrh	r5, [r4, #40]	@ 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800568a:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800568e:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005690:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005692:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005694:	b9c5      	cbnz	r5, 80056c8 <HAL_I2C_EV_IRQHandler+0x330>
 8005696:	2a21      	cmp	r2, #33	@ 0x21
 8005698:	d118      	bne.n	80056cc <HAL_I2C_EV_IRQHandler+0x334>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800569a:	2808      	cmp	r0, #8
 800569c:	d058      	beq.n	8005750 <HAL_I2C_EV_IRQHandler+0x3b8>
 800569e:	2820      	cmp	r0, #32
 80056a0:	d056      	beq.n	8005750 <HAL_I2C_EV_IRQHandler+0x3b8>
 80056a2:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 80056a6:	d053      	beq.n	8005750 <HAL_I2C_EV_IRQHandler+0x3b8>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80056ae:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80056b0:	2311      	movs	r3, #17
 80056b2:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056b4:	2300      	movs	r3, #0
 80056b6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80056ba:	2320      	movs	r3, #32
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80056bc:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 80056be:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80056c2:	f7ff fcff 	bl	80050c4 <HAL_I2C_MasterTxCpltCallback>
 80056c6:	e683      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80056c8:	2a21      	cmp	r2, #33	@ 0x21
 80056ca:	d005      	beq.n	80056d8 <HAL_I2C_EV_IRQHandler+0x340>
 80056cc:	2940      	cmp	r1, #64	@ 0x40
 80056ce:	f47f ae7f 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80056d2:	2a22      	cmp	r2, #34	@ 0x22
 80056d4:	f47f ae7c 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 80056d8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80056da:	b292      	uxth	r2, r2
 80056dc:	b91a      	cbnz	r2, 80056e6 <HAL_I2C_EV_IRQHandler+0x34e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056e4:	e6ad      	b.n	8005442 <HAL_I2C_EV_IRQHandler+0xaa>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056e6:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 80056ea:	2a40      	cmp	r2, #64	@ 0x40
 80056ec:	d116      	bne.n	800571c <HAL_I2C_EV_IRQHandler+0x384>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80056ee:	4620      	mov	r0, r4
}
 80056f0:	b00f      	add	sp, #60	@ 0x3c
 80056f2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80056f6:	f7ff bcec 	b.w	80050d2 <I2C_MemoryTransmit_TXE_BTF>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056fa:	2e00      	cmp	r6, #0
 80056fc:	f43f ae68 	beq.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005700:	0597      	lsls	r7, r2, #22
 8005702:	f57f ae65 	bpl.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005706:	2921      	cmp	r1, #33	@ 0x21
 8005708:	d139      	bne.n	800577e <HAL_I2C_EV_IRQHandler+0x3e6>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800570a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800570c:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8005710:	2a21      	cmp	r2, #33	@ 0x21
 8005712:	f47f ae5d 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 8005716:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005718:	b292      	uxth	r2, r2
 800571a:	b14a      	cbz	r2, 8005730 <HAL_I2C_EV_IRQHandler+0x398>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800571c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800571e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005722:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8005724:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8005726:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005728:	3b01      	subs	r3, #1
 800572a:	b29b      	uxth	r3, r3
 800572c:	8563      	strh	r3, [r4, #42]	@ 0x2a
      }
 800572e:	e64f      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005730:	2908      	cmp	r1, #8
 8005732:	d00d      	beq.n	8005750 <HAL_I2C_EV_IRQHandler+0x3b8>
 8005734:	2920      	cmp	r1, #32
 8005736:	d00b      	beq.n	8005750 <HAL_I2C_EV_IRQHandler+0x3b8>
 8005738:	f511 3f80 	cmn.w	r1, #65536	@ 0x10000
 800573c:	d008      	beq.n	8005750 <HAL_I2C_EV_IRQHandler+0x3b8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800573e:	6859      	ldr	r1, [r3, #4]
 8005740:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8005744:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005746:	2311      	movs	r3, #17
 8005748:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800574a:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
 800574e:	e7b4      	b.n	80056ba <HAL_I2C_EV_IRQHandler+0x322>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005750:	685a      	ldr	r2, [r3, #4]
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005752:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005754:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005758:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005760:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005762:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8005764:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8005766:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005768:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800576c:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005770:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005774:	2a40      	cmp	r2, #64	@ 0x40
 8005776:	d1a4      	bne.n	80056c2 <HAL_I2C_EV_IRQHandler+0x32a>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005778:	f7ff fcaa 	bl	80050d0 <HAL_I2C_MemTxCpltCallback>
 800577c:	e628      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800577e:	2d40      	cmp	r5, #64	@ 0x40
 8005780:	f47f ae26 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005784:	e7b3      	b.n	80056ee <HAL_I2C_EV_IRQHandler+0x356>
 8005786:	bf00      	nop
 8005788:	fffeffeb 	.word	0xfffeffeb
 800578c:	00010014 	.word	0x00010014
 8005790:	01000101 	.word	0x01000101
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005794:	6859      	ldr	r1, [r3, #4]
 8005796:	050e      	lsls	r6, r1, #20
 8005798:	f53f ae1a 	bmi.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800579c:	0645      	lsls	r5, r0, #25
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800579e:	f000 0104 	and.w	r1, r0, #4
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057a2:	d576      	bpl.n	8005892 <HAL_I2C_EV_IRQHandler+0x4fa>
 80057a4:	0550      	lsls	r0, r2, #21
 80057a6:	d574      	bpl.n	8005892 <HAL_I2C_EV_IRQHandler+0x4fa>
 80057a8:	2900      	cmp	r1, #0
 80057aa:	d175      	bne.n	8005898 <HAL_I2C_EV_IRQHandler+0x500>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80057ac:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 80057b0:	2a22      	cmp	r2, #34	@ 0x22
 80057b2:	f47f ae0d 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    tmp = hi2c->XferCount;
 80057b6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80057b8:	b292      	uxth	r2, r2
    if (tmp > 3U)
 80057ba:	2a03      	cmp	r2, #3
 80057bc:	d914      	bls.n	80057e8 <HAL_I2C_EV_IRQHandler+0x450>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057be:	691a      	ldr	r2, [r3, #16]
 80057c0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80057c2:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80057c4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80057c6:	3301      	adds	r3, #1
 80057c8:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80057ca:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80057cc:	3b01      	subs	r3, #1
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 80057d2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	2b03      	cmp	r3, #3
 80057d8:	f47f adfa 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80057dc:	6822      	ldr	r2, [r4, #0]
 80057de:	6853      	ldr	r3, [r2, #4]
 80057e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057e4:	6053      	str	r3, [r2, #4]
 80057e6:	e5f3      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80057e8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80057ea:	2802      	cmp	r0, #2
 80057ec:	f43f af77 	beq.w	80056de <HAL_I2C_EV_IRQHandler+0x346>
 80057f0:	2a01      	cmp	r2, #1
 80057f2:	f63f af74 	bhi.w	80056de <HAL_I2C_EV_IRQHandler+0x346>
  __IO uint32_t count = 0U;
 80057f6:	910b      	str	r1, [sp, #44]	@ 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80057f8:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 80057fc:	4a73      	ldr	r2, [pc, #460]	@ (80059cc <HAL_I2C_EV_IRQHandler+0x634>)
 80057fe:	6812      	ldr	r2, [r2, #0]
 8005800:	fbb2 f2f1 	udiv	r2, r2, r1
 8005804:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005808:	920b      	str	r2, [sp, #44]	@ 0x2c
    count--;
 800580a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800580c:	3a01      	subs	r2, #1
 800580e:	920b      	str	r2, [sp, #44]	@ 0x2c
    if (count == 0U)
 8005810:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005812:	b9d1      	cbnz	r1, 800584a <HAL_I2C_EV_IRQHandler+0x4b2>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005814:	6c22      	ldr	r2, [r4, #64]	@ 0x40
        HAL_I2C_ErrorCallback(hi2c);
 8005816:	4620      	mov	r0, r4
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005818:	f042 0220 	orr.w	r2, r2, #32
 800581c:	6422      	str	r2, [r4, #64]	@ 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800581e:	685a      	ldr	r2, [r3, #4]
 8005820:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005824:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005826:	691a      	ldr	r2, [r3, #16]
 8005828:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800582a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800582c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800582e:	3301      	adds	r3, #1
 8005830:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8005832:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005834:	3b01      	subs	r3, #1
 8005836:	b29b      	uxth	r3, r3
 8005838:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800583a:	2320      	movs	r3, #32
 800583c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005840:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005844:	f7ff fc9e 	bl	8005184 <HAL_I2C_ErrorCallback>
 8005848:	e5c2      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	f412 7200 	ands.w	r2, r2, #512	@ 0x200
 8005850:	d1db      	bne.n	800580a <HAL_I2C_EV_IRQHandler+0x472>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005852:	6819      	ldr	r1, [r3, #0]
 8005854:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8005858:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800585a:	6859      	ldr	r1, [r3, #4]
 800585c:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8005860:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005862:	6919      	ldr	r1, [r3, #16]
 8005864:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005866:	7019      	strb	r1, [r3, #0]
        hi2c->pBuffPtr++;
 8005868:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800586a:	3301      	adds	r3, #1
 800586c:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 800586e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005870:	3b01      	subs	r3, #1
 8005872:	b29b      	uxth	r3, r3
 8005874:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005876:	2320      	movs	r3, #32
 8005878:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800587c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005880:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005884:	2b40      	cmp	r3, #64	@ 0x40
 8005886:	d169      	bne.n	800595c <HAL_I2C_EV_IRQHandler+0x5c4>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005888:	6322      	str	r2, [r4, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800588a:	4620      	mov	r0, r4
 800588c:	f7ff fc79 	bl	8005182 <HAL_I2C_MemRxCpltCallback>
 8005890:	e59e      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005892:	2900      	cmp	r1, #0
 8005894:	f43f ad9c 	beq.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005898:	0592      	lsls	r2, r2, #22
 800589a:	f57f ad99 	bpl.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800589e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
  if (hi2c->XferCount == 4U)
 80058a0:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058a2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  if (hi2c->XferCount == 4U)
 80058a4:	b280      	uxth	r0, r0
 80058a6:	2804      	cmp	r0, #4
 80058a8:	d109      	bne.n	80058be <HAL_I2C_EV_IRQHandler+0x526>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058b0:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058b2:	691b      	ldr	r3, [r3, #16]
 80058b4:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80058b6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80058b8:	3301      	adds	r3, #1
 80058ba:	6263      	str	r3, [r4, #36]	@ 0x24
 80058bc:	e733      	b.n	8005726 <HAL_I2C_EV_IRQHandler+0x38e>
  else if (hi2c->XferCount == 3U)
 80058be:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 80058c0:	b280      	uxth	r0, r0
 80058c2:	2803      	cmp	r0, #3
 80058c4:	d10c      	bne.n	80058e0 <HAL_I2C_EV_IRQHandler+0x548>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058c6:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80058c8:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058ca:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
 80058ce:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80058d0:	d0ef      	beq.n	80058b2 <HAL_I2C_EV_IRQHandler+0x51a>
 80058d2:	2a02      	cmp	r2, #2
 80058d4:	d0ed      	beq.n	80058b2 <HAL_I2C_EV_IRQHandler+0x51a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058dc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058de:	e7e8      	b.n	80058b2 <HAL_I2C_EV_IRQHandler+0x51a>
  else if (hi2c->XferCount == 2U)
 80058e0:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 80058e2:	b280      	uxth	r0, r0
 80058e4:	2802      	cmp	r0, #2
 80058e6:	d1e4      	bne.n	80058b2 <HAL_I2C_EV_IRQHandler+0x51a>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80058e8:	2a04      	cmp	r2, #4
 80058ea:	d033      	beq.n	8005954 <HAL_I2C_EV_IRQHandler+0x5bc>
 80058ec:	d807      	bhi.n	80058fe <HAL_I2C_EV_IRQHandler+0x566>
 80058ee:	2a01      	cmp	r2, #1
 80058f0:	d007      	beq.n	8005902 <HAL_I2C_EV_IRQHandler+0x56a>
 80058f2:	2a02      	cmp	r2, #2
 80058f4:	d02e      	beq.n	8005954 <HAL_I2C_EV_IRQHandler+0x5bc>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058fc:	e004      	b.n	8005908 <HAL_I2C_EV_IRQHandler+0x570>
 80058fe:	2a10      	cmp	r2, #16
 8005900:	d1f9      	bne.n	80058f6 <HAL_I2C_EV_IRQHandler+0x55e>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005908:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 800590e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005910:	1c53      	adds	r3, r2, #1
 8005912:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8005914:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005916:	3b01      	subs	r3, #1
 8005918:	b29b      	uxth	r3, r3
 800591a:	8563      	strh	r3, [r4, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800591c:	6823      	ldr	r3, [r4, #0]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 8005922:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005924:	6822      	ldr	r2, [r4, #0]
    hi2c->pBuffPtr++;
 8005926:	3301      	adds	r3, #1
 8005928:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 800592a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800592c:	3b01      	subs	r3, #1
 800592e:	b29b      	uxth	r3, r3
 8005930:	8563      	strh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005932:	6853      	ldr	r3, [r2, #4]
 8005934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005938:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800593a:	2320      	movs	r3, #32
 800593c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005940:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8005944:	2b40      	cmp	r3, #64	@ 0x40
 8005946:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800594a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800594e:	d105      	bne.n	800595c <HAL_I2C_EV_IRQHandler+0x5c4>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005950:	6323      	str	r3, [r4, #48]	@ 0x30
 8005952:	e79a      	b.n	800588a <HAL_I2C_EV_IRQHandler+0x4f2>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800595a:	e7d5      	b.n	8005908 <HAL_I2C_EV_IRQHandler+0x570>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800595c:	2312      	movs	r3, #18
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800595e:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005960:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005962:	f7ff fbb0 	bl	80050c6 <HAL_I2C_MasterRxCpltCallback>
 8005966:	e533      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005968:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800596a:	b310      	cbz	r0, 80059b2 <HAL_I2C_EV_IRQHandler+0x61a>
  uint32_t sr2itflags               = 0U;
 800596c:	2500      	movs	r5, #0
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800596e:	6958      	ldr	r0, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005970:	0787      	lsls	r7, r0, #30
 8005972:	d52d      	bpl.n	80059d0 <HAL_I2C_EV_IRQHandler+0x638>
 8005974:	0596      	lsls	r6, r2, #22
 8005976:	d52b      	bpl.n	80059d0 <HAL_I2C_EV_IRQHandler+0x638>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005978:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800597a:	b102      	cbz	r2, 800597e <HAL_I2C_EV_IRQHandler+0x5e6>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800597c:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800597e:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8005982:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 8005986:	2a28      	cmp	r2, #40	@ 0x28
 8005988:	d116      	bne.n	80059b8 <HAL_I2C_EV_IRQHandler+0x620>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800598a:	685a      	ldr	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800598c:	062f      	lsls	r7, r5, #24
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800598e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005992:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hi2c);
 8005994:	f04f 0300 	mov.w	r3, #0
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005998:	f085 0104 	eor.w	r1, r5, #4
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800599c:	4620      	mov	r0, r4
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800599e:	bf54      	ite	pl
 80059a0:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80059a2:	8b22      	ldrhmi	r2, [r4, #24]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80059a4:	f3c1 0180 	ubfx	r1, r1, #2, #1
    __HAL_UNLOCK(hi2c);
 80059a8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80059ac:	f7ff fb8e 	bl	80050cc <HAL_I2C_AddrCallback>
 80059b0:	e50e      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80059b2:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80059b4:	6958      	ldr	r0, [r3, #20]
 80059b6:	e7db      	b.n	8005970 <HAL_I2C_EV_IRQHandler+0x5d8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059b8:	2200      	movs	r2, #0
 80059ba:	920c      	str	r2, [sp, #48]	@ 0x30
 80059bc:	6959      	ldr	r1, [r3, #20]
 80059be:	910c      	str	r1, [sp, #48]	@ 0x30
 80059c0:	699b      	ldr	r3, [r3, #24]
    __HAL_UNLOCK(hi2c);
 80059c2:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80059c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80059ca:	e501      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 80059cc:	20000054 	.word	0x20000054
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059d0:	06c6      	lsls	r6, r0, #27
 80059d2:	f140 80b1 	bpl.w	8005b38 <HAL_I2C_EV_IRQHandler+0x7a0>
 80059d6:	0595      	lsls	r5, r2, #22
 80059d8:	f140 80ae 	bpl.w	8005b38 <HAL_I2C_EV_IRQHandler+0x7a0>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059dc:	f894 503d 	ldrb.w	r5, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059e0:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059e2:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80059e8:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80059ea:	2200      	movs	r2, #0
 80059ec:	920d      	str	r2, [sp, #52]	@ 0x34
 80059ee:	695a      	ldr	r2, [r3, #20]
 80059f0:	920d      	str	r2, [sp, #52]	@ 0x34
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	f042 0201 	orr.w	r2, r2, #1
 80059f8:	601a      	str	r2, [r3, #0]
 80059fa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a02:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a04:	685a      	ldr	r2, [r3, #4]
 8005a06:	0510      	lsls	r0, r2, #20
 8005a08:	d520      	bpl.n	8005a4c <HAL_I2C_EV_IRQHandler+0x6b4>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005a0a:	f005 02f7 	and.w	r2, r5, #247	@ 0xf7
 8005a0e:	2a22      	cmp	r2, #34	@ 0x22
 8005a10:	d14a      	bne.n	8005aa8 <HAL_I2C_EV_IRQHandler+0x710>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005a12:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005a14:	6802      	ldr	r2, [r0, #0]
 8005a16:	6852      	ldr	r2, [r2, #4]
 8005a18:	b292      	uxth	r2, r2
 8005a1a:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->XferCount != 0U)
 8005a1c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005a1e:	b292      	uxth	r2, r2
 8005a20:	b11a      	cbz	r2, 8005a2a <HAL_I2C_EV_IRQHandler+0x692>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a22:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005a24:	f042 0204 	orr.w	r2, r2, #4
 8005a28:	6422      	str	r2, [r4, #64]	@ 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a2a:	685a      	ldr	r2, [r3, #4]
 8005a2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a30:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a32:	f7fe ffd1 	bl	80049d8 <HAL_DMA_GetState>
 8005a36:	2801      	cmp	r0, #1
 8005a38:	d008      	beq.n	8005a4c <HAL_I2C_EV_IRQHandler+0x6b4>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005a3a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005a3c:	4b79      	ldr	r3, [pc, #484]	@ (8005c24 <HAL_I2C_EV_IRQHandler+0x88c>)
 8005a3e:	6343      	str	r3, [r0, #52]	@ 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005a40:	f7fe fef0 	bl	8004824 <HAL_DMA_Abort_IT>
 8005a44:	b110      	cbz	r0, 8005a4c <HAL_I2C_EV_IRQHandler+0x6b4>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005a46:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005a48:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005a4a:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8005a4c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	b313      	cbz	r3, 8005a98 <HAL_I2C_EV_IRQHandler+0x700>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	695a      	ldr	r2, [r3, #20]
 8005a56:	0751      	lsls	r1, r2, #29
 8005a58:	d509      	bpl.n	8005a6e <HAL_I2C_EV_IRQHandler+0x6d6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a5a:	691a      	ldr	r2, [r3, #16]
 8005a5c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005a5e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005a60:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005a62:	3301      	adds	r3, #1
 8005a64:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005a66:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005a6e:	6823      	ldr	r3, [r4, #0]
 8005a70:	695a      	ldr	r2, [r3, #20]
 8005a72:	0652      	lsls	r2, r2, #25
 8005a74:	d509      	bpl.n	8005a8a <HAL_I2C_EV_IRQHandler+0x6f2>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a76:	691a      	ldr	r2, [r3, #16]
 8005a78:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005a7a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005a7c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005a7e:	3301      	adds	r3, #1
 8005a80:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8005a82:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005a84:	3b01      	subs	r3, #1
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8005a8a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	b11b      	cbz	r3, 8005a98 <HAL_I2C_EV_IRQHandler+0x700>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005a90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a92:	f043 0304 	orr.w	r3, r3, #4
 8005a96:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a9a:	b313      	cbz	r3, 8005ae2 <HAL_I2C_EV_IRQHandler+0x74a>
    I2C_ITError(hi2c);
 8005a9c:	4620      	mov	r0, r4
}
 8005a9e:	b00f      	add	sp, #60	@ 0x3c
 8005aa0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8005aa4:	f7ff bbd0 	b.w	8005248 <I2C_ITError>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005aa8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005aaa:	6802      	ldr	r2, [r0, #0]
 8005aac:	6852      	ldr	r2, [r2, #4]
 8005aae:	b292      	uxth	r2, r2
 8005ab0:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->XferCount != 0U)
 8005ab2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005ab4:	b292      	uxth	r2, r2
 8005ab6:	b11a      	cbz	r2, 8005ac0 <HAL_I2C_EV_IRQHandler+0x728>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ab8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005aba:	f042 0204 	orr.w	r2, r2, #4
 8005abe:	6422      	str	r2, [r4, #64]	@ 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ac6:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005ac8:	f7fe ff86 	bl	80049d8 <HAL_DMA_GetState>
 8005acc:	2801      	cmp	r0, #1
 8005ace:	d0bd      	beq.n	8005a4c <HAL_I2C_EV_IRQHandler+0x6b4>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005ad0:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005ad2:	4b54      	ldr	r3, [pc, #336]	@ (8005c24 <HAL_I2C_EV_IRQHandler+0x88c>)
 8005ad4:	6343      	str	r3, [r0, #52]	@ 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005ad6:	f7fe fea5 	bl	8004824 <HAL_DMA_Abort_IT>
 8005ada:	2800      	cmp	r0, #0
 8005adc:	d0b6      	beq.n	8005a4c <HAL_I2C_EV_IRQHandler+0x6b4>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005ade:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005ae0:	e7b2      	b.n	8005a48 <HAL_I2C_EV_IRQHandler+0x6b0>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005ae2:	2d2a      	cmp	r5, #42	@ 0x2a
 8005ae4:	d106      	bne.n	8005af4 <HAL_I2C_EV_IRQHandler+0x75c>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ae6:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ae8:	2328      	movs	r3, #40	@ 0x28
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005aea:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005aec:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005af0:	f7ff faeb 	bl	80050ca <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005af4:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8005af8:	2b28      	cmp	r3, #40	@ 0x28
 8005afa:	d10c      	bne.n	8005b16 <HAL_I2C_EV_IRQHandler+0x77e>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005afc:	4b4a      	ldr	r3, [pc, #296]	@ (8005c28 <HAL_I2C_EV_IRQHandler+0x890>)
      hi2c->State = HAL_I2C_STATE_READY;
 8005afe:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b00:	62e3      	str	r3, [r4, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b02:	2300      	movs	r3, #0
      HAL_I2C_ListenCpltCallback(hi2c);
 8005b04:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b06:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005b08:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b0c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005b10:	f7ff fadd 	bl	80050ce <HAL_I2C_ListenCpltCallback>
 8005b14:	e45c      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005b16:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005b18:	2b22      	cmp	r3, #34	@ 0x22
 8005b1a:	d002      	beq.n	8005b22 <HAL_I2C_EV_IRQHandler+0x78a>
 8005b1c:	2d22      	cmp	r5, #34	@ 0x22
 8005b1e:	f47f ac57 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005b22:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8005b24:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8005b26:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005b28:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b2c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005b30:	4620      	mov	r0, r4
 8005b32:	f7ff faca 	bl	80050ca <HAL_I2C_SlaveRxCpltCallback>
 8005b36:	e44b      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005b38:	f001 01f7 	and.w	r1, r1, #247	@ 0xf7
 8005b3c:	2921      	cmp	r1, #33	@ 0x21
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b3e:	f000 0504 	and.w	r5, r0, #4
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005b42:	d135      	bne.n	8005bb0 <HAL_I2C_EV_IRQHandler+0x818>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b44:	0607      	lsls	r7, r0, #24
 8005b46:	d527      	bpl.n	8005b98 <HAL_I2C_EV_IRQHandler+0x800>
 8005b48:	0556      	lsls	r6, r2, #21
 8005b4a:	d525      	bpl.n	8005b98 <HAL_I2C_EV_IRQHandler+0x800>
 8005b4c:	bb3d      	cbnz	r5, 8005b9e <HAL_I2C_EV_IRQHandler+0x806>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b4e:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
  if (hi2c->XferCount != 0U)
 8005b52:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b54:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8005b56:	b292      	uxth	r2, r2
 8005b58:	2a00      	cmp	r2, #0
 8005b5a:	f43f ac39 	beq.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b5e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005b60:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005b64:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8005b66:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8005b68:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005b6a:	3a01      	subs	r2, #1
 8005b6c:	b292      	uxth	r2, r2
 8005b6e:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005b70:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005b72:	b292      	uxth	r2, r2
 8005b74:	2a00      	cmp	r2, #0
 8005b76:	f47f ac2b 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005b7a:	2829      	cmp	r0, #41	@ 0x29
 8005b7c:	f47f ac28 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b80:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005b82:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b88:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b8a:	2328      	movs	r3, #40	@ 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005b8c:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b8e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005b92:	f7ff fa99 	bl	80050c8 <HAL_I2C_SlaveTxCpltCallback>
 8005b96:	e41b      	b.n	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b98:	2d00      	cmp	r5, #0
 8005b9a:	f43f ac19 	beq.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005b9e:	0595      	lsls	r5, r2, #22
 8005ba0:	f57f ac16 	bpl.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8005ba4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005ba6:	b292      	uxth	r2, r2
 8005ba8:	2a00      	cmp	r2, #0
 8005baa:	f43f ac11 	beq.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005bae:	e5b5      	b.n	800571c <HAL_I2C_EV_IRQHandler+0x384>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005bb0:	0640      	lsls	r0, r0, #25
 8005bb2:	d527      	bpl.n	8005c04 <HAL_I2C_EV_IRQHandler+0x86c>
 8005bb4:	0551      	lsls	r1, r2, #21
 8005bb6:	d525      	bpl.n	8005c04 <HAL_I2C_EV_IRQHandler+0x86c>
 8005bb8:	bb3d      	cbnz	r5, 8005c0a <HAL_I2C_EV_IRQHandler+0x872>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bba:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
  if (hi2c->XferCount != 0U)
 8005bbe:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bc0:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 8005bc2:	b289      	uxth	r1, r1
 8005bc4:	2900      	cmp	r1, #0
 8005bc6:	f43f ac03 	beq.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bca:	6919      	ldr	r1, [r3, #16]
 8005bcc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005bce:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 8005bd0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8005bd6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005bd8:	3b01      	subs	r3, #1
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005bde:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f47f abf4 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005be8:	2a2a      	cmp	r2, #42	@ 0x2a
 8005bea:	f47f abf1 	bne.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005bee:	6822      	ldr	r2, [r4, #0]
 8005bf0:	6853      	ldr	r3, [r2, #4]
 8005bf2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005bf6:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005bf8:	2322      	movs	r3, #34	@ 0x22
 8005bfa:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005bfc:	2328      	movs	r3, #40	@ 0x28
 8005bfe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8005c02:	e795      	b.n	8005b30 <HAL_I2C_EV_IRQHandler+0x798>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c04:	2d00      	cmp	r5, #0
 8005c06:	f43f abe3 	beq.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
 8005c0a:	0592      	lsls	r2, r2, #22
 8005c0c:	f57f abe0 	bpl.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8005c10:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8005c12:	b292      	uxth	r2, r2
 8005c14:	2a00      	cmp	r2, #0
 8005c16:	f43f abdb 	beq.w	80053d0 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c1a:	691a      	ldr	r2, [r3, #16]
 8005c1c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005c1e:	701a      	strb	r2, [r3, #0]
 8005c20:	e649      	b.n	80058b6 <HAL_I2C_EV_IRQHandler+0x51e>
 8005c22:	bf00      	nop
 8005c24:	08005189 	.word	0x08005189
 8005c28:	ffff0000 	.word	0xffff0000

08005c2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c2c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c30:	4605      	mov	r5, r0
 8005c32:	b338      	cbz	r0, 8005c84 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c34:	6803      	ldr	r3, [r0, #0]
 8005c36:	07db      	lsls	r3, r3, #31
 8005c38:	d410      	bmi.n	8005c5c <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c3a:	682b      	ldr	r3, [r5, #0]
 8005c3c:	079f      	lsls	r7, r3, #30
 8005c3e:	d45e      	bmi.n	8005cfe <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c40:	682b      	ldr	r3, [r5, #0]
 8005c42:	0719      	lsls	r1, r3, #28
 8005c44:	f100 8095 	bmi.w	8005d72 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c48:	682b      	ldr	r3, [r5, #0]
 8005c4a:	075a      	lsls	r2, r3, #29
 8005c4c:	f100 80c1 	bmi.w	8005dd2 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c50:	69eb      	ldr	r3, [r5, #28]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f040 812c 	bne.w	8005eb0 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 8005c58:	2000      	movs	r0, #0
 8005c5a:	e029      	b.n	8005cb0 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c5c:	4c90      	ldr	r4, [pc, #576]	@ (8005ea0 <HAL_RCC_OscConfig+0x274>)
 8005c5e:	6863      	ldr	r3, [r4, #4]
 8005c60:	f003 030c 	and.w	r3, r3, #12
 8005c64:	2b04      	cmp	r3, #4
 8005c66:	d007      	beq.n	8005c78 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005c68:	6863      	ldr	r3, [r4, #4]
 8005c6a:	f003 030c 	and.w	r3, r3, #12
 8005c6e:	2b08      	cmp	r3, #8
 8005c70:	d10a      	bne.n	8005c88 <HAL_RCC_OscConfig+0x5c>
 8005c72:	6863      	ldr	r3, [r4, #4]
 8005c74:	03de      	lsls	r6, r3, #15
 8005c76:	d507      	bpl.n	8005c88 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	039c      	lsls	r4, r3, #14
 8005c7c:	d5dd      	bpl.n	8005c3a <HAL_RCC_OscConfig+0xe>
 8005c7e:	686b      	ldr	r3, [r5, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1da      	bne.n	8005c3a <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8005c84:	2001      	movs	r0, #1
 8005c86:	e013      	b.n	8005cb0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c88:	686b      	ldr	r3, [r5, #4]
 8005c8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c8e:	d112      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x8a>
 8005c90:	6823      	ldr	r3, [r4, #0]
 8005c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c96:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8005c98:	f7fe fcf6 	bl	8004688 <HAL_GetTick>
 8005c9c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	0398      	lsls	r0, r3, #14
 8005ca2:	d4ca      	bmi.n	8005c3a <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ca4:	f7fe fcf0 	bl	8004688 <HAL_GetTick>
 8005ca8:	1b80      	subs	r0, r0, r6
 8005caa:	2864      	cmp	r0, #100	@ 0x64
 8005cac:	d9f7      	bls.n	8005c9e <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8005cae:	2003      	movs	r0, #3
}
 8005cb0:	b002      	add	sp, #8
 8005cb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cb6:	b99b      	cbnz	r3, 8005ce0 <HAL_RCC_OscConfig+0xb4>
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cbe:	6023      	str	r3, [r4, #0]
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cc6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8005cc8:	f7fe fcde 	bl	8004688 <HAL_GetTick>
 8005ccc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	0399      	lsls	r1, r3, #14
 8005cd2:	d5b2      	bpl.n	8005c3a <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cd4:	f7fe fcd8 	bl	8004688 <HAL_GetTick>
 8005cd8:	1b80      	subs	r0, r0, r6
 8005cda:	2864      	cmp	r0, #100	@ 0x64
 8005cdc:	d9f7      	bls.n	8005cce <HAL_RCC_OscConfig+0xa2>
 8005cde:	e7e6      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ce0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ce4:	6823      	ldr	r3, [r4, #0]
 8005ce6:	d103      	bne.n	8005cf0 <HAL_RCC_OscConfig+0xc4>
 8005ce8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cec:	6023      	str	r3, [r4, #0]
 8005cee:	e7cf      	b.n	8005c90 <HAL_RCC_OscConfig+0x64>
 8005cf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cf4:	6023      	str	r3, [r4, #0]
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cfc:	e7cb      	b.n	8005c96 <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005cfe:	4c68      	ldr	r4, [pc, #416]	@ (8005ea0 <HAL_RCC_OscConfig+0x274>)
 8005d00:	6863      	ldr	r3, [r4, #4]
 8005d02:	f013 0f0c 	tst.w	r3, #12
 8005d06:	d007      	beq.n	8005d18 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005d08:	6863      	ldr	r3, [r4, #4]
 8005d0a:	f003 030c 	and.w	r3, r3, #12
 8005d0e:	2b08      	cmp	r3, #8
 8005d10:	d110      	bne.n	8005d34 <HAL_RCC_OscConfig+0x108>
 8005d12:	6863      	ldr	r3, [r4, #4]
 8005d14:	03da      	lsls	r2, r3, #15
 8005d16:	d40d      	bmi.n	8005d34 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d18:	6823      	ldr	r3, [r4, #0]
 8005d1a:	079b      	lsls	r3, r3, #30
 8005d1c:	d502      	bpl.n	8005d24 <HAL_RCC_OscConfig+0xf8>
 8005d1e:	692b      	ldr	r3, [r5, #16]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d1af      	bne.n	8005c84 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d24:	6823      	ldr	r3, [r4, #0]
 8005d26:	696a      	ldr	r2, [r5, #20]
 8005d28:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005d2c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005d30:	6023      	str	r3, [r4, #0]
 8005d32:	e785      	b.n	8005c40 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d34:	692a      	ldr	r2, [r5, #16]
 8005d36:	4b5b      	ldr	r3, [pc, #364]	@ (8005ea4 <HAL_RCC_OscConfig+0x278>)
 8005d38:	b16a      	cbz	r2, 8005d56 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005d3e:	f7fe fca3 	bl	8004688 <HAL_GetTick>
 8005d42:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	079f      	lsls	r7, r3, #30
 8005d48:	d4ec      	bmi.n	8005d24 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d4a:	f7fe fc9d 	bl	8004688 <HAL_GetTick>
 8005d4e:	1b80      	subs	r0, r0, r6
 8005d50:	2802      	cmp	r0, #2
 8005d52:	d9f7      	bls.n	8005d44 <HAL_RCC_OscConfig+0x118>
 8005d54:	e7ab      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 8005d56:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005d58:	f7fe fc96 	bl	8004688 <HAL_GetTick>
 8005d5c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	0798      	lsls	r0, r3, #30
 8005d62:	f57f af6d 	bpl.w	8005c40 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d66:	f7fe fc8f 	bl	8004688 <HAL_GetTick>
 8005d6a:	1b80      	subs	r0, r0, r6
 8005d6c:	2802      	cmp	r0, #2
 8005d6e:	d9f6      	bls.n	8005d5e <HAL_RCC_OscConfig+0x132>
 8005d70:	e79d      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d72:	69aa      	ldr	r2, [r5, #24]
 8005d74:	4e4a      	ldr	r6, [pc, #296]	@ (8005ea0 <HAL_RCC_OscConfig+0x274>)
 8005d76:	4b4b      	ldr	r3, [pc, #300]	@ (8005ea4 <HAL_RCC_OscConfig+0x278>)
 8005d78:	b1e2      	cbz	r2, 8005db4 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8005d80:	f7fe fc82 	bl	8004688 <HAL_GetTick>
 8005d84:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d86:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8005d88:	079b      	lsls	r3, r3, #30
 8005d8a:	d50d      	bpl.n	8005da8 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005d8c:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8005d90:	4b45      	ldr	r3, [pc, #276]	@ (8005ea8 <HAL_RCC_OscConfig+0x27c>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d98:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8005d9a:	bf00      	nop
  }
  while (Delay --);
 8005d9c:	9b01      	ldr	r3, [sp, #4]
 8005d9e:	1e5a      	subs	r2, r3, #1
 8005da0:	9201      	str	r2, [sp, #4]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1f9      	bne.n	8005d9a <HAL_RCC_OscConfig+0x16e>
 8005da6:	e74f      	b.n	8005c48 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005da8:	f7fe fc6e 	bl	8004688 <HAL_GetTick>
 8005dac:	1b00      	subs	r0, r0, r4
 8005dae:	2802      	cmp	r0, #2
 8005db0:	d9e9      	bls.n	8005d86 <HAL_RCC_OscConfig+0x15a>
 8005db2:	e77c      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8005db4:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8005db8:	f7fe fc66 	bl	8004688 <HAL_GetTick>
 8005dbc:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005dbe:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8005dc0:	079f      	lsls	r7, r3, #30
 8005dc2:	f57f af41 	bpl.w	8005c48 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dc6:	f7fe fc5f 	bl	8004688 <HAL_GetTick>
 8005dca:	1b00      	subs	r0, r0, r4
 8005dcc:	2802      	cmp	r0, #2
 8005dce:	d9f6      	bls.n	8005dbe <HAL_RCC_OscConfig+0x192>
 8005dd0:	e76d      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dd2:	4c33      	ldr	r4, [pc, #204]	@ (8005ea0 <HAL_RCC_OscConfig+0x274>)
 8005dd4:	69e3      	ldr	r3, [r4, #28]
 8005dd6:	00d8      	lsls	r0, r3, #3
 8005dd8:	d424      	bmi.n	8005e24 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 8005dda:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ddc:	69e3      	ldr	r3, [r4, #28]
 8005dde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005de2:	61e3      	str	r3, [r4, #28]
 8005de4:	69e3      	ldr	r3, [r4, #28]
 8005de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dea:	9300      	str	r3, [sp, #0]
 8005dec:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dee:	4e2f      	ldr	r6, [pc, #188]	@ (8005eac <HAL_RCC_OscConfig+0x280>)
 8005df0:	6833      	ldr	r3, [r6, #0]
 8005df2:	05d9      	lsls	r1, r3, #23
 8005df4:	d518      	bpl.n	8005e28 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005df6:	68eb      	ldr	r3, [r5, #12]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d126      	bne.n	8005e4a <HAL_RCC_OscConfig+0x21e>
 8005dfc:	6a23      	ldr	r3, [r4, #32]
 8005dfe:	f043 0301 	orr.w	r3, r3, #1
 8005e02:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8005e04:	f7fe fc40 	bl	8004688 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e08:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8005e0c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e0e:	6a23      	ldr	r3, [r4, #32]
 8005e10:	079b      	lsls	r3, r3, #30
 8005e12:	d53f      	bpl.n	8005e94 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8005e14:	2f00      	cmp	r7, #0
 8005e16:	f43f af1b 	beq.w	8005c50 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e1a:	69e3      	ldr	r3, [r4, #28]
 8005e1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e20:	61e3      	str	r3, [r4, #28]
 8005e22:	e715      	b.n	8005c50 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8005e24:	2700      	movs	r7, #0
 8005e26:	e7e2      	b.n	8005dee <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e28:	6833      	ldr	r3, [r6, #0]
 8005e2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e2e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005e30:	f7fe fc2a 	bl	8004688 <HAL_GetTick>
 8005e34:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e36:	6833      	ldr	r3, [r6, #0]
 8005e38:	05da      	lsls	r2, r3, #23
 8005e3a:	d4dc      	bmi.n	8005df6 <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e3c:	f7fe fc24 	bl	8004688 <HAL_GetTick>
 8005e40:	eba0 0008 	sub.w	r0, r0, r8
 8005e44:	2864      	cmp	r0, #100	@ 0x64
 8005e46:	d9f6      	bls.n	8005e36 <HAL_RCC_OscConfig+0x20a>
 8005e48:	e731      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e4a:	b9ab      	cbnz	r3, 8005e78 <HAL_RCC_OscConfig+0x24c>
 8005e4c:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e4e:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e52:	f023 0301 	bic.w	r3, r3, #1
 8005e56:	6223      	str	r3, [r4, #32]
 8005e58:	6a23      	ldr	r3, [r4, #32]
 8005e5a:	f023 0304 	bic.w	r3, r3, #4
 8005e5e:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8005e60:	f7fe fc12 	bl	8004688 <HAL_GetTick>
 8005e64:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e66:	6a23      	ldr	r3, [r4, #32]
 8005e68:	0798      	lsls	r0, r3, #30
 8005e6a:	d5d3      	bpl.n	8005e14 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e6c:	f7fe fc0c 	bl	8004688 <HAL_GetTick>
 8005e70:	1b80      	subs	r0, r0, r6
 8005e72:	4540      	cmp	r0, r8
 8005e74:	d9f7      	bls.n	8005e66 <HAL_RCC_OscConfig+0x23a>
 8005e76:	e71a      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e78:	2b05      	cmp	r3, #5
 8005e7a:	6a23      	ldr	r3, [r4, #32]
 8005e7c:	d103      	bne.n	8005e86 <HAL_RCC_OscConfig+0x25a>
 8005e7e:	f043 0304 	orr.w	r3, r3, #4
 8005e82:	6223      	str	r3, [r4, #32]
 8005e84:	e7ba      	b.n	8005dfc <HAL_RCC_OscConfig+0x1d0>
 8005e86:	f023 0301 	bic.w	r3, r3, #1
 8005e8a:	6223      	str	r3, [r4, #32]
 8005e8c:	6a23      	ldr	r3, [r4, #32]
 8005e8e:	f023 0304 	bic.w	r3, r3, #4
 8005e92:	e7b6      	b.n	8005e02 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e94:	f7fe fbf8 	bl	8004688 <HAL_GetTick>
 8005e98:	1b80      	subs	r0, r0, r6
 8005e9a:	4540      	cmp	r0, r8
 8005e9c:	d9b7      	bls.n	8005e0e <HAL_RCC_OscConfig+0x1e2>
 8005e9e:	e706      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
 8005ea0:	40021000 	.word	0x40021000
 8005ea4:	42420000 	.word	0x42420000
 8005ea8:	20000054 	.word	0x20000054
 8005eac:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005eb0:	4c2a      	ldr	r4, [pc, #168]	@ (8005f5c <HAL_RCC_OscConfig+0x330>)
 8005eb2:	6862      	ldr	r2, [r4, #4]
 8005eb4:	f002 020c 	and.w	r2, r2, #12
 8005eb8:	2a08      	cmp	r2, #8
 8005eba:	d03e      	beq.n	8005f3a <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	4b27      	ldr	r3, [pc, #156]	@ (8005f60 <HAL_RCC_OscConfig+0x334>)
        __HAL_RCC_PLL_DISABLE();
 8005ec2:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ec4:	d12c      	bne.n	8005f20 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8005ec6:	f7fe fbdf 	bl	8004688 <HAL_GetTick>
 8005eca:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ecc:	6823      	ldr	r3, [r4, #0]
 8005ece:	0199      	lsls	r1, r3, #6
 8005ed0:	d420      	bmi.n	8005f14 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005ed2:	6a2b      	ldr	r3, [r5, #32]
 8005ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ed8:	d105      	bne.n	8005ee6 <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005eda:	6862      	ldr	r2, [r4, #4]
 8005edc:	68a9      	ldr	r1, [r5, #8]
 8005ede:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ee6:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8005ee8:	6862      	ldr	r2, [r4, #4]
 8005eea:	430b      	orrs	r3, r1
 8005eec:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8005ef0:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8005ef2:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ef4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8005ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8005f60 <HAL_RCC_OscConfig+0x334>)
 8005ef8:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8005efa:	f7fe fbc5 	bl	8004688 <HAL_GetTick>
 8005efe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f00:	6823      	ldr	r3, [r4, #0]
 8005f02:	019a      	lsls	r2, r3, #6
 8005f04:	f53f aea8 	bmi.w	8005c58 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f08:	f7fe fbbe 	bl	8004688 <HAL_GetTick>
 8005f0c:	1b40      	subs	r0, r0, r5
 8005f0e:	2802      	cmp	r0, #2
 8005f10:	d9f6      	bls.n	8005f00 <HAL_RCC_OscConfig+0x2d4>
 8005f12:	e6cc      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f14:	f7fe fbb8 	bl	8004688 <HAL_GetTick>
 8005f18:	1b80      	subs	r0, r0, r6
 8005f1a:	2802      	cmp	r0, #2
 8005f1c:	d9d6      	bls.n	8005ecc <HAL_RCC_OscConfig+0x2a0>
 8005f1e:	e6c6      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8005f20:	f7fe fbb2 	bl	8004688 <HAL_GetTick>
 8005f24:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f26:	6823      	ldr	r3, [r4, #0]
 8005f28:	019b      	lsls	r3, r3, #6
 8005f2a:	f57f ae95 	bpl.w	8005c58 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f2e:	f7fe fbab 	bl	8004688 <HAL_GetTick>
 8005f32:	1b40      	subs	r0, r0, r5
 8005f34:	2802      	cmp	r0, #2
 8005f36:	d9f6      	bls.n	8005f26 <HAL_RCC_OscConfig+0x2fa>
 8005f38:	e6b9      	b.n	8005cae <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	f43f aea2 	beq.w	8005c84 <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 8005f40:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f42:	6a2b      	ldr	r3, [r5, #32]
 8005f44:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	f47f ae9b 	bne.w	8005c84 <HAL_RCC_OscConfig+0x58>
 8005f4e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f50:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f54:	1ac0      	subs	r0, r0, r3
 8005f56:	bf18      	it	ne
 8005f58:	2001      	movne	r0, #1
 8005f5a:	e6a9      	b.n	8005cb0 <HAL_RCC_OscConfig+0x84>
 8005f5c:	40021000 	.word	0x40021000
 8005f60:	42420000 	.word	0x42420000

08005f64 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8005f64:	4a0d      	ldr	r2, [pc, #52]	@ (8005f9c <HAL_RCC_GetSysClockFreq+0x38>)
 8005f66:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005f68:	f003 010c 	and.w	r1, r3, #12
 8005f6c:	2908      	cmp	r1, #8
 8005f6e:	d112      	bne.n	8005f96 <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005f70:	480b      	ldr	r0, [pc, #44]	@ (8005fa0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005f72:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f76:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005f78:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f7a:	d509      	bpl.n	8005f90 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f7c:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005f7e:	4a09      	ldr	r2, [pc, #36]	@ (8005fa4 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f80:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005f84:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f86:	4a08      	ldr	r2, [pc, #32]	@ (8005fa8 <HAL_RCC_GetSysClockFreq+0x44>)
 8005f88:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005f8a:	fbb0 f0f3 	udiv	r0, r0, r3
 8005f8e:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f90:	4b06      	ldr	r3, [pc, #24]	@ (8005fac <HAL_RCC_GetSysClockFreq+0x48>)
 8005f92:	4358      	muls	r0, r3
 8005f94:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8005f96:	4803      	ldr	r0, [pc, #12]	@ (8005fa4 <HAL_RCC_GetSysClockFreq+0x40>)
}
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	40021000 	.word	0x40021000
 8005fa0:	0800b9fd 	.word	0x0800b9fd
 8005fa4:	007a1200 	.word	0x007a1200
 8005fa8:	0800b9fb 	.word	0x0800b9fb
 8005fac:	003d0900 	.word	0x003d0900

08005fb0 <HAL_RCC_ClockConfig>:
{
 8005fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fb4:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8005fb6:	4604      	mov	r4, r0
 8005fb8:	b910      	cbnz	r0, 8005fc0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8005fba:	2001      	movs	r0, #1
}
 8005fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fc0:	4a44      	ldr	r2, [pc, #272]	@ (80060d4 <HAL_RCC_ClockConfig+0x124>)
 8005fc2:	6813      	ldr	r3, [r2, #0]
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	428b      	cmp	r3, r1
 8005fca:	d328      	bcc.n	800601e <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fcc:	6821      	ldr	r1, [r4, #0]
 8005fce:	078e      	lsls	r6, r1, #30
 8005fd0:	d430      	bmi.n	8006034 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fd2:	07ca      	lsls	r2, r1, #31
 8005fd4:	d443      	bmi.n	800605e <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fd6:	4a3f      	ldr	r2, [pc, #252]	@ (80060d4 <HAL_RCC_ClockConfig+0x124>)
 8005fd8:	6813      	ldr	r3, [r2, #0]
 8005fda:	f003 0307 	and.w	r3, r3, #7
 8005fde:	42ab      	cmp	r3, r5
 8005fe0:	d865      	bhi.n	80060ae <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fe2:	6822      	ldr	r2, [r4, #0]
 8005fe4:	4d3c      	ldr	r5, [pc, #240]	@ (80060d8 <HAL_RCC_ClockConfig+0x128>)
 8005fe6:	f012 0f04 	tst.w	r2, #4
 8005fea:	d16c      	bne.n	80060c6 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fec:	0713      	lsls	r3, r2, #28
 8005fee:	d506      	bpl.n	8005ffe <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ff0:	686b      	ldr	r3, [r5, #4]
 8005ff2:	6922      	ldr	r2, [r4, #16]
 8005ff4:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8005ff8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005ffc:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ffe:	f7ff ffb1 	bl	8005f64 <HAL_RCC_GetSysClockFreq>
 8006002:	686b      	ldr	r3, [r5, #4]
 8006004:	4a35      	ldr	r2, [pc, #212]	@ (80060dc <HAL_RCC_ClockConfig+0x12c>)
 8006006:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800600a:	5cd3      	ldrb	r3, [r2, r3]
 800600c:	40d8      	lsrs	r0, r3
 800600e:	4b34      	ldr	r3, [pc, #208]	@ (80060e0 <HAL_RCC_ClockConfig+0x130>)
 8006010:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8006012:	4b34      	ldr	r3, [pc, #208]	@ (80060e4 <HAL_RCC_ClockConfig+0x134>)
 8006014:	6818      	ldr	r0, [r3, #0]
 8006016:	f7fe faf5 	bl	8004604 <HAL_InitTick>
  return HAL_OK;
 800601a:	2000      	movs	r0, #0
 800601c:	e7ce      	b.n	8005fbc <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800601e:	6813      	ldr	r3, [r2, #0]
 8006020:	f023 0307 	bic.w	r3, r3, #7
 8006024:	430b      	orrs	r3, r1
 8006026:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006028:	6813      	ldr	r3, [r2, #0]
 800602a:	f003 0307 	and.w	r3, r3, #7
 800602e:	428b      	cmp	r3, r1
 8006030:	d1c3      	bne.n	8005fba <HAL_RCC_ClockConfig+0xa>
 8006032:	e7cb      	b.n	8005fcc <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006034:	4b28      	ldr	r3, [pc, #160]	@ (80060d8 <HAL_RCC_ClockConfig+0x128>)
 8006036:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800603a:	bf1e      	ittt	ne
 800603c:	685a      	ldrne	r2, [r3, #4]
 800603e:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 8006042:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006044:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006046:	bf42      	ittt	mi
 8006048:	685a      	ldrmi	r2, [r3, #4]
 800604a:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 800604e:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006050:	685a      	ldr	r2, [r3, #4]
 8006052:	68a0      	ldr	r0, [r4, #8]
 8006054:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8006058:	4302      	orrs	r2, r0
 800605a:	605a      	str	r2, [r3, #4]
 800605c:	e7b9      	b.n	8005fd2 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800605e:	6862      	ldr	r2, [r4, #4]
 8006060:	4e1d      	ldr	r6, [pc, #116]	@ (80060d8 <HAL_RCC_ClockConfig+0x128>)
 8006062:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006064:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006066:	d11a      	bne.n	800609e <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006068:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800606c:	d0a5      	beq.n	8005fba <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800606e:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006070:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006074:	f023 0303 	bic.w	r3, r3, #3
 8006078:	4313      	orrs	r3, r2
 800607a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800607c:	f7fe fb04 	bl	8004688 <HAL_GetTick>
 8006080:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006082:	6873      	ldr	r3, [r6, #4]
 8006084:	6862      	ldr	r2, [r4, #4]
 8006086:	f003 030c 	and.w	r3, r3, #12
 800608a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800608e:	d0a2      	beq.n	8005fd6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006090:	f7fe fafa 	bl	8004688 <HAL_GetTick>
 8006094:	1bc0      	subs	r0, r0, r7
 8006096:	4540      	cmp	r0, r8
 8006098:	d9f3      	bls.n	8006082 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 800609a:	2003      	movs	r0, #3
 800609c:	e78e      	b.n	8005fbc <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800609e:	2a02      	cmp	r2, #2
 80060a0:	d102      	bne.n	80060a8 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060a2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80060a6:	e7e1      	b.n	800606c <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060a8:	f013 0f02 	tst.w	r3, #2
 80060ac:	e7de      	b.n	800606c <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ae:	6813      	ldr	r3, [r2, #0]
 80060b0:	f023 0307 	bic.w	r3, r3, #7
 80060b4:	432b      	orrs	r3, r5
 80060b6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060b8:	6813      	ldr	r3, [r2, #0]
 80060ba:	f003 0307 	and.w	r3, r3, #7
 80060be:	42ab      	cmp	r3, r5
 80060c0:	f47f af7b 	bne.w	8005fba <HAL_RCC_ClockConfig+0xa>
 80060c4:	e78d      	b.n	8005fe2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060c6:	686b      	ldr	r3, [r5, #4]
 80060c8:	68e1      	ldr	r1, [r4, #12]
 80060ca:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80060ce:	430b      	orrs	r3, r1
 80060d0:	606b      	str	r3, [r5, #4]
 80060d2:	e78b      	b.n	8005fec <HAL_RCC_ClockConfig+0x3c>
 80060d4:	40022000 	.word	0x40022000
 80060d8:	40021000 	.word	0x40021000
 80060dc:	0800b9eb 	.word	0x0800b9eb
 80060e0:	20000054 	.word	0x20000054
 80060e4:	2000005c 	.word	0x2000005c

080060e8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060e8:	4b04      	ldr	r3, [pc, #16]	@ (80060fc <HAL_RCC_GetPCLK1Freq+0x14>)
 80060ea:	4a05      	ldr	r2, [pc, #20]	@ (8006100 <HAL_RCC_GetPCLK1Freq+0x18>)
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80060f2:	5cd3      	ldrb	r3, [r2, r3]
 80060f4:	4a03      	ldr	r2, [pc, #12]	@ (8006104 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80060f6:	6810      	ldr	r0, [r2, #0]
}
 80060f8:	40d8      	lsrs	r0, r3
 80060fa:	4770      	bx	lr
 80060fc:	40021000 	.word	0x40021000
 8006100:	0800b9e3 	.word	0x0800b9e3
 8006104:	20000054 	.word	0x20000054

08006108 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006108:	4b04      	ldr	r3, [pc, #16]	@ (800611c <HAL_RCC_GetPCLK2Freq+0x14>)
 800610a:	4a05      	ldr	r2, [pc, #20]	@ (8006120 <HAL_RCC_GetPCLK2Freq+0x18>)
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8006112:	5cd3      	ldrb	r3, [r2, r3]
 8006114:	4a03      	ldr	r2, [pc, #12]	@ (8006124 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8006116:	6810      	ldr	r0, [r2, #0]
}
 8006118:	40d8      	lsrs	r0, r3
 800611a:	4770      	bx	lr
 800611c:	40021000 	.word	0x40021000
 8006120:	0800b9e3 	.word	0x0800b9e3
 8006124:	20000054 	.word	0x20000054

08006128 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006128:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800612a:	6a02      	ldr	r2, [r0, #32]
{
 800612c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800612e:	f022 0201 	bic.w	r2, r2, #1
 8006132:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006134:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006136:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006138:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800613a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800613e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006140:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8006142:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8006146:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006148:	4d0a      	ldr	r5, [pc, #40]	@ (8006174 <TIM_OC1_SetConfig+0x4c>)
 800614a:	42a8      	cmp	r0, r5
 800614c:	d10b      	bne.n	8006166 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800614e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8006150:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8006154:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006156:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800615a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800615e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8006160:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8006164:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006166:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006168:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800616a:	684a      	ldr	r2, [r1, #4]
 800616c:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800616e:	6203      	str	r3, [r0, #32]
}
 8006170:	bd70      	pop	{r4, r5, r6, pc}
 8006172:	bf00      	nop
 8006174:	40012c00 	.word	0x40012c00

08006178 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006178:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800617a:	6a02      	ldr	r2, [r0, #32]
{
 800617c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800617e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006182:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006184:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006186:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006188:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800618a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800618e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006190:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8006192:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006196:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800619a:	4d0b      	ldr	r5, [pc, #44]	@ (80061c8 <TIM_OC3_SetConfig+0x50>)
 800619c:	42a8      	cmp	r0, r5
 800619e:	d10d      	bne.n	80061bc <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061a0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80061a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061a6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061aa:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061ae:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80061b2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80061b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061b8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061bc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061be:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061c0:	684a      	ldr	r2, [r1, #4]
 80061c2:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061c4:	6203      	str	r3, [r0, #32]
}
 80061c6:	bd70      	pop	{r4, r5, r6, pc}
 80061c8:	40012c00 	.word	0x40012c00

080061cc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061cc:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061ce:	6a02      	ldr	r2, [r0, #32]
{
 80061d0:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061d6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061d8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061da:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80061de:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061e2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80061e6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80061e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80061ec:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061f0:	4d06      	ldr	r5, [pc, #24]	@ (800620c <TIM_OC4_SetConfig+0x40>)
 80061f2:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061f4:	bf02      	ittt	eq
 80061f6:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061f8:	f424 4480 	biceq.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061fc:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006200:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006202:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006204:	684a      	ldr	r2, [r1, #4]
 8006206:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006208:	6203      	str	r3, [r0, #32]
}
 800620a:	bd30      	pop	{r4, r5, pc}
 800620c:	40012c00 	.word	0x40012c00

08006210 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006210:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006214:	2b01      	cmp	r3, #1
 8006216:	d11c      	bne.n	8006252 <HAL_TIM_Base_Start+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 8006218:	2302      	movs	r3, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800621a:	4a0f      	ldr	r2, [pc, #60]	@ (8006258 <HAL_TIM_Base_Start+0x48>)
  htim->State = HAL_TIM_STATE_BUSY;
 800621c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006220:	6803      	ldr	r3, [r0, #0]
 8006222:	4293      	cmp	r3, r2
 8006224:	d00a      	beq.n	800623c <HAL_TIM_Base_Start+0x2c>
 8006226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800622a:	d007      	beq.n	800623c <HAL_TIM_Base_Start+0x2c>
 800622c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006230:	4293      	cmp	r3, r2
 8006232:	d003      	beq.n	800623c <HAL_TIM_Base_Start+0x2c>
 8006234:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006238:	4293      	cmp	r3, r2
 800623a:	d104      	bne.n	8006246 <HAL_TIM_Base_Start+0x36>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800623c:	689a      	ldr	r2, [r3, #8]
 800623e:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006242:	2a06      	cmp	r2, #6
 8006244:	d003      	beq.n	800624e <HAL_TIM_Base_Start+0x3e>
      __HAL_TIM_ENABLE(htim);
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	f042 0201 	orr.w	r2, r2, #1
 800624c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800624e:	2000      	movs	r0, #0
 8006250:	4770      	bx	lr
    return HAL_ERROR;
 8006252:	2001      	movs	r0, #1
}
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	40012c00 	.word	0x40012c00

0800625c <HAL_TIM_Base_Stop>:
  __HAL_TIM_DISABLE(htim);
 800625c:	f241 1211 	movw	r2, #4369	@ 0x1111
 8006260:	6803      	ldr	r3, [r0, #0]
 8006262:	6a19      	ldr	r1, [r3, #32]
 8006264:	4211      	tst	r1, r2
 8006266:	d108      	bne.n	800627a <HAL_TIM_Base_Stop+0x1e>
 8006268:	f240 4244 	movw	r2, #1092	@ 0x444
 800626c:	6a19      	ldr	r1, [r3, #32]
 800626e:	4211      	tst	r1, r2
 8006270:	bf02      	ittt	eq
 8006272:	681a      	ldreq	r2, [r3, #0]
 8006274:	f022 0201 	biceq.w	r2, r2, #1
 8006278:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800627a:	2301      	movs	r3, #1
 800627c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 8006280:	2000      	movs	r0, #0
 8006282:	4770      	bx	lr

08006284 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8006284:	4770      	bx	lr

08006286 <HAL_TIM_Encoder_Start>:
{
 8006286:	4603      	mov	r3, r0
 8006288:	b530      	push	{r4, r5, lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800628a:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800628e:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006292:	f893 5042 	ldrb.w	r5, [r3, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006296:	f893 4043 	ldrb.w	r4, [r3, #67]	@ 0x43
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800629a:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800629c:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800629e:	b2ed      	uxtb	r5, r5
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80062a0:	b2e4      	uxtb	r4, r4
  if (Channel == TIM_CHANNEL_1)
 80062a2:	b9c1      	cbnz	r1, 80062d6 <HAL_TIM_Encoder_Start+0x50>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062a4:	2801      	cmp	r0, #1
 80062a6:	d145      	bne.n	8006334 <HAL_TIM_Encoder_Start+0xae>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80062a8:	2d01      	cmp	r5, #1
 80062aa:	d113      	bne.n	80062d4 <HAL_TIM_Encoder_Start+0x4e>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062ac:	2202      	movs	r2, #2
 80062ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062b6:	681a      	ldr	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062b8:	6a11      	ldr	r1, [r2, #32]
 80062ba:	f021 0101 	bic.w	r1, r1, #1
 80062be:	6211      	str	r1, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062c0:	6a11      	ldr	r1, [r2, #32]
 80062c2:	f041 0101 	orr.w	r1, r1, #1
  return HAL_OK;
 80062c6:	2000      	movs	r0, #0
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062c8:	6211      	str	r1, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	6813      	ldr	r3, [r2, #0]
 80062ce:	f043 0301 	orr.w	r3, r3, #1
 80062d2:	6013      	str	r3, [r2, #0]
}
 80062d4:	bd30      	pop	{r4, r5, pc}
  else if (Channel == TIM_CHANNEL_2)
 80062d6:	2904      	cmp	r1, #4
 80062d8:	d111      	bne.n	80062fe <HAL_TIM_Encoder_Start+0x78>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80062da:	2a01      	cmp	r2, #1
 80062dc:	d12a      	bne.n	8006334 <HAL_TIM_Encoder_Start+0xae>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80062de:	2c01      	cmp	r4, #1
 80062e0:	d128      	bne.n	8006334 <HAL_TIM_Encoder_Start+0xae>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062e2:	2202      	movs	r2, #2
 80062e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062ec:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~tmp;
 80062ee:	6a11      	ldr	r1, [r2, #32]
 80062f0:	f021 0110 	bic.w	r1, r1, #16
 80062f4:	6211      	str	r1, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062f6:	6a11      	ldr	r1, [r2, #32]
 80062f8:	f041 0110 	orr.w	r1, r1, #16
 80062fc:	e7e3      	b.n	80062c6 <HAL_TIM_Encoder_Start+0x40>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062fe:	2801      	cmp	r0, #1
 8006300:	d118      	bne.n	8006334 <HAL_TIM_Encoder_Start+0xae>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006302:	2a01      	cmp	r2, #1
 8006304:	d1e6      	bne.n	80062d4 <HAL_TIM_Encoder_Start+0x4e>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006306:	2d01      	cmp	r5, #1
 8006308:	d1e4      	bne.n	80062d4 <HAL_TIM_Encoder_Start+0x4e>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800630a:	2c01      	cmp	r4, #1
 800630c:	d1e2      	bne.n	80062d4 <HAL_TIM_Encoder_Start+0x4e>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800630e:	2202      	movs	r2, #2
 8006310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006318:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800631c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006320:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~tmp;
 8006322:	6a11      	ldr	r1, [r2, #32]
 8006324:	f021 0101 	bic.w	r1, r1, #1
 8006328:	6211      	str	r1, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800632a:	6a11      	ldr	r1, [r2, #32]
 800632c:	f041 0101 	orr.w	r1, r1, #1
 8006330:	6211      	str	r1, [r2, #32]
 8006332:	e7dc      	b.n	80062ee <HAL_TIM_Encoder_Start+0x68>
      return HAL_ERROR;
 8006334:	2001      	movs	r0, #1
 8006336:	e7cd      	b.n	80062d4 <HAL_TIM_Encoder_Start+0x4e>

08006338 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006338:	4a1a      	ldr	r2, [pc, #104]	@ (80063a4 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800633a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800633c:	4290      	cmp	r0, r2
 800633e:	d00a      	beq.n	8006356 <TIM_Base_SetConfig+0x1e>
 8006340:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006344:	d007      	beq.n	8006356 <TIM_Base_SetConfig+0x1e>
 8006346:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800634a:	4290      	cmp	r0, r2
 800634c:	d003      	beq.n	8006356 <TIM_Base_SetConfig+0x1e>
 800634e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006352:	4290      	cmp	r0, r2
 8006354:	d115      	bne.n	8006382 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8006356:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800635c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800635e:	4a11      	ldr	r2, [pc, #68]	@ (80063a4 <TIM_Base_SetConfig+0x6c>)
 8006360:	4290      	cmp	r0, r2
 8006362:	d00a      	beq.n	800637a <TIM_Base_SetConfig+0x42>
 8006364:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006368:	d007      	beq.n	800637a <TIM_Base_SetConfig+0x42>
 800636a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800636e:	4290      	cmp	r0, r2
 8006370:	d003      	beq.n	800637a <TIM_Base_SetConfig+0x42>
 8006372:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006376:	4290      	cmp	r0, r2
 8006378:	d103      	bne.n	8006382 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800637a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800637c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006380:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006382:	694a      	ldr	r2, [r1, #20]
 8006384:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006388:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800638a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800638c:	688b      	ldr	r3, [r1, #8]
 800638e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006390:	680b      	ldr	r3, [r1, #0]
 8006392:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006394:	4b03      	ldr	r3, [pc, #12]	@ (80063a4 <TIM_Base_SetConfig+0x6c>)
 8006396:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8006398:	bf04      	itt	eq
 800639a:	690b      	ldreq	r3, [r1, #16]
 800639c:	6303      	streq	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800639e:	2301      	movs	r3, #1
 80063a0:	6143      	str	r3, [r0, #20]
}
 80063a2:	4770      	bx	lr
 80063a4:	40012c00 	.word	0x40012c00

080063a8 <HAL_TIM_Base_Init>:
{
 80063a8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80063aa:	4604      	mov	r4, r0
 80063ac:	b330      	cbz	r0, 80063fc <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 80063ae:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80063b2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80063b6:	b91b      	cbnz	r3, 80063c0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80063b8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80063bc:	f7fd ff58 	bl	8004270 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80063c0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063c2:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80063c4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063c8:	1d21      	adds	r1, r4, #4
 80063ca:	f7ff ffb5 	bl	8006338 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063ce:	2301      	movs	r3, #1
  return HAL_OK;
 80063d0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063d2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80063da:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80063de:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80063e2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063e6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80063ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063ee:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80063f2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80063f6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80063fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80063fc:	2001      	movs	r0, #1
 80063fe:	e7fc      	b.n	80063fa <HAL_TIM_Base_Init+0x52>

08006400 <HAL_TIM_PWM_Init>:
{
 8006400:	b510      	push	{r4, lr}
  if (htim == NULL)
 8006402:	4604      	mov	r4, r0
 8006404:	b330      	cbz	r0, 8006454 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006406:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800640a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800640e:	b91b      	cbnz	r3, 8006418 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8006410:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006414:	f7ff ff36 	bl	8006284 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8006418:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800641a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800641c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006420:	1d21      	adds	r1, r4, #4
 8006422:	f7ff ff89 	bl	8006338 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006426:	2301      	movs	r3, #1
  return HAL_OK;
 8006428:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800642a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800642e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006432:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006436:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800643a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800643e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006442:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006446:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800644a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800644e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8006452:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006454:	2001      	movs	r0, #1
 8006456:	e7fc      	b.n	8006452 <HAL_TIM_PWM_Init+0x52>

08006458 <HAL_TIM_Encoder_Init>:
{
 8006458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800645a:	460d      	mov	r5, r1
  if (htim == NULL)
 800645c:	4604      	mov	r4, r0
 800645e:	2800      	cmp	r0, #0
 8006460:	d04c      	beq.n	80064fc <HAL_TIM_Encoder_Init+0xa4>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006462:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006466:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800646a:	b91b      	cbnz	r3, 8006474 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 800646c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8006470:	f7fd ff24 	bl	80042bc <HAL_TIM_Encoder_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8006474:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006476:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8006478:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800647c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006480:	6883      	ldr	r3, [r0, #8]
 8006482:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006486:	f023 0307 	bic.w	r3, r3, #7
 800648a:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800648c:	f7ff ff54 	bl	8006338 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8006490:	6881      	ldr	r1, [r0, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8006492:	682a      	ldr	r2, [r5, #0]
  tmpccmr1 = htim->Instance->CCMR1;
 8006494:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006496:	69ae      	ldr	r6, [r5, #24]
  tmpsmcr |= sConfig->EncoderMode;
 8006498:	4311      	orrs	r1, r2
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800649a:	68aa      	ldr	r2, [r5, #8]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800649c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064a0:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80064a4:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
 80064a8:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064aa:	692b      	ldr	r3, [r5, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80064ac:	69ee      	ldr	r6, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064ae:	011b      	lsls	r3, r3, #4
 80064b0:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 80064b4:	68ee      	ldr	r6, [r5, #12]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80064b6:	f422 427c 	bic.w	r2, r2, #64512	@ 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064ba:	4333      	orrs	r3, r6
 80064bc:	6a2e      	ldr	r6, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80064be:	f022 02fc 	bic.w	r2, r2, #252	@ 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064c2:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  tmpccer = htim->Instance->CCER;
 80064c6:	6a07      	ldr	r7, [r0, #32]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064c8:	696e      	ldr	r6, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80064ca:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064cc:	686a      	ldr	r2, [r5, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80064ce:	f027 0722 	bic.w	r7, r7, #34	@ 0x22
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064d2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  htim->Instance->SMCR = tmpsmcr;
 80064d6:	6081      	str	r1, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80064d8:	4317      	orrs	r7, r2
  htim->Instance->CCMR1 = tmpccmr1;
 80064da:	6183      	str	r3, [r0, #24]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064dc:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 80064de:	6207      	str	r7, [r0, #32]
  return HAL_OK;
 80064e0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064e2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064e6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064ea:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064ee:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 80064f6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80064fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80064fc:	2001      	movs	r0, #1
 80064fe:	e7fc      	b.n	80064fa <HAL_TIM_Encoder_Init+0xa2>

08006500 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8006500:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006502:	6a02      	ldr	r2, [r0, #32]
{
 8006504:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006506:	f022 0210 	bic.w	r2, r2, #16
 800650a:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800650c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800650e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006510:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006512:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006516:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800651a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800651c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006520:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006524:	4d0b      	ldr	r5, [pc, #44]	@ (8006554 <TIM_OC2_SetConfig+0x54>)
 8006526:	42a8      	cmp	r0, r5
 8006528:	d10d      	bne.n	8006546 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800652a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800652c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006530:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006534:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006538:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800653c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800653e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006542:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8006546:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006548:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800654a:	684a      	ldr	r2, [r1, #4]
 800654c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800654e:	6203      	str	r3, [r0, #32]
}
 8006550:	bd70      	pop	{r4, r5, r6, pc}
 8006552:	bf00      	nop
 8006554:	40012c00 	.word	0x40012c00

08006558 <HAL_TIM_PWM_ConfigChannel>:
{
 8006558:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800655a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800655e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8006560:	2b01      	cmp	r3, #1
 8006562:	d04f      	beq.n	8006604 <HAL_TIM_PWM_ConfigChannel+0xac>
 8006564:	2001      	movs	r0, #1
  switch (Channel)
 8006566:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8006568:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 800656c:	d03a      	beq.n	80065e4 <HAL_TIM_PWM_ConfigChannel+0x8c>
 800656e:	d806      	bhi.n	800657e <HAL_TIM_PWM_ConfigChannel+0x26>
 8006570:	b1ba      	cbz	r2, 80065a2 <HAL_TIM_PWM_ConfigChannel+0x4a>
 8006572:	2a04      	cmp	r2, #4
 8006574:	d026      	beq.n	80065c4 <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_UNLOCK(htim);
 8006576:	2300      	movs	r3, #0
 8006578:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800657c:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 800657e:	2a0c      	cmp	r2, #12
 8006580:	d1f9      	bne.n	8006576 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006582:	6820      	ldr	r0, [r4, #0]
 8006584:	f7ff fe22 	bl	80061cc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006588:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800658a:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800658c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006590:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006592:	69c3      	ldr	r3, [r0, #28]
 8006594:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006598:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800659a:	69c3      	ldr	r3, [r0, #28]
 800659c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80065a0:	e02e      	b.n	8006600 <HAL_TIM_PWM_ConfigChannel+0xa8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065a2:	6820      	ldr	r0, [r4, #0]
 80065a4:	f7ff fdc0 	bl	8006128 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065a8:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065aa:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065ac:	f043 0308 	orr.w	r3, r3, #8
 80065b0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065b2:	6983      	ldr	r3, [r0, #24]
 80065b4:	f023 0304 	bic.w	r3, r3, #4
 80065b8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065ba:	6983      	ldr	r3, [r0, #24]
 80065bc:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065be:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80065c0:	2000      	movs	r0, #0
 80065c2:	e7d8      	b.n	8006576 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065c4:	6820      	ldr	r0, [r4, #0]
 80065c6:	f7ff ff9b 	bl	8006500 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065ca:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065cc:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80065d2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065d4:	6983      	ldr	r3, [r0, #24]
 80065d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065da:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065dc:	6983      	ldr	r3, [r0, #24]
 80065de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80065e2:	e7ec      	b.n	80065be <HAL_TIM_PWM_ConfigChannel+0x66>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065e4:	6820      	ldr	r0, [r4, #0]
 80065e6:	f7ff fdc7 	bl	8006178 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065ea:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065ec:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065ee:	f043 0308 	orr.w	r3, r3, #8
 80065f2:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065f4:	69c3      	ldr	r3, [r0, #28]
 80065f6:	f023 0304 	bic.w	r3, r3, #4
 80065fa:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065fc:	69c3      	ldr	r3, [r0, #28]
 80065fe:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006600:	61c3      	str	r3, [r0, #28]
      break;
 8006602:	e7dd      	b.n	80065c0 <HAL_TIM_PWM_ConfigChannel+0x68>
  __HAL_LOCK(htim);
 8006604:	2002      	movs	r0, #2
 8006606:	e7b9      	b.n	800657c <HAL_TIM_PWM_ConfigChannel+0x24>

08006608 <TIM_ETR_SetConfig>:
{
 8006608:	b510      	push	{r4, lr}
  tmpsmcr = TIMx->SMCR;
 800660a:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800660c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800660e:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006612:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8006616:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8006618:	6082      	str	r2, [r0, #8]
}
 800661a:	bd10      	pop	{r4, pc}

0800661c <HAL_TIM_ConfigClockSource>:
{
 800661c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800661e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8006622:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8006624:	2b01      	cmp	r3, #1
 8006626:	f04f 0002 	mov.w	r0, #2
 800662a:	f000 808e 	beq.w	800674a <HAL_TIM_ConfigClockSource+0x12e>
 800662e:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8006630:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8006634:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8006636:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800663a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800663c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006640:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8006644:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8006646:	680b      	ldr	r3, [r1, #0]
 8006648:	2b60      	cmp	r3, #96	@ 0x60
 800664a:	d04f      	beq.n	80066ec <HAL_TIM_ConfigClockSource+0xd0>
 800664c:	d832      	bhi.n	80066b4 <HAL_TIM_ConfigClockSource+0x98>
 800664e:	2b40      	cmp	r3, #64	@ 0x40
 8006650:	d064      	beq.n	800671c <HAL_TIM_ConfigClockSource+0x100>
 8006652:	d816      	bhi.n	8006682 <HAL_TIM_ConfigClockSource+0x66>
 8006654:	2b20      	cmp	r3, #32
 8006656:	d00d      	beq.n	8006674 <HAL_TIM_ConfigClockSource+0x58>
 8006658:	d80a      	bhi.n	8006670 <HAL_TIM_ConfigClockSource+0x54>
 800665a:	f033 0110 	bics.w	r1, r3, #16
 800665e:	d009      	beq.n	8006674 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8006660:	2301      	movs	r3, #1
 8006662:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006666:	2300      	movs	r3, #0
 8006668:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800666c:	4610      	mov	r0, r2
 800666e:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8006670:	2b30      	cmp	r3, #48	@ 0x30
 8006672:	d1f5      	bne.n	8006660 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8006674:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006676:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800667a:	4313      	orrs	r3, r2
 800667c:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8006680:	e028      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8006682:	2b50      	cmp	r3, #80	@ 0x50
 8006684:	d1ec      	bne.n	8006660 <HAL_TIM_ConfigClockSource+0x44>
                               sClockSourceConfig->ClockPolarity,
 8006686:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006688:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800668a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800668c:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800668e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006692:	f023 0301 	bic.w	r3, r3, #1
 8006696:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006698:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800669a:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800669c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066a0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80066a4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80066a6:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80066a8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80066aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066ae:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80066b2:	e00f      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 80066b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066b8:	d00d      	beq.n	80066d6 <HAL_TIM_ConfigClockSource+0xba>
 80066ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066be:	d00c      	beq.n	80066da <HAL_TIM_ConfigClockSource+0xbe>
 80066c0:	2b70      	cmp	r3, #112	@ 0x70
 80066c2:	d1cd      	bne.n	8006660 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 80066c4:	68cb      	ldr	r3, [r1, #12]
 80066c6:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80066ca:	f7ff ff9d 	bl	8006608 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80066ce:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80066d4:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80066d6:	2200      	movs	r2, #0
 80066d8:	e7c2      	b.n	8006660 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 80066da:	68cb      	ldr	r3, [r1, #12]
 80066dc:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80066e0:	f7ff ff92 	bl	8006608 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066e4:	6883      	ldr	r3, [r0, #8]
 80066e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066ea:	e7f3      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0xb8>
  tmpccer = TIMx->CCER;
 80066ec:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066ee:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 80066f0:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066f2:	f022 0210 	bic.w	r2, r2, #16
                               sClockSourceConfig->ClockFilter);
 80066f6:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066f8:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066fa:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066fc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006700:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8006704:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006708:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800670c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800670e:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8006710:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006712:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006716:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800671a:	e7db      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0xb8>
                               sClockSourceConfig->ClockPolarity,
 800671c:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800671e:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8006720:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006722:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006724:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006728:	f023 0301 	bic.w	r3, r3, #1
 800672c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800672e:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8006730:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006732:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006736:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800673a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800673c:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800673e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006740:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006744:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8006748:	e7c4      	b.n	80066d4 <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 800674a:	4602      	mov	r2, r0
 800674c:	e78e      	b.n	800666c <HAL_TIM_ConfigClockSource+0x50>

0800674e <TIM_CCxChannelCmd>:
{
 800674e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006750:	2401      	movs	r4, #1
  TIMx->CCER &= ~tmp;
 8006752:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006754:	f001 011f 	and.w	r1, r1, #31
 8006758:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800675a:	ea23 0304 	bic.w	r3, r3, r4
 800675e:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006760:	6a03      	ldr	r3, [r0, #32]
 8006762:	408a      	lsls	r2, r1
 8006764:	431a      	orrs	r2, r3
 8006766:	6202      	str	r2, [r0, #32]
}
 8006768:	bd10      	pop	{r4, pc}
	...

0800676c <HAL_TIM_OC_Start>:
{
 800676c:	b508      	push	{r3, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800676e:	b929      	cbnz	r1, 800677c <HAL_TIM_OC_Start+0x10>
 8006770:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8006774:	2b01      	cmp	r3, #1
 8006776:	d01d      	beq.n	80067b4 <HAL_TIM_OC_Start+0x48>
    return HAL_ERROR;
 8006778:	2001      	movs	r0, #1
 800677a:	e02e      	b.n	80067da <HAL_TIM_OC_Start+0x6e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800677c:	2904      	cmp	r1, #4
 800677e:	d107      	bne.n	8006790 <HAL_TIM_OC_Start+0x24>
 8006780:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8006784:	2b01      	cmp	r3, #1
 8006786:	d1f7      	bne.n	8006778 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006788:	2302      	movs	r3, #2
 800678a:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 800678e:	e014      	b.n	80067ba <HAL_TIM_OC_Start+0x4e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006790:	2908      	cmp	r1, #8
 8006792:	d107      	bne.n	80067a4 <HAL_TIM_OC_Start+0x38>
 8006794:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006798:	2b01      	cmp	r3, #1
 800679a:	d1ed      	bne.n	8006778 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800679c:	2302      	movs	r3, #2
 800679e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 80067a2:	e00a      	b.n	80067ba <HAL_TIM_OC_Start+0x4e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067a4:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d1e5      	bne.n	8006778 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067ac:	2302      	movs	r3, #2
 80067ae:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 80067b2:	e002      	b.n	80067ba <HAL_TIM_OC_Start+0x4e>
 80067b4:	2302      	movs	r3, #2
 80067b6:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067ba:	6800      	ldr	r0, [r0, #0]
 80067bc:	2201      	movs	r2, #1
 80067be:	f7ff ffc6 	bl	800674e <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006800 <HAL_TIM_OC_Start+0x94>)
 80067c4:	4298      	cmp	r0, r3
 80067c6:	d009      	beq.n	80067dc <HAL_TIM_OC_Start+0x70>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067c8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80067cc:	d10b      	bne.n	80067e6 <HAL_TIM_OC_Start+0x7a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067ce:	6883      	ldr	r3, [r0, #8]
 80067d0:	f003 0307 	and.w	r3, r3, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067d4:	2b06      	cmp	r3, #6
 80067d6:	d10d      	bne.n	80067f4 <HAL_TIM_OC_Start+0x88>
  return HAL_OK;
 80067d8:	2000      	movs	r0, #0
}
 80067da:	bd08      	pop	{r3, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 80067dc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80067de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067e2:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067e4:	e7f3      	b.n	80067ce <HAL_TIM_OC_Start+0x62>
 80067e6:	4b07      	ldr	r3, [pc, #28]	@ (8006804 <HAL_TIM_OC_Start+0x98>)
 80067e8:	4298      	cmp	r0, r3
 80067ea:	d0f0      	beq.n	80067ce <HAL_TIM_OC_Start+0x62>
 80067ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067f0:	4298      	cmp	r0, r3
 80067f2:	d0ec      	beq.n	80067ce <HAL_TIM_OC_Start+0x62>
      __HAL_TIM_ENABLE(htim);
 80067f4:	6803      	ldr	r3, [r0, #0]
 80067f6:	f043 0301 	orr.w	r3, r3, #1
 80067fa:	6003      	str	r3, [r0, #0]
 80067fc:	e7ec      	b.n	80067d8 <HAL_TIM_OC_Start+0x6c>
 80067fe:	bf00      	nop
 8006800:	40012c00 	.word	0x40012c00
 8006804:	40000400 	.word	0x40000400

08006808 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8006808:	f7ff bfb0 	b.w	800676c <HAL_TIM_OC_Start>

0800680c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800680c:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800680e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8006812:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8006814:	2b01      	cmp	r3, #1
 8006816:	f04f 0002 	mov.w	r0, #2
 800681a:	d022      	beq.n	8006862 <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800681c:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800681e:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8006822:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006824:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006826:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800682a:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 800682c:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800682e:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006830:	4c0c      	ldr	r4, [pc, #48]	@ (8006864 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8006832:	42a3      	cmp	r3, r4
 8006834:	d00a      	beq.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8006836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800683a:	d007      	beq.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800683c:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 8006840:	42a3      	cmp	r3, r4
 8006842:	d003      	beq.n	800684c <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8006844:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8006848:	42a3      	cmp	r3, r4
 800684a:	d104      	bne.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800684c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800684e:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006852:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006854:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006856:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8006858:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800685a:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800685e:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8006862:	bd30      	pop	{r4, r5, pc}
 8006864:	40012c00 	.word	0x40012c00

08006868 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006868:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800686c:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800686e:	2b01      	cmp	r3, #1
 8006870:	d01e      	beq.n	80068b0 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006872:	68cb      	ldr	r3, [r1, #12]
 8006874:	6888      	ldr	r0, [r1, #8]
 8006876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800687a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800687c:	6848      	ldr	r0, [r1, #4]
 800687e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006882:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006884:	6808      	ldr	r0, [r1, #0]
 8006886:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800688a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800688c:	6908      	ldr	r0, [r1, #16]
 800688e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006892:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006894:	6948      	ldr	r0, [r1, #20]
 8006896:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800689a:	4303      	orrs	r3, r0


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800689c:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800689e:	69c9      	ldr	r1, [r1, #28]
 80068a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068a4:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80068a6:	6811      	ldr	r1, [r2, #0]
 80068a8:	644b      	str	r3, [r1, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80068aa:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 80068ae:	4770      	bx	lr
  __HAL_LOCK(htim);
 80068b0:	2002      	movs	r0, #2
}
 80068b2:	4770      	bx	lr

080068b4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068b4:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b6:	f102 030c 	add.w	r3, r2, #12
 80068ba:	e853 3f00 	ldrex	r3, [r3]
 80068be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c2:	320c      	adds	r2, #12
 80068c4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80068c8:	6802      	ldr	r2, [r0, #0]
 80068ca:	2900      	cmp	r1, #0
 80068cc:	d1f2      	bne.n	80068b4 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ce:	f102 0314 	add.w	r3, r2, #20
 80068d2:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068da:	f102 0c14 	add.w	ip, r2, #20
 80068de:	e84c 3100 	strex	r1, r3, [ip]
 80068e2:	2900      	cmp	r1, #0
 80068e4:	d1f3      	bne.n	80068ce <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068e6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d10b      	bne.n	8006904 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ec:	f102 030c 	add.w	r3, r2, #12
 80068f0:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068f4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f8:	f102 0c0c 	add.w	ip, r2, #12
 80068fc:	e84c 3100 	strex	r1, r3, [ip]
 8006900:	2900      	cmp	r1, #0
 8006902:	d1f3      	bne.n	80068ec <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006904:	2320      	movs	r3, #32
 8006906:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800690a:	2300      	movs	r3, #0
 800690c:	6303      	str	r3, [r0, #48]	@ 0x30
}
 800690e:	4770      	bx	lr

08006910 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006910:	b510      	push	{r4, lr}
 8006912:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006914:	6803      	ldr	r3, [r0, #0]
 8006916:	68c1      	ldr	r1, [r0, #12]
 8006918:	691a      	ldr	r2, [r3, #16]
 800691a:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800691e:	430a      	orrs	r2, r1
 8006920:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006922:	6882      	ldr	r2, [r0, #8]
 8006924:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8006926:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006928:	4302      	orrs	r2, r0
 800692a:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800692c:	f421 51b0 	bic.w	r1, r1, #5632	@ 0x1600
 8006930:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006934:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8006936:	430a      	orrs	r2, r1
 8006938:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800693a:	695a      	ldr	r2, [r3, #20]
 800693c:	69a1      	ldr	r1, [r4, #24]
 800693e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006942:	430a      	orrs	r2, r1
 8006944:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006946:	4a0e      	ldr	r2, [pc, #56]	@ (8006980 <UART_SetConfig+0x70>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d115      	bne.n	8006978 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800694c:	f7ff fbdc 	bl	8006108 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006950:	2319      	movs	r3, #25
 8006952:	4343      	muls	r3, r0
 8006954:	6862      	ldr	r2, [r4, #4]
 8006956:	6820      	ldr	r0, [r4, #0]
 8006958:	0092      	lsls	r2, r2, #2
 800695a:	fbb3 f3f2 	udiv	r3, r3, r2
 800695e:	2264      	movs	r2, #100	@ 0x64
 8006960:	fbb3 f1f2 	udiv	r1, r3, r2
 8006964:	fb02 3311 	mls	r3, r2, r1, r3
 8006968:	011b      	lsls	r3, r3, #4
 800696a:	3332      	adds	r3, #50	@ 0x32
 800696c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006970:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8006974:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8006976:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8006978:	f7ff fbb6 	bl	80060e8 <HAL_RCC_GetPCLK1Freq>
 800697c:	e7e8      	b.n	8006950 <UART_SetConfig+0x40>
 800697e:	bf00      	nop
 8006980:	40013800 	.word	0x40013800

08006984 <HAL_UART_Init>:
{
 8006984:	b510      	push	{r4, lr}
  if (huart == NULL)
 8006986:	4604      	mov	r4, r0
 8006988:	b348      	cbz	r0, 80069de <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 800698a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800698e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006992:	b91b      	cbnz	r3, 800699c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8006994:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8006998:	f7fd fd04 	bl	80043a4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800699c:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800699e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80069a0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80069a4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80069a6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80069a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80069ac:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80069ae:	f7ff ffaf 	bl	8006910 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069b2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069b4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069b6:	691a      	ldr	r2, [r3, #16]
 80069b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069be:	695a      	ldr	r2, [r3, #20]
 80069c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069c4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80069c6:	68da      	ldr	r2, [r3, #12]
 80069c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069cc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80069ce:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069d0:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80069d2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80069d6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069da:	6360      	str	r0, [r4, #52]	@ 0x34
}
 80069dc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80069de:	2001      	movs	r0, #1
 80069e0:	e7fc      	b.n	80069dc <HAL_UART_Init+0x58>

080069e2 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80069e2:	4770      	bx	lr

080069e4 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 80069e4:	4770      	bx	lr

080069e6 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80069e6:	4770      	bx	lr

080069e8 <UART_DMAAbortOnError>:
{
 80069e8:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80069ea:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069ec:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 80069ee:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80069f0:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 80069f2:	f7ff fff8 	bl	80069e6 <HAL_UART_ErrorCallback>
}
 80069f6:	bd08      	pop	{r3, pc}

080069f8 <HAL_UARTEx_RxEventCallback>:
}
 80069f8:	4770      	bx	lr

080069fa <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80069fa:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80069fe:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a00:	2b22      	cmp	r3, #34	@ 0x22
 8006a02:	d142      	bne.n	8006a8a <UART_Receive_IT.isra.0+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a04:	6881      	ldr	r1, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a06:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a08:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a0c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a0e:	d13f      	bne.n	8006a90 <UART_Receive_IT.isra.0+0x96>
 8006a10:	6901      	ldr	r1, [r0, #16]
 8006a12:	2900      	cmp	r1, #0
 8006a14:	d13f      	bne.n	8006a96 <UART_Receive_IT.isra.0+0x9c>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a16:	6852      	ldr	r2, [r2, #4]
 8006a18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a1c:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8006a20:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8006a22:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 8006a24:	3b01      	subs	r3, #1
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d12d      	bne.n	8006a8a <UART_Receive_IT.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a2e:	6802      	ldr	r2, [r0, #0]
 8006a30:	68d1      	ldr	r1, [r2, #12]
 8006a32:	f021 0120 	bic.w	r1, r1, #32
 8006a36:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a38:	68d1      	ldr	r1, [r2, #12]
 8006a3a:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8006a3e:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006a40:	6951      	ldr	r1, [r2, #20]
 8006a42:	f021 0101 	bic.w	r1, r1, #1
 8006a46:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8006a48:	2220      	movs	r2, #32
 8006a4a:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a4e:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a50:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8006a52:	2a01      	cmp	r2, #1
 8006a54:	6802      	ldr	r2, [r0, #0]
 8006a56:	d128      	bne.n	8006aaa <UART_Receive_IT.isra.0+0xb0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a58:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5a:	f102 030c 	add.w	r3, r2, #12
 8006a5e:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a62:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	f102 0c0c 	add.w	ip, r2, #12
 8006a6a:	e84c 3100 	strex	r1, r3, [ip]
 8006a6e:	2900      	cmp	r1, #0
 8006a70:	d1f3      	bne.n	8006a5a <UART_Receive_IT.isra.0+0x60>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a72:	6813      	ldr	r3, [r2, #0]
 8006a74:	06db      	lsls	r3, r3, #27
 8006a76:	d505      	bpl.n	8006a84 <UART_Receive_IT.isra.0+0x8a>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a78:	9101      	str	r1, [sp, #4]
 8006a7a:	6813      	ldr	r3, [r2, #0]
 8006a7c:	9301      	str	r3, [sp, #4]
 8006a7e:	6853      	ldr	r3, [r2, #4]
 8006a80:	9301      	str	r3, [sp, #4]
 8006a82:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a84:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8006a86:	f7ff ffb7 	bl	80069f8 <HAL_UARTEx_RxEventCallback>
}
 8006a8a:	b003      	add	sp, #12
 8006a8c:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a90:	b939      	cbnz	r1, 8006aa2 <UART_Receive_IT.isra.0+0xa8>
 8006a92:	6901      	ldr	r1, [r0, #16]
 8006a94:	b929      	cbnz	r1, 8006aa2 <UART_Receive_IT.isra.0+0xa8>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a96:	6852      	ldr	r2, [r2, #4]
 8006a98:	b2d2      	uxtb	r2, r2
 8006a9a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8006a9c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	e7be      	b.n	8006a20 <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006aa2:	6852      	ldr	r2, [r2, #4]
 8006aa4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006aa8:	e7f7      	b.n	8006a9a <UART_Receive_IT.isra.0+0xa0>
        HAL_UART_RxCpltCallback(huart);
 8006aaa:	f7ff ff9b 	bl	80069e4 <HAL_UART_RxCpltCallback>
 8006aae:	e7ec      	b.n	8006a8a <UART_Receive_IT.isra.0+0x90>

08006ab0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ab0:	6803      	ldr	r3, [r0, #0]
{
 8006ab2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ab4:	681a      	ldr	r2, [r3, #0]
{
 8006ab6:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8006ab8:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006aba:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006abc:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8006abe:	d108      	bne.n	8006ad2 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ac0:	0696      	lsls	r6, r2, #26
 8006ac2:	d568      	bpl.n	8006b96 <HAL_UART_IRQHandler+0xe6>
 8006ac4:	068d      	lsls	r5, r1, #26
 8006ac6:	d566      	bpl.n	8006b96 <HAL_UART_IRQHandler+0xe6>
}
 8006ac8:	b002      	add	sp, #8
 8006aca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8006ace:	f7ff bf94 	b.w	80069fa <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006ad2:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ad6:	f401 7590 	and.w	r5, r1, #288	@ 0x120
 8006ada:	4305      	orrs	r5, r0
 8006adc:	d05b      	beq.n	8006b96 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ade:	07d6      	lsls	r6, r2, #31
 8006ae0:	d505      	bpl.n	8006aee <HAL_UART_IRQHandler+0x3e>
 8006ae2:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ae4:	bf42      	ittt	mi
 8006ae6:	6c63      	ldrmi	r3, [r4, #68]	@ 0x44
 8006ae8:	f043 0301 	orrmi.w	r3, r3, #1
 8006aec:	6463      	strmi	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006aee:	0753      	lsls	r3, r2, #29
 8006af0:	d504      	bpl.n	8006afc <HAL_UART_IRQHandler+0x4c>
 8006af2:	b118      	cbz	r0, 8006afc <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006af4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006af6:	f043 0302 	orr.w	r3, r3, #2
 8006afa:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006afc:	0796      	lsls	r6, r2, #30
 8006afe:	d504      	bpl.n	8006b0a <HAL_UART_IRQHandler+0x5a>
 8006b00:	b118      	cbz	r0, 8006b0a <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b02:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006b04:	f043 0304 	orr.w	r3, r3, #4
 8006b08:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006b0a:	0715      	lsls	r5, r2, #28
 8006b0c:	d507      	bpl.n	8006b1e <HAL_UART_IRQHandler+0x6e>
 8006b0e:	f001 0320 	and.w	r3, r1, #32
 8006b12:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b14:	bf1e      	ittt	ne
 8006b16:	6c63      	ldrne	r3, [r4, #68]	@ 0x44
 8006b18:	f043 0308 	orrne.w	r3, r3, #8
 8006b1c:	6463      	strne	r3, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b1e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d032      	beq.n	8006b8a <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b24:	0692      	lsls	r2, r2, #26
 8006b26:	d504      	bpl.n	8006b32 <HAL_UART_IRQHandler+0x82>
 8006b28:	068b      	lsls	r3, r1, #26
 8006b2a:	d502      	bpl.n	8006b32 <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	f7ff ff64 	bl	80069fa <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b32:	6826      	ldr	r6, [r4, #0]
        UART_EndRxTransfer(huart);
 8006b34:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b36:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b38:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b3e:	f002 0208 	and.w	r2, r2, #8
 8006b42:	ea53 0502 	orrs.w	r5, r3, r2
 8006b46:	d022      	beq.n	8006b8e <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 8006b48:	f7ff feb4 	bl	80068b4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b4c:	6973      	ldr	r3, [r6, #20]
 8006b4e:	065e      	lsls	r6, r3, #25
 8006b50:	d518      	bpl.n	8006b84 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b52:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b54:	f102 0314 	add.w	r3, r2, #20
 8006b58:	e853 3f00 	ldrex	r3, [r3]
 8006b5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b60:	3214      	adds	r2, #20
 8006b62:	e842 3100 	strex	r1, r3, [r2]
 8006b66:	2900      	cmp	r1, #0
 8006b68:	d1f3      	bne.n	8006b52 <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 8006b6a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8006b6c:	b150      	cbz	r0, 8006b84 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b6e:	4b74      	ldr	r3, [pc, #464]	@ (8006d40 <HAL_UART_IRQHandler+0x290>)
 8006b70:	6343      	str	r3, [r0, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b72:	f7fd fe57 	bl	8004824 <HAL_DMA_Abort_IT>
 8006b76:	b140      	cbz	r0, 8006b8a <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b78:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8006b7a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
}
 8006b7c:	b002      	add	sp, #8
 8006b7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b82:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8006b84:	4620      	mov	r0, r4
 8006b86:	f7ff ff2e 	bl	80069e6 <HAL_UART_ErrorCallback>
}
 8006b8a:	b002      	add	sp, #8
 8006b8c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8006b8e:	f7ff ff2a 	bl	80069e6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b92:	6465      	str	r5, [r4, #68]	@ 0x44
 8006b94:	e7f9      	b.n	8006b8a <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b96:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8006b98:	2801      	cmp	r0, #1
 8006b9a:	f040 8094 	bne.w	8006cc6 <HAL_UART_IRQHandler+0x216>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006b9e:	06d5      	lsls	r5, r2, #27
 8006ba0:	f140 8091 	bpl.w	8006cc6 <HAL_UART_IRQHandler+0x216>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006ba4:	06c8      	lsls	r0, r1, #27
 8006ba6:	f140 808e 	bpl.w	8006cc6 <HAL_UART_IRQHandler+0x216>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006baa:	2200      	movs	r2, #0
 8006bac:	9201      	str	r2, [sp, #4]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	9201      	str	r2, [sp, #4]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	9201      	str	r2, [sp, #4]
 8006bb6:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bb8:	695a      	ldr	r2, [r3, #20]
 8006bba:	0652      	lsls	r2, r2, #25
 8006bbc:	d54d      	bpl.n	8006c5a <HAL_UART_IRQHandler+0x1aa>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006bbe:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8006bc0:	680a      	ldr	r2, [r1, #0]
 8006bc2:	6852      	ldr	r2, [r2, #4]
 8006bc4:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8006bc6:	2a00      	cmp	r2, #0
 8006bc8:	d0df      	beq.n	8006b8a <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006bca:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
 8006bcc:	4290      	cmp	r0, r2
 8006bce:	d9dc      	bls.n	8006b8a <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 8006bd0:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006bd2:	698a      	ldr	r2, [r1, #24]
 8006bd4:	2a20      	cmp	r2, #32
 8006bd6:	d036      	beq.n	8006c46 <HAL_UART_IRQHandler+0x196>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd8:	f103 020c 	add.w	r2, r3, #12
 8006bdc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006be0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be4:	f103 000c 	add.w	r0, r3, #12
 8006be8:	e840 2100 	strex	r1, r2, [r0]
 8006bec:	2900      	cmp	r1, #0
 8006bee:	d1f3      	bne.n	8006bd8 <HAL_UART_IRQHandler+0x128>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf0:	f103 0214 	add.w	r2, r3, #20
 8006bf4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bf8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfc:	f103 0014 	add.w	r0, r3, #20
 8006c00:	e840 2100 	strex	r1, r2, [r0]
 8006c04:	2900      	cmp	r1, #0
 8006c06:	d1f3      	bne.n	8006bf0 <HAL_UART_IRQHandler+0x140>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c08:	f103 0214 	add.w	r2, r3, #20
 8006c0c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c14:	f103 0014 	add.w	r0, r3, #20
 8006c18:	e840 2100 	strex	r1, r2, [r0]
 8006c1c:	2900      	cmp	r1, #0
 8006c1e:	d1f3      	bne.n	8006c08 <HAL_UART_IRQHandler+0x158>
          huart->RxState = HAL_UART_STATE_READY;
 8006c20:	2220      	movs	r2, #32
 8006c22:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c26:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c28:	f103 020c 	add.w	r2, r3, #12
 8006c2c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c30:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c34:	f103 000c 	add.w	r0, r3, #12
 8006c38:	e840 2100 	strex	r1, r2, [r0]
 8006c3c:	2900      	cmp	r1, #0
 8006c3e:	d1f3      	bne.n	8006c28 <HAL_UART_IRQHandler+0x178>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c40:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8006c42:	f7fd fdcf 	bl	80047e4 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c46:	2302      	movs	r3, #2
 8006c48:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c4a:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8006c4c:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8006c4e:	1ac9      	subs	r1, r1, r3
 8006c50:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c52:	4620      	mov	r0, r4
 8006c54:	f7ff fed0 	bl	80069f8 <HAL_UARTEx_RxEventCallback>
 8006c58:	e797      	b.n	8006b8a <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c5a:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 8006c5c:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c5e:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 8006c60:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c62:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 8006c64:	2800      	cmp	r0, #0
 8006c66:	d090      	beq.n	8006b8a <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c68:	1a89      	subs	r1, r1, r2
 8006c6a:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8006c6c:	2900      	cmp	r1, #0
 8006c6e:	d08c      	beq.n	8006b8a <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c70:	f103 020c 	add.w	r2, r3, #12
 8006c74:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c78:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c7c:	f103 050c 	add.w	r5, r3, #12
 8006c80:	e845 2000 	strex	r0, r2, [r5]
 8006c84:	2800      	cmp	r0, #0
 8006c86:	d1f3      	bne.n	8006c70 <HAL_UART_IRQHandler+0x1c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c88:	f103 0214 	add.w	r2, r3, #20
 8006c8c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c90:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c94:	f103 0514 	add.w	r5, r3, #20
 8006c98:	e845 2000 	strex	r0, r2, [r5]
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d1f3      	bne.n	8006c88 <HAL_UART_IRQHandler+0x1d8>
        huart->RxState = HAL_UART_STATE_READY;
 8006ca0:	2220      	movs	r2, #32
 8006ca2:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ca6:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca8:	f103 020c 	add.w	r2, r3, #12
 8006cac:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cb0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb4:	f103 050c 	add.w	r5, r3, #12
 8006cb8:	e845 2000 	strex	r0, r2, [r5]
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	d1f3      	bne.n	8006ca8 <HAL_UART_IRQHandler+0x1f8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cc0:	2302      	movs	r3, #2
 8006cc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8006cc4:	e7c5      	b.n	8006c52 <HAL_UART_IRQHandler+0x1a2>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006cc6:	0616      	lsls	r6, r2, #24
 8006cc8:	d528      	bpl.n	8006d1c <HAL_UART_IRQHandler+0x26c>
 8006cca:	060d      	lsls	r5, r1, #24
 8006ccc:	d526      	bpl.n	8006d1c <HAL_UART_IRQHandler+0x26c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006cce:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8006cd2:	2a21      	cmp	r2, #33	@ 0x21
 8006cd4:	f47f af59 	bne.w	8006b8a <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cd8:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006cda:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cdc:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006ce0:	d117      	bne.n	8006d12 <HAL_UART_IRQHandler+0x262>
 8006ce2:	6921      	ldr	r1, [r4, #16]
 8006ce4:	b9a9      	cbnz	r1, 8006d12 <HAL_UART_IRQHandler+0x262>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ce6:	f832 1b02 	ldrh.w	r1, [r2], #2
 8006cea:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8006cee:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006cf0:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8006cf2:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8006cf4:	3a01      	subs	r2, #1
 8006cf6:	b292      	uxth	r2, r2
 8006cf8:	84e2      	strh	r2, [r4, #38]	@ 0x26
 8006cfa:	2a00      	cmp	r2, #0
 8006cfc:	f47f af45 	bne.w	8006b8a <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006d00:	68da      	ldr	r2, [r3, #12]
 8006d02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d06:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006d08:	68da      	ldr	r2, [r3, #12]
 8006d0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d0e:	60da      	str	r2, [r3, #12]
 8006d10:	e73b      	b.n	8006b8a <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d12:	1c51      	adds	r1, r2, #1
 8006d14:	6221      	str	r1, [r4, #32]
 8006d16:	7812      	ldrb	r2, [r2, #0]
 8006d18:	605a      	str	r2, [r3, #4]
 8006d1a:	e7ea      	b.n	8006cf2 <HAL_UART_IRQHandler+0x242>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d1c:	0650      	lsls	r0, r2, #25
 8006d1e:	f57f af34 	bpl.w	8006b8a <HAL_UART_IRQHandler+0xda>
 8006d22:	064a      	lsls	r2, r1, #25
 8006d24:	f57f af31 	bpl.w	8006b8a <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d28:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8006d2a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d30:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006d32:	2320      	movs	r3, #32
 8006d34:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8006d38:	f7ff fe53 	bl	80069e2 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8006d3c:	e725      	b.n	8006b8a <HAL_UART_IRQHandler+0xda>
 8006d3e:	bf00      	nop
 8006d40:	080069e9 	.word	0x080069e9

08006d44 <__cvt>:
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d4a:	461d      	mov	r5, r3
 8006d4c:	bfbb      	ittet	lt
 8006d4e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006d52:	461d      	movlt	r5, r3
 8006d54:	2300      	movge	r3, #0
 8006d56:	232d      	movlt	r3, #45	@ 0x2d
 8006d58:	b088      	sub	sp, #32
 8006d5a:	4614      	mov	r4, r2
 8006d5c:	bfb8      	it	lt
 8006d5e:	4614      	movlt	r4, r2
 8006d60:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006d62:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006d64:	7013      	strb	r3, [r2, #0]
 8006d66:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d68:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006d6c:	f023 0820 	bic.w	r8, r3, #32
 8006d70:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d74:	d005      	beq.n	8006d82 <__cvt+0x3e>
 8006d76:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006d7a:	d100      	bne.n	8006d7e <__cvt+0x3a>
 8006d7c:	3601      	adds	r6, #1
 8006d7e:	2302      	movs	r3, #2
 8006d80:	e000      	b.n	8006d84 <__cvt+0x40>
 8006d82:	2303      	movs	r3, #3
 8006d84:	aa07      	add	r2, sp, #28
 8006d86:	9204      	str	r2, [sp, #16]
 8006d88:	aa06      	add	r2, sp, #24
 8006d8a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006d8e:	e9cd 3600 	strd	r3, r6, [sp]
 8006d92:	4622      	mov	r2, r4
 8006d94:	462b      	mov	r3, r5
 8006d96:	f000 fe7f 	bl	8007a98 <_dtoa_r>
 8006d9a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006d9e:	4607      	mov	r7, r0
 8006da0:	d119      	bne.n	8006dd6 <__cvt+0x92>
 8006da2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006da4:	07db      	lsls	r3, r3, #31
 8006da6:	d50e      	bpl.n	8006dc6 <__cvt+0x82>
 8006da8:	eb00 0906 	add.w	r9, r0, r6
 8006dac:	2200      	movs	r2, #0
 8006dae:	2300      	movs	r3, #0
 8006db0:	4620      	mov	r0, r4
 8006db2:	4629      	mov	r1, r5
 8006db4:	f7f9 fdf8 	bl	80009a8 <__aeabi_dcmpeq>
 8006db8:	b108      	cbz	r0, 8006dbe <__cvt+0x7a>
 8006dba:	f8cd 901c 	str.w	r9, [sp, #28]
 8006dbe:	2230      	movs	r2, #48	@ 0x30
 8006dc0:	9b07      	ldr	r3, [sp, #28]
 8006dc2:	454b      	cmp	r3, r9
 8006dc4:	d31e      	bcc.n	8006e04 <__cvt+0xc0>
 8006dc6:	4638      	mov	r0, r7
 8006dc8:	9b07      	ldr	r3, [sp, #28]
 8006dca:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006dcc:	1bdb      	subs	r3, r3, r7
 8006dce:	6013      	str	r3, [r2, #0]
 8006dd0:	b008      	add	sp, #32
 8006dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006dda:	eb00 0906 	add.w	r9, r0, r6
 8006dde:	d1e5      	bne.n	8006dac <__cvt+0x68>
 8006de0:	7803      	ldrb	r3, [r0, #0]
 8006de2:	2b30      	cmp	r3, #48	@ 0x30
 8006de4:	d10a      	bne.n	8006dfc <__cvt+0xb8>
 8006de6:	2200      	movs	r2, #0
 8006de8:	2300      	movs	r3, #0
 8006dea:	4620      	mov	r0, r4
 8006dec:	4629      	mov	r1, r5
 8006dee:	f7f9 fddb 	bl	80009a8 <__aeabi_dcmpeq>
 8006df2:	b918      	cbnz	r0, 8006dfc <__cvt+0xb8>
 8006df4:	f1c6 0601 	rsb	r6, r6, #1
 8006df8:	f8ca 6000 	str.w	r6, [sl]
 8006dfc:	f8da 3000 	ldr.w	r3, [sl]
 8006e00:	4499      	add	r9, r3
 8006e02:	e7d3      	b.n	8006dac <__cvt+0x68>
 8006e04:	1c59      	adds	r1, r3, #1
 8006e06:	9107      	str	r1, [sp, #28]
 8006e08:	701a      	strb	r2, [r3, #0]
 8006e0a:	e7d9      	b.n	8006dc0 <__cvt+0x7c>

08006e0c <__exponent>:
 8006e0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e0e:	2900      	cmp	r1, #0
 8006e10:	bfb6      	itet	lt
 8006e12:	232d      	movlt	r3, #45	@ 0x2d
 8006e14:	232b      	movge	r3, #43	@ 0x2b
 8006e16:	4249      	neglt	r1, r1
 8006e18:	2909      	cmp	r1, #9
 8006e1a:	7002      	strb	r2, [r0, #0]
 8006e1c:	7043      	strb	r3, [r0, #1]
 8006e1e:	dd29      	ble.n	8006e74 <__exponent+0x68>
 8006e20:	f10d 0307 	add.w	r3, sp, #7
 8006e24:	461d      	mov	r5, r3
 8006e26:	270a      	movs	r7, #10
 8006e28:	fbb1 f6f7 	udiv	r6, r1, r7
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	fb07 1416 	mls	r4, r7, r6, r1
 8006e32:	3430      	adds	r4, #48	@ 0x30
 8006e34:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006e38:	460c      	mov	r4, r1
 8006e3a:	2c63      	cmp	r4, #99	@ 0x63
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e42:	dcf1      	bgt.n	8006e28 <__exponent+0x1c>
 8006e44:	3130      	adds	r1, #48	@ 0x30
 8006e46:	1e94      	subs	r4, r2, #2
 8006e48:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006e4c:	4623      	mov	r3, r4
 8006e4e:	1c41      	adds	r1, r0, #1
 8006e50:	42ab      	cmp	r3, r5
 8006e52:	d30a      	bcc.n	8006e6a <__exponent+0x5e>
 8006e54:	f10d 0309 	add.w	r3, sp, #9
 8006e58:	1a9b      	subs	r3, r3, r2
 8006e5a:	42ac      	cmp	r4, r5
 8006e5c:	bf88      	it	hi
 8006e5e:	2300      	movhi	r3, #0
 8006e60:	3302      	adds	r3, #2
 8006e62:	4403      	add	r3, r0
 8006e64:	1a18      	subs	r0, r3, r0
 8006e66:	b003      	add	sp, #12
 8006e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e6a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006e6e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006e72:	e7ed      	b.n	8006e50 <__exponent+0x44>
 8006e74:	2330      	movs	r3, #48	@ 0x30
 8006e76:	3130      	adds	r1, #48	@ 0x30
 8006e78:	7083      	strb	r3, [r0, #2]
 8006e7a:	70c1      	strb	r1, [r0, #3]
 8006e7c:	1d03      	adds	r3, r0, #4
 8006e7e:	e7f1      	b.n	8006e64 <__exponent+0x58>

08006e80 <_printf_float>:
 8006e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e84:	b091      	sub	sp, #68	@ 0x44
 8006e86:	460c      	mov	r4, r1
 8006e88:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006e8c:	4616      	mov	r6, r2
 8006e8e:	461f      	mov	r7, r3
 8006e90:	4605      	mov	r5, r0
 8006e92:	f000 fcf1 	bl	8007878 <_localeconv_r>
 8006e96:	6803      	ldr	r3, [r0, #0]
 8006e98:	4618      	mov	r0, r3
 8006e9a:	9308      	str	r3, [sp, #32]
 8006e9c:	f7f9 f958 	bl	8000150 <strlen>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	930e      	str	r3, [sp, #56]	@ 0x38
 8006ea4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ea8:	9009      	str	r0, [sp, #36]	@ 0x24
 8006eaa:	3307      	adds	r3, #7
 8006eac:	f023 0307 	bic.w	r3, r3, #7
 8006eb0:	f103 0208 	add.w	r2, r3, #8
 8006eb4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006eb8:	f8d4 b000 	ldr.w	fp, [r4]
 8006ebc:	f8c8 2000 	str.w	r2, [r8]
 8006ec0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ec4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006ec8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006eca:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006ece:	f04f 32ff 	mov.w	r2, #4294967295
 8006ed2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ed6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006eda:	4b9c      	ldr	r3, [pc, #624]	@ (800714c <_printf_float+0x2cc>)
 8006edc:	f7f9 fd96 	bl	8000a0c <__aeabi_dcmpun>
 8006ee0:	bb70      	cbnz	r0, 8006f40 <_printf_float+0xc0>
 8006ee2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8006eea:	4b98      	ldr	r3, [pc, #608]	@ (800714c <_printf_float+0x2cc>)
 8006eec:	f7f9 fd70 	bl	80009d0 <__aeabi_dcmple>
 8006ef0:	bb30      	cbnz	r0, 8006f40 <_printf_float+0xc0>
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	4640      	mov	r0, r8
 8006ef8:	4649      	mov	r1, r9
 8006efa:	f7f9 fd5f 	bl	80009bc <__aeabi_dcmplt>
 8006efe:	b110      	cbz	r0, 8006f06 <_printf_float+0x86>
 8006f00:	232d      	movs	r3, #45	@ 0x2d
 8006f02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f06:	4a92      	ldr	r2, [pc, #584]	@ (8007150 <_printf_float+0x2d0>)
 8006f08:	4b92      	ldr	r3, [pc, #584]	@ (8007154 <_printf_float+0x2d4>)
 8006f0a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006f0e:	bf94      	ite	ls
 8006f10:	4690      	movls	r8, r2
 8006f12:	4698      	movhi	r8, r3
 8006f14:	2303      	movs	r3, #3
 8006f16:	f04f 0900 	mov.w	r9, #0
 8006f1a:	6123      	str	r3, [r4, #16]
 8006f1c:	f02b 0304 	bic.w	r3, fp, #4
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	4633      	mov	r3, r6
 8006f24:	4621      	mov	r1, r4
 8006f26:	4628      	mov	r0, r5
 8006f28:	9700      	str	r7, [sp, #0]
 8006f2a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006f2c:	f000 f9d4 	bl	80072d8 <_printf_common>
 8006f30:	3001      	adds	r0, #1
 8006f32:	f040 8090 	bne.w	8007056 <_printf_float+0x1d6>
 8006f36:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3a:	b011      	add	sp, #68	@ 0x44
 8006f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f40:	4642      	mov	r2, r8
 8006f42:	464b      	mov	r3, r9
 8006f44:	4640      	mov	r0, r8
 8006f46:	4649      	mov	r1, r9
 8006f48:	f7f9 fd60 	bl	8000a0c <__aeabi_dcmpun>
 8006f4c:	b148      	cbz	r0, 8006f62 <_printf_float+0xe2>
 8006f4e:	464b      	mov	r3, r9
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	bfb8      	it	lt
 8006f54:	232d      	movlt	r3, #45	@ 0x2d
 8006f56:	4a80      	ldr	r2, [pc, #512]	@ (8007158 <_printf_float+0x2d8>)
 8006f58:	bfb8      	it	lt
 8006f5a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006f5e:	4b7f      	ldr	r3, [pc, #508]	@ (800715c <_printf_float+0x2dc>)
 8006f60:	e7d3      	b.n	8006f0a <_printf_float+0x8a>
 8006f62:	6863      	ldr	r3, [r4, #4]
 8006f64:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	d13f      	bne.n	8006fec <_printf_float+0x16c>
 8006f6c:	2306      	movs	r3, #6
 8006f6e:	6063      	str	r3, [r4, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006f76:	6023      	str	r3, [r4, #0]
 8006f78:	9206      	str	r2, [sp, #24]
 8006f7a:	aa0e      	add	r2, sp, #56	@ 0x38
 8006f7c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006f80:	aa0d      	add	r2, sp, #52	@ 0x34
 8006f82:	9203      	str	r2, [sp, #12]
 8006f84:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006f88:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006f8c:	6863      	ldr	r3, [r4, #4]
 8006f8e:	4642      	mov	r2, r8
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	4628      	mov	r0, r5
 8006f94:	464b      	mov	r3, r9
 8006f96:	910a      	str	r1, [sp, #40]	@ 0x28
 8006f98:	f7ff fed4 	bl	8006d44 <__cvt>
 8006f9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f9e:	4680      	mov	r8, r0
 8006fa0:	2947      	cmp	r1, #71	@ 0x47
 8006fa2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006fa4:	d128      	bne.n	8006ff8 <_printf_float+0x178>
 8006fa6:	1cc8      	adds	r0, r1, #3
 8006fa8:	db02      	blt.n	8006fb0 <_printf_float+0x130>
 8006faa:	6863      	ldr	r3, [r4, #4]
 8006fac:	4299      	cmp	r1, r3
 8006fae:	dd40      	ble.n	8007032 <_printf_float+0x1b2>
 8006fb0:	f1aa 0a02 	sub.w	sl, sl, #2
 8006fb4:	fa5f fa8a 	uxtb.w	sl, sl
 8006fb8:	4652      	mov	r2, sl
 8006fba:	3901      	subs	r1, #1
 8006fbc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006fc0:	910d      	str	r1, [sp, #52]	@ 0x34
 8006fc2:	f7ff ff23 	bl	8006e0c <__exponent>
 8006fc6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006fc8:	4681      	mov	r9, r0
 8006fca:	1813      	adds	r3, r2, r0
 8006fcc:	2a01      	cmp	r2, #1
 8006fce:	6123      	str	r3, [r4, #16]
 8006fd0:	dc02      	bgt.n	8006fd8 <_printf_float+0x158>
 8006fd2:	6822      	ldr	r2, [r4, #0]
 8006fd4:	07d2      	lsls	r2, r2, #31
 8006fd6:	d501      	bpl.n	8006fdc <_printf_float+0x15c>
 8006fd8:	3301      	adds	r3, #1
 8006fda:	6123      	str	r3, [r4, #16]
 8006fdc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d09e      	beq.n	8006f22 <_printf_float+0xa2>
 8006fe4:	232d      	movs	r3, #45	@ 0x2d
 8006fe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fea:	e79a      	b.n	8006f22 <_printf_float+0xa2>
 8006fec:	2947      	cmp	r1, #71	@ 0x47
 8006fee:	d1bf      	bne.n	8006f70 <_printf_float+0xf0>
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1bd      	bne.n	8006f70 <_printf_float+0xf0>
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	e7ba      	b.n	8006f6e <_printf_float+0xee>
 8006ff8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ffc:	d9dc      	bls.n	8006fb8 <_printf_float+0x138>
 8006ffe:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007002:	d118      	bne.n	8007036 <_printf_float+0x1b6>
 8007004:	2900      	cmp	r1, #0
 8007006:	6863      	ldr	r3, [r4, #4]
 8007008:	dd0b      	ble.n	8007022 <_printf_float+0x1a2>
 800700a:	6121      	str	r1, [r4, #16]
 800700c:	b913      	cbnz	r3, 8007014 <_printf_float+0x194>
 800700e:	6822      	ldr	r2, [r4, #0]
 8007010:	07d0      	lsls	r0, r2, #31
 8007012:	d502      	bpl.n	800701a <_printf_float+0x19a>
 8007014:	3301      	adds	r3, #1
 8007016:	440b      	add	r3, r1
 8007018:	6123      	str	r3, [r4, #16]
 800701a:	f04f 0900 	mov.w	r9, #0
 800701e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007020:	e7dc      	b.n	8006fdc <_printf_float+0x15c>
 8007022:	b913      	cbnz	r3, 800702a <_printf_float+0x1aa>
 8007024:	6822      	ldr	r2, [r4, #0]
 8007026:	07d2      	lsls	r2, r2, #31
 8007028:	d501      	bpl.n	800702e <_printf_float+0x1ae>
 800702a:	3302      	adds	r3, #2
 800702c:	e7f4      	b.n	8007018 <_printf_float+0x198>
 800702e:	2301      	movs	r3, #1
 8007030:	e7f2      	b.n	8007018 <_printf_float+0x198>
 8007032:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007036:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007038:	4299      	cmp	r1, r3
 800703a:	db05      	blt.n	8007048 <_printf_float+0x1c8>
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	6121      	str	r1, [r4, #16]
 8007040:	07d8      	lsls	r0, r3, #31
 8007042:	d5ea      	bpl.n	800701a <_printf_float+0x19a>
 8007044:	1c4b      	adds	r3, r1, #1
 8007046:	e7e7      	b.n	8007018 <_printf_float+0x198>
 8007048:	2900      	cmp	r1, #0
 800704a:	bfcc      	ite	gt
 800704c:	2201      	movgt	r2, #1
 800704e:	f1c1 0202 	rsble	r2, r1, #2
 8007052:	4413      	add	r3, r2
 8007054:	e7e0      	b.n	8007018 <_printf_float+0x198>
 8007056:	6823      	ldr	r3, [r4, #0]
 8007058:	055a      	lsls	r2, r3, #21
 800705a:	d407      	bmi.n	800706c <_printf_float+0x1ec>
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	4642      	mov	r2, r8
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	d12b      	bne.n	80070c2 <_printf_float+0x242>
 800706a:	e764      	b.n	8006f36 <_printf_float+0xb6>
 800706c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007070:	f240 80dc 	bls.w	800722c <_printf_float+0x3ac>
 8007074:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007078:	2200      	movs	r2, #0
 800707a:	2300      	movs	r3, #0
 800707c:	f7f9 fc94 	bl	80009a8 <__aeabi_dcmpeq>
 8007080:	2800      	cmp	r0, #0
 8007082:	d033      	beq.n	80070ec <_printf_float+0x26c>
 8007084:	2301      	movs	r3, #1
 8007086:	4631      	mov	r1, r6
 8007088:	4628      	mov	r0, r5
 800708a:	4a35      	ldr	r2, [pc, #212]	@ (8007160 <_printf_float+0x2e0>)
 800708c:	47b8      	blx	r7
 800708e:	3001      	adds	r0, #1
 8007090:	f43f af51 	beq.w	8006f36 <_printf_float+0xb6>
 8007094:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007098:	4543      	cmp	r3, r8
 800709a:	db02      	blt.n	80070a2 <_printf_float+0x222>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	07d8      	lsls	r0, r3, #31
 80070a0:	d50f      	bpl.n	80070c2 <_printf_float+0x242>
 80070a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80070a6:	4631      	mov	r1, r6
 80070a8:	4628      	mov	r0, r5
 80070aa:	47b8      	blx	r7
 80070ac:	3001      	adds	r0, #1
 80070ae:	f43f af42 	beq.w	8006f36 <_printf_float+0xb6>
 80070b2:	f04f 0900 	mov.w	r9, #0
 80070b6:	f108 38ff 	add.w	r8, r8, #4294967295
 80070ba:	f104 0a1a 	add.w	sl, r4, #26
 80070be:	45c8      	cmp	r8, r9
 80070c0:	dc09      	bgt.n	80070d6 <_printf_float+0x256>
 80070c2:	6823      	ldr	r3, [r4, #0]
 80070c4:	079b      	lsls	r3, r3, #30
 80070c6:	f100 8102 	bmi.w	80072ce <_printf_float+0x44e>
 80070ca:	68e0      	ldr	r0, [r4, #12]
 80070cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070ce:	4298      	cmp	r0, r3
 80070d0:	bfb8      	it	lt
 80070d2:	4618      	movlt	r0, r3
 80070d4:	e731      	b.n	8006f3a <_printf_float+0xba>
 80070d6:	2301      	movs	r3, #1
 80070d8:	4652      	mov	r2, sl
 80070da:	4631      	mov	r1, r6
 80070dc:	4628      	mov	r0, r5
 80070de:	47b8      	blx	r7
 80070e0:	3001      	adds	r0, #1
 80070e2:	f43f af28 	beq.w	8006f36 <_printf_float+0xb6>
 80070e6:	f109 0901 	add.w	r9, r9, #1
 80070ea:	e7e8      	b.n	80070be <_printf_float+0x23e>
 80070ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	dc38      	bgt.n	8007164 <_printf_float+0x2e4>
 80070f2:	2301      	movs	r3, #1
 80070f4:	4631      	mov	r1, r6
 80070f6:	4628      	mov	r0, r5
 80070f8:	4a19      	ldr	r2, [pc, #100]	@ (8007160 <_printf_float+0x2e0>)
 80070fa:	47b8      	blx	r7
 80070fc:	3001      	adds	r0, #1
 80070fe:	f43f af1a 	beq.w	8006f36 <_printf_float+0xb6>
 8007102:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007106:	ea59 0303 	orrs.w	r3, r9, r3
 800710a:	d102      	bne.n	8007112 <_printf_float+0x292>
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	07d9      	lsls	r1, r3, #31
 8007110:	d5d7      	bpl.n	80070c2 <_printf_float+0x242>
 8007112:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007116:	4631      	mov	r1, r6
 8007118:	4628      	mov	r0, r5
 800711a:	47b8      	blx	r7
 800711c:	3001      	adds	r0, #1
 800711e:	f43f af0a 	beq.w	8006f36 <_printf_float+0xb6>
 8007122:	f04f 0a00 	mov.w	sl, #0
 8007126:	f104 0b1a 	add.w	fp, r4, #26
 800712a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800712c:	425b      	negs	r3, r3
 800712e:	4553      	cmp	r3, sl
 8007130:	dc01      	bgt.n	8007136 <_printf_float+0x2b6>
 8007132:	464b      	mov	r3, r9
 8007134:	e793      	b.n	800705e <_printf_float+0x1de>
 8007136:	2301      	movs	r3, #1
 8007138:	465a      	mov	r2, fp
 800713a:	4631      	mov	r1, r6
 800713c:	4628      	mov	r0, r5
 800713e:	47b8      	blx	r7
 8007140:	3001      	adds	r0, #1
 8007142:	f43f aef8 	beq.w	8006f36 <_printf_float+0xb6>
 8007146:	f10a 0a01 	add.w	sl, sl, #1
 800714a:	e7ee      	b.n	800712a <_printf_float+0x2aa>
 800714c:	7fefffff 	.word	0x7fefffff
 8007150:	0800ba0d 	.word	0x0800ba0d
 8007154:	0800ba11 	.word	0x0800ba11
 8007158:	0800ba15 	.word	0x0800ba15
 800715c:	0800ba19 	.word	0x0800ba19
 8007160:	0800ba1d 	.word	0x0800ba1d
 8007164:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007166:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800716a:	4553      	cmp	r3, sl
 800716c:	bfa8      	it	ge
 800716e:	4653      	movge	r3, sl
 8007170:	2b00      	cmp	r3, #0
 8007172:	4699      	mov	r9, r3
 8007174:	dc36      	bgt.n	80071e4 <_printf_float+0x364>
 8007176:	f04f 0b00 	mov.w	fp, #0
 800717a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800717e:	f104 021a 	add.w	r2, r4, #26
 8007182:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007184:	930a      	str	r3, [sp, #40]	@ 0x28
 8007186:	eba3 0309 	sub.w	r3, r3, r9
 800718a:	455b      	cmp	r3, fp
 800718c:	dc31      	bgt.n	80071f2 <_printf_float+0x372>
 800718e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007190:	459a      	cmp	sl, r3
 8007192:	dc3a      	bgt.n	800720a <_printf_float+0x38a>
 8007194:	6823      	ldr	r3, [r4, #0]
 8007196:	07da      	lsls	r2, r3, #31
 8007198:	d437      	bmi.n	800720a <_printf_float+0x38a>
 800719a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800719c:	ebaa 0903 	sub.w	r9, sl, r3
 80071a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071a2:	ebaa 0303 	sub.w	r3, sl, r3
 80071a6:	4599      	cmp	r9, r3
 80071a8:	bfa8      	it	ge
 80071aa:	4699      	movge	r9, r3
 80071ac:	f1b9 0f00 	cmp.w	r9, #0
 80071b0:	dc33      	bgt.n	800721a <_printf_float+0x39a>
 80071b2:	f04f 0800 	mov.w	r8, #0
 80071b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071ba:	f104 0b1a 	add.w	fp, r4, #26
 80071be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071c0:	ebaa 0303 	sub.w	r3, sl, r3
 80071c4:	eba3 0309 	sub.w	r3, r3, r9
 80071c8:	4543      	cmp	r3, r8
 80071ca:	f77f af7a 	ble.w	80070c2 <_printf_float+0x242>
 80071ce:	2301      	movs	r3, #1
 80071d0:	465a      	mov	r2, fp
 80071d2:	4631      	mov	r1, r6
 80071d4:	4628      	mov	r0, r5
 80071d6:	47b8      	blx	r7
 80071d8:	3001      	adds	r0, #1
 80071da:	f43f aeac 	beq.w	8006f36 <_printf_float+0xb6>
 80071de:	f108 0801 	add.w	r8, r8, #1
 80071e2:	e7ec      	b.n	80071be <_printf_float+0x33e>
 80071e4:	4642      	mov	r2, r8
 80071e6:	4631      	mov	r1, r6
 80071e8:	4628      	mov	r0, r5
 80071ea:	47b8      	blx	r7
 80071ec:	3001      	adds	r0, #1
 80071ee:	d1c2      	bne.n	8007176 <_printf_float+0x2f6>
 80071f0:	e6a1      	b.n	8006f36 <_printf_float+0xb6>
 80071f2:	2301      	movs	r3, #1
 80071f4:	4631      	mov	r1, r6
 80071f6:	4628      	mov	r0, r5
 80071f8:	920a      	str	r2, [sp, #40]	@ 0x28
 80071fa:	47b8      	blx	r7
 80071fc:	3001      	adds	r0, #1
 80071fe:	f43f ae9a 	beq.w	8006f36 <_printf_float+0xb6>
 8007202:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007204:	f10b 0b01 	add.w	fp, fp, #1
 8007208:	e7bb      	b.n	8007182 <_printf_float+0x302>
 800720a:	4631      	mov	r1, r6
 800720c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007210:	4628      	mov	r0, r5
 8007212:	47b8      	blx	r7
 8007214:	3001      	adds	r0, #1
 8007216:	d1c0      	bne.n	800719a <_printf_float+0x31a>
 8007218:	e68d      	b.n	8006f36 <_printf_float+0xb6>
 800721a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800721c:	464b      	mov	r3, r9
 800721e:	4631      	mov	r1, r6
 8007220:	4628      	mov	r0, r5
 8007222:	4442      	add	r2, r8
 8007224:	47b8      	blx	r7
 8007226:	3001      	adds	r0, #1
 8007228:	d1c3      	bne.n	80071b2 <_printf_float+0x332>
 800722a:	e684      	b.n	8006f36 <_printf_float+0xb6>
 800722c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007230:	f1ba 0f01 	cmp.w	sl, #1
 8007234:	dc01      	bgt.n	800723a <_printf_float+0x3ba>
 8007236:	07db      	lsls	r3, r3, #31
 8007238:	d536      	bpl.n	80072a8 <_printf_float+0x428>
 800723a:	2301      	movs	r3, #1
 800723c:	4642      	mov	r2, r8
 800723e:	4631      	mov	r1, r6
 8007240:	4628      	mov	r0, r5
 8007242:	47b8      	blx	r7
 8007244:	3001      	adds	r0, #1
 8007246:	f43f ae76 	beq.w	8006f36 <_printf_float+0xb6>
 800724a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800724e:	4631      	mov	r1, r6
 8007250:	4628      	mov	r0, r5
 8007252:	47b8      	blx	r7
 8007254:	3001      	adds	r0, #1
 8007256:	f43f ae6e 	beq.w	8006f36 <_printf_float+0xb6>
 800725a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800725e:	2200      	movs	r2, #0
 8007260:	2300      	movs	r3, #0
 8007262:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007266:	f7f9 fb9f 	bl	80009a8 <__aeabi_dcmpeq>
 800726a:	b9c0      	cbnz	r0, 800729e <_printf_float+0x41e>
 800726c:	4653      	mov	r3, sl
 800726e:	f108 0201 	add.w	r2, r8, #1
 8007272:	4631      	mov	r1, r6
 8007274:	4628      	mov	r0, r5
 8007276:	47b8      	blx	r7
 8007278:	3001      	adds	r0, #1
 800727a:	d10c      	bne.n	8007296 <_printf_float+0x416>
 800727c:	e65b      	b.n	8006f36 <_printf_float+0xb6>
 800727e:	2301      	movs	r3, #1
 8007280:	465a      	mov	r2, fp
 8007282:	4631      	mov	r1, r6
 8007284:	4628      	mov	r0, r5
 8007286:	47b8      	blx	r7
 8007288:	3001      	adds	r0, #1
 800728a:	f43f ae54 	beq.w	8006f36 <_printf_float+0xb6>
 800728e:	f108 0801 	add.w	r8, r8, #1
 8007292:	45d0      	cmp	r8, sl
 8007294:	dbf3      	blt.n	800727e <_printf_float+0x3fe>
 8007296:	464b      	mov	r3, r9
 8007298:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800729c:	e6e0      	b.n	8007060 <_printf_float+0x1e0>
 800729e:	f04f 0800 	mov.w	r8, #0
 80072a2:	f104 0b1a 	add.w	fp, r4, #26
 80072a6:	e7f4      	b.n	8007292 <_printf_float+0x412>
 80072a8:	2301      	movs	r3, #1
 80072aa:	4642      	mov	r2, r8
 80072ac:	e7e1      	b.n	8007272 <_printf_float+0x3f2>
 80072ae:	2301      	movs	r3, #1
 80072b0:	464a      	mov	r2, r9
 80072b2:	4631      	mov	r1, r6
 80072b4:	4628      	mov	r0, r5
 80072b6:	47b8      	blx	r7
 80072b8:	3001      	adds	r0, #1
 80072ba:	f43f ae3c 	beq.w	8006f36 <_printf_float+0xb6>
 80072be:	f108 0801 	add.w	r8, r8, #1
 80072c2:	68e3      	ldr	r3, [r4, #12]
 80072c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80072c6:	1a5b      	subs	r3, r3, r1
 80072c8:	4543      	cmp	r3, r8
 80072ca:	dcf0      	bgt.n	80072ae <_printf_float+0x42e>
 80072cc:	e6fd      	b.n	80070ca <_printf_float+0x24a>
 80072ce:	f04f 0800 	mov.w	r8, #0
 80072d2:	f104 0919 	add.w	r9, r4, #25
 80072d6:	e7f4      	b.n	80072c2 <_printf_float+0x442>

080072d8 <_printf_common>:
 80072d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072dc:	4616      	mov	r6, r2
 80072de:	4698      	mov	r8, r3
 80072e0:	688a      	ldr	r2, [r1, #8]
 80072e2:	690b      	ldr	r3, [r1, #16]
 80072e4:	4607      	mov	r7, r0
 80072e6:	4293      	cmp	r3, r2
 80072e8:	bfb8      	it	lt
 80072ea:	4613      	movlt	r3, r2
 80072ec:	6033      	str	r3, [r6, #0]
 80072ee:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072f2:	460c      	mov	r4, r1
 80072f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072f8:	b10a      	cbz	r2, 80072fe <_printf_common+0x26>
 80072fa:	3301      	adds	r3, #1
 80072fc:	6033      	str	r3, [r6, #0]
 80072fe:	6823      	ldr	r3, [r4, #0]
 8007300:	0699      	lsls	r1, r3, #26
 8007302:	bf42      	ittt	mi
 8007304:	6833      	ldrmi	r3, [r6, #0]
 8007306:	3302      	addmi	r3, #2
 8007308:	6033      	strmi	r3, [r6, #0]
 800730a:	6825      	ldr	r5, [r4, #0]
 800730c:	f015 0506 	ands.w	r5, r5, #6
 8007310:	d106      	bne.n	8007320 <_printf_common+0x48>
 8007312:	f104 0a19 	add.w	sl, r4, #25
 8007316:	68e3      	ldr	r3, [r4, #12]
 8007318:	6832      	ldr	r2, [r6, #0]
 800731a:	1a9b      	subs	r3, r3, r2
 800731c:	42ab      	cmp	r3, r5
 800731e:	dc2b      	bgt.n	8007378 <_printf_common+0xa0>
 8007320:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007324:	6822      	ldr	r2, [r4, #0]
 8007326:	3b00      	subs	r3, #0
 8007328:	bf18      	it	ne
 800732a:	2301      	movne	r3, #1
 800732c:	0692      	lsls	r2, r2, #26
 800732e:	d430      	bmi.n	8007392 <_printf_common+0xba>
 8007330:	4641      	mov	r1, r8
 8007332:	4638      	mov	r0, r7
 8007334:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007338:	47c8      	blx	r9
 800733a:	3001      	adds	r0, #1
 800733c:	d023      	beq.n	8007386 <_printf_common+0xae>
 800733e:	6823      	ldr	r3, [r4, #0]
 8007340:	6922      	ldr	r2, [r4, #16]
 8007342:	f003 0306 	and.w	r3, r3, #6
 8007346:	2b04      	cmp	r3, #4
 8007348:	bf14      	ite	ne
 800734a:	2500      	movne	r5, #0
 800734c:	6833      	ldreq	r3, [r6, #0]
 800734e:	f04f 0600 	mov.w	r6, #0
 8007352:	bf08      	it	eq
 8007354:	68e5      	ldreq	r5, [r4, #12]
 8007356:	f104 041a 	add.w	r4, r4, #26
 800735a:	bf08      	it	eq
 800735c:	1aed      	subeq	r5, r5, r3
 800735e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007362:	bf08      	it	eq
 8007364:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007368:	4293      	cmp	r3, r2
 800736a:	bfc4      	itt	gt
 800736c:	1a9b      	subgt	r3, r3, r2
 800736e:	18ed      	addgt	r5, r5, r3
 8007370:	42b5      	cmp	r5, r6
 8007372:	d11a      	bne.n	80073aa <_printf_common+0xd2>
 8007374:	2000      	movs	r0, #0
 8007376:	e008      	b.n	800738a <_printf_common+0xb2>
 8007378:	2301      	movs	r3, #1
 800737a:	4652      	mov	r2, sl
 800737c:	4641      	mov	r1, r8
 800737e:	4638      	mov	r0, r7
 8007380:	47c8      	blx	r9
 8007382:	3001      	adds	r0, #1
 8007384:	d103      	bne.n	800738e <_printf_common+0xb6>
 8007386:	f04f 30ff 	mov.w	r0, #4294967295
 800738a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800738e:	3501      	adds	r5, #1
 8007390:	e7c1      	b.n	8007316 <_printf_common+0x3e>
 8007392:	2030      	movs	r0, #48	@ 0x30
 8007394:	18e1      	adds	r1, r4, r3
 8007396:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800739a:	1c5a      	adds	r2, r3, #1
 800739c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80073a0:	4422      	add	r2, r4
 80073a2:	3302      	adds	r3, #2
 80073a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073a8:	e7c2      	b.n	8007330 <_printf_common+0x58>
 80073aa:	2301      	movs	r3, #1
 80073ac:	4622      	mov	r2, r4
 80073ae:	4641      	mov	r1, r8
 80073b0:	4638      	mov	r0, r7
 80073b2:	47c8      	blx	r9
 80073b4:	3001      	adds	r0, #1
 80073b6:	d0e6      	beq.n	8007386 <_printf_common+0xae>
 80073b8:	3601      	adds	r6, #1
 80073ba:	e7d9      	b.n	8007370 <_printf_common+0x98>

080073bc <_printf_i>:
 80073bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073c0:	7e0f      	ldrb	r7, [r1, #24]
 80073c2:	4691      	mov	r9, r2
 80073c4:	2f78      	cmp	r7, #120	@ 0x78
 80073c6:	4680      	mov	r8, r0
 80073c8:	460c      	mov	r4, r1
 80073ca:	469a      	mov	sl, r3
 80073cc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80073d2:	d807      	bhi.n	80073e4 <_printf_i+0x28>
 80073d4:	2f62      	cmp	r7, #98	@ 0x62
 80073d6:	d80a      	bhi.n	80073ee <_printf_i+0x32>
 80073d8:	2f00      	cmp	r7, #0
 80073da:	f000 80d3 	beq.w	8007584 <_printf_i+0x1c8>
 80073de:	2f58      	cmp	r7, #88	@ 0x58
 80073e0:	f000 80ba 	beq.w	8007558 <_printf_i+0x19c>
 80073e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073ec:	e03a      	b.n	8007464 <_printf_i+0xa8>
 80073ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073f2:	2b15      	cmp	r3, #21
 80073f4:	d8f6      	bhi.n	80073e4 <_printf_i+0x28>
 80073f6:	a101      	add	r1, pc, #4	@ (adr r1, 80073fc <_printf_i+0x40>)
 80073f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073fc:	08007455 	.word	0x08007455
 8007400:	08007469 	.word	0x08007469
 8007404:	080073e5 	.word	0x080073e5
 8007408:	080073e5 	.word	0x080073e5
 800740c:	080073e5 	.word	0x080073e5
 8007410:	080073e5 	.word	0x080073e5
 8007414:	08007469 	.word	0x08007469
 8007418:	080073e5 	.word	0x080073e5
 800741c:	080073e5 	.word	0x080073e5
 8007420:	080073e5 	.word	0x080073e5
 8007424:	080073e5 	.word	0x080073e5
 8007428:	0800756b 	.word	0x0800756b
 800742c:	08007493 	.word	0x08007493
 8007430:	08007525 	.word	0x08007525
 8007434:	080073e5 	.word	0x080073e5
 8007438:	080073e5 	.word	0x080073e5
 800743c:	0800758d 	.word	0x0800758d
 8007440:	080073e5 	.word	0x080073e5
 8007444:	08007493 	.word	0x08007493
 8007448:	080073e5 	.word	0x080073e5
 800744c:	080073e5 	.word	0x080073e5
 8007450:	0800752d 	.word	0x0800752d
 8007454:	6833      	ldr	r3, [r6, #0]
 8007456:	1d1a      	adds	r2, r3, #4
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	6032      	str	r2, [r6, #0]
 800745c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007460:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007464:	2301      	movs	r3, #1
 8007466:	e09e      	b.n	80075a6 <_printf_i+0x1ea>
 8007468:	6833      	ldr	r3, [r6, #0]
 800746a:	6820      	ldr	r0, [r4, #0]
 800746c:	1d19      	adds	r1, r3, #4
 800746e:	6031      	str	r1, [r6, #0]
 8007470:	0606      	lsls	r6, r0, #24
 8007472:	d501      	bpl.n	8007478 <_printf_i+0xbc>
 8007474:	681d      	ldr	r5, [r3, #0]
 8007476:	e003      	b.n	8007480 <_printf_i+0xc4>
 8007478:	0645      	lsls	r5, r0, #25
 800747a:	d5fb      	bpl.n	8007474 <_printf_i+0xb8>
 800747c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007480:	2d00      	cmp	r5, #0
 8007482:	da03      	bge.n	800748c <_printf_i+0xd0>
 8007484:	232d      	movs	r3, #45	@ 0x2d
 8007486:	426d      	negs	r5, r5
 8007488:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800748c:	230a      	movs	r3, #10
 800748e:	4859      	ldr	r0, [pc, #356]	@ (80075f4 <_printf_i+0x238>)
 8007490:	e011      	b.n	80074b6 <_printf_i+0xfa>
 8007492:	6821      	ldr	r1, [r4, #0]
 8007494:	6833      	ldr	r3, [r6, #0]
 8007496:	0608      	lsls	r0, r1, #24
 8007498:	f853 5b04 	ldr.w	r5, [r3], #4
 800749c:	d402      	bmi.n	80074a4 <_printf_i+0xe8>
 800749e:	0649      	lsls	r1, r1, #25
 80074a0:	bf48      	it	mi
 80074a2:	b2ad      	uxthmi	r5, r5
 80074a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80074a6:	6033      	str	r3, [r6, #0]
 80074a8:	bf14      	ite	ne
 80074aa:	230a      	movne	r3, #10
 80074ac:	2308      	moveq	r3, #8
 80074ae:	4851      	ldr	r0, [pc, #324]	@ (80075f4 <_printf_i+0x238>)
 80074b0:	2100      	movs	r1, #0
 80074b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074b6:	6866      	ldr	r6, [r4, #4]
 80074b8:	2e00      	cmp	r6, #0
 80074ba:	bfa8      	it	ge
 80074bc:	6821      	ldrge	r1, [r4, #0]
 80074be:	60a6      	str	r6, [r4, #8]
 80074c0:	bfa4      	itt	ge
 80074c2:	f021 0104 	bicge.w	r1, r1, #4
 80074c6:	6021      	strge	r1, [r4, #0]
 80074c8:	b90d      	cbnz	r5, 80074ce <_printf_i+0x112>
 80074ca:	2e00      	cmp	r6, #0
 80074cc:	d04b      	beq.n	8007566 <_printf_i+0x1aa>
 80074ce:	4616      	mov	r6, r2
 80074d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80074d4:	fb03 5711 	mls	r7, r3, r1, r5
 80074d8:	5dc7      	ldrb	r7, [r0, r7]
 80074da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074de:	462f      	mov	r7, r5
 80074e0:	42bb      	cmp	r3, r7
 80074e2:	460d      	mov	r5, r1
 80074e4:	d9f4      	bls.n	80074d0 <_printf_i+0x114>
 80074e6:	2b08      	cmp	r3, #8
 80074e8:	d10b      	bne.n	8007502 <_printf_i+0x146>
 80074ea:	6823      	ldr	r3, [r4, #0]
 80074ec:	07df      	lsls	r7, r3, #31
 80074ee:	d508      	bpl.n	8007502 <_printf_i+0x146>
 80074f0:	6923      	ldr	r3, [r4, #16]
 80074f2:	6861      	ldr	r1, [r4, #4]
 80074f4:	4299      	cmp	r1, r3
 80074f6:	bfde      	ittt	le
 80074f8:	2330      	movle	r3, #48	@ 0x30
 80074fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007502:	1b92      	subs	r2, r2, r6
 8007504:	6122      	str	r2, [r4, #16]
 8007506:	464b      	mov	r3, r9
 8007508:	4621      	mov	r1, r4
 800750a:	4640      	mov	r0, r8
 800750c:	f8cd a000 	str.w	sl, [sp]
 8007510:	aa03      	add	r2, sp, #12
 8007512:	f7ff fee1 	bl	80072d8 <_printf_common>
 8007516:	3001      	adds	r0, #1
 8007518:	d14a      	bne.n	80075b0 <_printf_i+0x1f4>
 800751a:	f04f 30ff 	mov.w	r0, #4294967295
 800751e:	b004      	add	sp, #16
 8007520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	f043 0320 	orr.w	r3, r3, #32
 800752a:	6023      	str	r3, [r4, #0]
 800752c:	2778      	movs	r7, #120	@ 0x78
 800752e:	4832      	ldr	r0, [pc, #200]	@ (80075f8 <_printf_i+0x23c>)
 8007530:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	6831      	ldr	r1, [r6, #0]
 8007538:	061f      	lsls	r7, r3, #24
 800753a:	f851 5b04 	ldr.w	r5, [r1], #4
 800753e:	d402      	bmi.n	8007546 <_printf_i+0x18a>
 8007540:	065f      	lsls	r7, r3, #25
 8007542:	bf48      	it	mi
 8007544:	b2ad      	uxthmi	r5, r5
 8007546:	6031      	str	r1, [r6, #0]
 8007548:	07d9      	lsls	r1, r3, #31
 800754a:	bf44      	itt	mi
 800754c:	f043 0320 	orrmi.w	r3, r3, #32
 8007550:	6023      	strmi	r3, [r4, #0]
 8007552:	b11d      	cbz	r5, 800755c <_printf_i+0x1a0>
 8007554:	2310      	movs	r3, #16
 8007556:	e7ab      	b.n	80074b0 <_printf_i+0xf4>
 8007558:	4826      	ldr	r0, [pc, #152]	@ (80075f4 <_printf_i+0x238>)
 800755a:	e7e9      	b.n	8007530 <_printf_i+0x174>
 800755c:	6823      	ldr	r3, [r4, #0]
 800755e:	f023 0320 	bic.w	r3, r3, #32
 8007562:	6023      	str	r3, [r4, #0]
 8007564:	e7f6      	b.n	8007554 <_printf_i+0x198>
 8007566:	4616      	mov	r6, r2
 8007568:	e7bd      	b.n	80074e6 <_printf_i+0x12a>
 800756a:	6833      	ldr	r3, [r6, #0]
 800756c:	6825      	ldr	r5, [r4, #0]
 800756e:	1d18      	adds	r0, r3, #4
 8007570:	6961      	ldr	r1, [r4, #20]
 8007572:	6030      	str	r0, [r6, #0]
 8007574:	062e      	lsls	r6, r5, #24
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	d501      	bpl.n	800757e <_printf_i+0x1c2>
 800757a:	6019      	str	r1, [r3, #0]
 800757c:	e002      	b.n	8007584 <_printf_i+0x1c8>
 800757e:	0668      	lsls	r0, r5, #25
 8007580:	d5fb      	bpl.n	800757a <_printf_i+0x1be>
 8007582:	8019      	strh	r1, [r3, #0]
 8007584:	2300      	movs	r3, #0
 8007586:	4616      	mov	r6, r2
 8007588:	6123      	str	r3, [r4, #16]
 800758a:	e7bc      	b.n	8007506 <_printf_i+0x14a>
 800758c:	6833      	ldr	r3, [r6, #0]
 800758e:	2100      	movs	r1, #0
 8007590:	1d1a      	adds	r2, r3, #4
 8007592:	6032      	str	r2, [r6, #0]
 8007594:	681e      	ldr	r6, [r3, #0]
 8007596:	6862      	ldr	r2, [r4, #4]
 8007598:	4630      	mov	r0, r6
 800759a:	f000 f9e4 	bl	8007966 <memchr>
 800759e:	b108      	cbz	r0, 80075a4 <_printf_i+0x1e8>
 80075a0:	1b80      	subs	r0, r0, r6
 80075a2:	6060      	str	r0, [r4, #4]
 80075a4:	6863      	ldr	r3, [r4, #4]
 80075a6:	6123      	str	r3, [r4, #16]
 80075a8:	2300      	movs	r3, #0
 80075aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075ae:	e7aa      	b.n	8007506 <_printf_i+0x14a>
 80075b0:	4632      	mov	r2, r6
 80075b2:	4649      	mov	r1, r9
 80075b4:	4640      	mov	r0, r8
 80075b6:	6923      	ldr	r3, [r4, #16]
 80075b8:	47d0      	blx	sl
 80075ba:	3001      	adds	r0, #1
 80075bc:	d0ad      	beq.n	800751a <_printf_i+0x15e>
 80075be:	6823      	ldr	r3, [r4, #0]
 80075c0:	079b      	lsls	r3, r3, #30
 80075c2:	d413      	bmi.n	80075ec <_printf_i+0x230>
 80075c4:	68e0      	ldr	r0, [r4, #12]
 80075c6:	9b03      	ldr	r3, [sp, #12]
 80075c8:	4298      	cmp	r0, r3
 80075ca:	bfb8      	it	lt
 80075cc:	4618      	movlt	r0, r3
 80075ce:	e7a6      	b.n	800751e <_printf_i+0x162>
 80075d0:	2301      	movs	r3, #1
 80075d2:	4632      	mov	r2, r6
 80075d4:	4649      	mov	r1, r9
 80075d6:	4640      	mov	r0, r8
 80075d8:	47d0      	blx	sl
 80075da:	3001      	adds	r0, #1
 80075dc:	d09d      	beq.n	800751a <_printf_i+0x15e>
 80075de:	3501      	adds	r5, #1
 80075e0:	68e3      	ldr	r3, [r4, #12]
 80075e2:	9903      	ldr	r1, [sp, #12]
 80075e4:	1a5b      	subs	r3, r3, r1
 80075e6:	42ab      	cmp	r3, r5
 80075e8:	dcf2      	bgt.n	80075d0 <_printf_i+0x214>
 80075ea:	e7eb      	b.n	80075c4 <_printf_i+0x208>
 80075ec:	2500      	movs	r5, #0
 80075ee:	f104 0619 	add.w	r6, r4, #25
 80075f2:	e7f5      	b.n	80075e0 <_printf_i+0x224>
 80075f4:	0800ba1f 	.word	0x0800ba1f
 80075f8:	0800ba30 	.word	0x0800ba30

080075fc <std>:
 80075fc:	2300      	movs	r3, #0
 80075fe:	b510      	push	{r4, lr}
 8007600:	4604      	mov	r4, r0
 8007602:	e9c0 3300 	strd	r3, r3, [r0]
 8007606:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800760a:	6083      	str	r3, [r0, #8]
 800760c:	8181      	strh	r1, [r0, #12]
 800760e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007610:	81c2      	strh	r2, [r0, #14]
 8007612:	6183      	str	r3, [r0, #24]
 8007614:	4619      	mov	r1, r3
 8007616:	2208      	movs	r2, #8
 8007618:	305c      	adds	r0, #92	@ 0x5c
 800761a:	f000 f924 	bl	8007866 <memset>
 800761e:	4b0d      	ldr	r3, [pc, #52]	@ (8007654 <std+0x58>)
 8007620:	6224      	str	r4, [r4, #32]
 8007622:	6263      	str	r3, [r4, #36]	@ 0x24
 8007624:	4b0c      	ldr	r3, [pc, #48]	@ (8007658 <std+0x5c>)
 8007626:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007628:	4b0c      	ldr	r3, [pc, #48]	@ (800765c <std+0x60>)
 800762a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800762c:	4b0c      	ldr	r3, [pc, #48]	@ (8007660 <std+0x64>)
 800762e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007630:	4b0c      	ldr	r3, [pc, #48]	@ (8007664 <std+0x68>)
 8007632:	429c      	cmp	r4, r3
 8007634:	d006      	beq.n	8007644 <std+0x48>
 8007636:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800763a:	4294      	cmp	r4, r2
 800763c:	d002      	beq.n	8007644 <std+0x48>
 800763e:	33d0      	adds	r3, #208	@ 0xd0
 8007640:	429c      	cmp	r4, r3
 8007642:	d105      	bne.n	8007650 <std+0x54>
 8007644:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800764c:	f000 b988 	b.w	8007960 <__retarget_lock_init_recursive>
 8007650:	bd10      	pop	{r4, pc}
 8007652:	bf00      	nop
 8007654:	080077c1 	.word	0x080077c1
 8007658:	080077e3 	.word	0x080077e3
 800765c:	0800781b 	.word	0x0800781b
 8007660:	0800783f 	.word	0x0800783f
 8007664:	20000538 	.word	0x20000538

08007668 <stdio_exit_handler>:
 8007668:	4a02      	ldr	r2, [pc, #8]	@ (8007674 <stdio_exit_handler+0xc>)
 800766a:	4903      	ldr	r1, [pc, #12]	@ (8007678 <stdio_exit_handler+0x10>)
 800766c:	4803      	ldr	r0, [pc, #12]	@ (800767c <stdio_exit_handler+0x14>)
 800766e:	f000 b869 	b.w	8007744 <_fwalk_sglue>
 8007672:	bf00      	nop
 8007674:	20000060 	.word	0x20000060
 8007678:	080092d5 	.word	0x080092d5
 800767c:	20000070 	.word	0x20000070

08007680 <cleanup_stdio>:
 8007680:	6841      	ldr	r1, [r0, #4]
 8007682:	4b0c      	ldr	r3, [pc, #48]	@ (80076b4 <cleanup_stdio+0x34>)
 8007684:	b510      	push	{r4, lr}
 8007686:	4299      	cmp	r1, r3
 8007688:	4604      	mov	r4, r0
 800768a:	d001      	beq.n	8007690 <cleanup_stdio+0x10>
 800768c:	f001 fe22 	bl	80092d4 <_fflush_r>
 8007690:	68a1      	ldr	r1, [r4, #8]
 8007692:	4b09      	ldr	r3, [pc, #36]	@ (80076b8 <cleanup_stdio+0x38>)
 8007694:	4299      	cmp	r1, r3
 8007696:	d002      	beq.n	800769e <cleanup_stdio+0x1e>
 8007698:	4620      	mov	r0, r4
 800769a:	f001 fe1b 	bl	80092d4 <_fflush_r>
 800769e:	68e1      	ldr	r1, [r4, #12]
 80076a0:	4b06      	ldr	r3, [pc, #24]	@ (80076bc <cleanup_stdio+0x3c>)
 80076a2:	4299      	cmp	r1, r3
 80076a4:	d004      	beq.n	80076b0 <cleanup_stdio+0x30>
 80076a6:	4620      	mov	r0, r4
 80076a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076ac:	f001 be12 	b.w	80092d4 <_fflush_r>
 80076b0:	bd10      	pop	{r4, pc}
 80076b2:	bf00      	nop
 80076b4:	20000538 	.word	0x20000538
 80076b8:	200005a0 	.word	0x200005a0
 80076bc:	20000608 	.word	0x20000608

080076c0 <global_stdio_init.part.0>:
 80076c0:	b510      	push	{r4, lr}
 80076c2:	4b0b      	ldr	r3, [pc, #44]	@ (80076f0 <global_stdio_init.part.0+0x30>)
 80076c4:	4c0b      	ldr	r4, [pc, #44]	@ (80076f4 <global_stdio_init.part.0+0x34>)
 80076c6:	4a0c      	ldr	r2, [pc, #48]	@ (80076f8 <global_stdio_init.part.0+0x38>)
 80076c8:	4620      	mov	r0, r4
 80076ca:	601a      	str	r2, [r3, #0]
 80076cc:	2104      	movs	r1, #4
 80076ce:	2200      	movs	r2, #0
 80076d0:	f7ff ff94 	bl	80075fc <std>
 80076d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80076d8:	2201      	movs	r2, #1
 80076da:	2109      	movs	r1, #9
 80076dc:	f7ff ff8e 	bl	80075fc <std>
 80076e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80076e4:	2202      	movs	r2, #2
 80076e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076ea:	2112      	movs	r1, #18
 80076ec:	f7ff bf86 	b.w	80075fc <std>
 80076f0:	20000670 	.word	0x20000670
 80076f4:	20000538 	.word	0x20000538
 80076f8:	08007669 	.word	0x08007669

080076fc <__sfp_lock_acquire>:
 80076fc:	4801      	ldr	r0, [pc, #4]	@ (8007704 <__sfp_lock_acquire+0x8>)
 80076fe:	f000 b930 	b.w	8007962 <__retarget_lock_acquire_recursive>
 8007702:	bf00      	nop
 8007704:	20000679 	.word	0x20000679

08007708 <__sfp_lock_release>:
 8007708:	4801      	ldr	r0, [pc, #4]	@ (8007710 <__sfp_lock_release+0x8>)
 800770a:	f000 b92b 	b.w	8007964 <__retarget_lock_release_recursive>
 800770e:	bf00      	nop
 8007710:	20000679 	.word	0x20000679

08007714 <__sinit>:
 8007714:	b510      	push	{r4, lr}
 8007716:	4604      	mov	r4, r0
 8007718:	f7ff fff0 	bl	80076fc <__sfp_lock_acquire>
 800771c:	6a23      	ldr	r3, [r4, #32]
 800771e:	b11b      	cbz	r3, 8007728 <__sinit+0x14>
 8007720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007724:	f7ff bff0 	b.w	8007708 <__sfp_lock_release>
 8007728:	4b04      	ldr	r3, [pc, #16]	@ (800773c <__sinit+0x28>)
 800772a:	6223      	str	r3, [r4, #32]
 800772c:	4b04      	ldr	r3, [pc, #16]	@ (8007740 <__sinit+0x2c>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1f5      	bne.n	8007720 <__sinit+0xc>
 8007734:	f7ff ffc4 	bl	80076c0 <global_stdio_init.part.0>
 8007738:	e7f2      	b.n	8007720 <__sinit+0xc>
 800773a:	bf00      	nop
 800773c:	08007681 	.word	0x08007681
 8007740:	20000670 	.word	0x20000670

08007744 <_fwalk_sglue>:
 8007744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007748:	4607      	mov	r7, r0
 800774a:	4688      	mov	r8, r1
 800774c:	4614      	mov	r4, r2
 800774e:	2600      	movs	r6, #0
 8007750:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007754:	f1b9 0901 	subs.w	r9, r9, #1
 8007758:	d505      	bpl.n	8007766 <_fwalk_sglue+0x22>
 800775a:	6824      	ldr	r4, [r4, #0]
 800775c:	2c00      	cmp	r4, #0
 800775e:	d1f7      	bne.n	8007750 <_fwalk_sglue+0xc>
 8007760:	4630      	mov	r0, r6
 8007762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007766:	89ab      	ldrh	r3, [r5, #12]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d907      	bls.n	800777c <_fwalk_sglue+0x38>
 800776c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007770:	3301      	adds	r3, #1
 8007772:	d003      	beq.n	800777c <_fwalk_sglue+0x38>
 8007774:	4629      	mov	r1, r5
 8007776:	4638      	mov	r0, r7
 8007778:	47c0      	blx	r8
 800777a:	4306      	orrs	r6, r0
 800777c:	3568      	adds	r5, #104	@ 0x68
 800777e:	e7e9      	b.n	8007754 <_fwalk_sglue+0x10>

08007780 <siprintf>:
 8007780:	b40e      	push	{r1, r2, r3}
 8007782:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007786:	b500      	push	{lr}
 8007788:	b09c      	sub	sp, #112	@ 0x70
 800778a:	ab1d      	add	r3, sp, #116	@ 0x74
 800778c:	9002      	str	r0, [sp, #8]
 800778e:	9006      	str	r0, [sp, #24]
 8007790:	9107      	str	r1, [sp, #28]
 8007792:	9104      	str	r1, [sp, #16]
 8007794:	4808      	ldr	r0, [pc, #32]	@ (80077b8 <siprintf+0x38>)
 8007796:	4909      	ldr	r1, [pc, #36]	@ (80077bc <siprintf+0x3c>)
 8007798:	f853 2b04 	ldr.w	r2, [r3], #4
 800779c:	9105      	str	r1, [sp, #20]
 800779e:	6800      	ldr	r0, [r0, #0]
 80077a0:	a902      	add	r1, sp, #8
 80077a2:	9301      	str	r3, [sp, #4]
 80077a4:	f001 fc1a 	bl	8008fdc <_svfiprintf_r>
 80077a8:	2200      	movs	r2, #0
 80077aa:	9b02      	ldr	r3, [sp, #8]
 80077ac:	701a      	strb	r2, [r3, #0]
 80077ae:	b01c      	add	sp, #112	@ 0x70
 80077b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80077b4:	b003      	add	sp, #12
 80077b6:	4770      	bx	lr
 80077b8:	2000006c 	.word	0x2000006c
 80077bc:	ffff0208 	.word	0xffff0208

080077c0 <__sread>:
 80077c0:	b510      	push	{r4, lr}
 80077c2:	460c      	mov	r4, r1
 80077c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077c8:	f000 f87c 	bl	80078c4 <_read_r>
 80077cc:	2800      	cmp	r0, #0
 80077ce:	bfab      	itete	ge
 80077d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80077d2:	89a3      	ldrhlt	r3, [r4, #12]
 80077d4:	181b      	addge	r3, r3, r0
 80077d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80077da:	bfac      	ite	ge
 80077dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80077de:	81a3      	strhlt	r3, [r4, #12]
 80077e0:	bd10      	pop	{r4, pc}

080077e2 <__swrite>:
 80077e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077e6:	461f      	mov	r7, r3
 80077e8:	898b      	ldrh	r3, [r1, #12]
 80077ea:	4605      	mov	r5, r0
 80077ec:	05db      	lsls	r3, r3, #23
 80077ee:	460c      	mov	r4, r1
 80077f0:	4616      	mov	r6, r2
 80077f2:	d505      	bpl.n	8007800 <__swrite+0x1e>
 80077f4:	2302      	movs	r3, #2
 80077f6:	2200      	movs	r2, #0
 80077f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077fc:	f000 f850 	bl	80078a0 <_lseek_r>
 8007800:	89a3      	ldrh	r3, [r4, #12]
 8007802:	4632      	mov	r2, r6
 8007804:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007808:	81a3      	strh	r3, [r4, #12]
 800780a:	4628      	mov	r0, r5
 800780c:	463b      	mov	r3, r7
 800780e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007812:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007816:	f000 b867 	b.w	80078e8 <_write_r>

0800781a <__sseek>:
 800781a:	b510      	push	{r4, lr}
 800781c:	460c      	mov	r4, r1
 800781e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007822:	f000 f83d 	bl	80078a0 <_lseek_r>
 8007826:	1c43      	adds	r3, r0, #1
 8007828:	89a3      	ldrh	r3, [r4, #12]
 800782a:	bf15      	itete	ne
 800782c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800782e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007832:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007836:	81a3      	strheq	r3, [r4, #12]
 8007838:	bf18      	it	ne
 800783a:	81a3      	strhne	r3, [r4, #12]
 800783c:	bd10      	pop	{r4, pc}

0800783e <__sclose>:
 800783e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007842:	f000 b81d 	b.w	8007880 <_close_r>

08007846 <memcmp>:
 8007846:	b510      	push	{r4, lr}
 8007848:	3901      	subs	r1, #1
 800784a:	4402      	add	r2, r0
 800784c:	4290      	cmp	r0, r2
 800784e:	d101      	bne.n	8007854 <memcmp+0xe>
 8007850:	2000      	movs	r0, #0
 8007852:	e005      	b.n	8007860 <memcmp+0x1a>
 8007854:	7803      	ldrb	r3, [r0, #0]
 8007856:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800785a:	42a3      	cmp	r3, r4
 800785c:	d001      	beq.n	8007862 <memcmp+0x1c>
 800785e:	1b18      	subs	r0, r3, r4
 8007860:	bd10      	pop	{r4, pc}
 8007862:	3001      	adds	r0, #1
 8007864:	e7f2      	b.n	800784c <memcmp+0x6>

08007866 <memset>:
 8007866:	4603      	mov	r3, r0
 8007868:	4402      	add	r2, r0
 800786a:	4293      	cmp	r3, r2
 800786c:	d100      	bne.n	8007870 <memset+0xa>
 800786e:	4770      	bx	lr
 8007870:	f803 1b01 	strb.w	r1, [r3], #1
 8007874:	e7f9      	b.n	800786a <memset+0x4>
	...

08007878 <_localeconv_r>:
 8007878:	4800      	ldr	r0, [pc, #0]	@ (800787c <_localeconv_r+0x4>)
 800787a:	4770      	bx	lr
 800787c:	200001ac 	.word	0x200001ac

08007880 <_close_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	2300      	movs	r3, #0
 8007884:	4d05      	ldr	r5, [pc, #20]	@ (800789c <_close_r+0x1c>)
 8007886:	4604      	mov	r4, r0
 8007888:	4608      	mov	r0, r1
 800788a:	602b      	str	r3, [r5, #0]
 800788c:	f7fc fe65 	bl	800455a <_close>
 8007890:	1c43      	adds	r3, r0, #1
 8007892:	d102      	bne.n	800789a <_close_r+0x1a>
 8007894:	682b      	ldr	r3, [r5, #0]
 8007896:	b103      	cbz	r3, 800789a <_close_r+0x1a>
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	bd38      	pop	{r3, r4, r5, pc}
 800789c:	20000674 	.word	0x20000674

080078a0 <_lseek_r>:
 80078a0:	b538      	push	{r3, r4, r5, lr}
 80078a2:	4604      	mov	r4, r0
 80078a4:	4608      	mov	r0, r1
 80078a6:	4611      	mov	r1, r2
 80078a8:	2200      	movs	r2, #0
 80078aa:	4d05      	ldr	r5, [pc, #20]	@ (80078c0 <_lseek_r+0x20>)
 80078ac:	602a      	str	r2, [r5, #0]
 80078ae:	461a      	mov	r2, r3
 80078b0:	f7fc fe5d 	bl	800456e <_lseek>
 80078b4:	1c43      	adds	r3, r0, #1
 80078b6:	d102      	bne.n	80078be <_lseek_r+0x1e>
 80078b8:	682b      	ldr	r3, [r5, #0]
 80078ba:	b103      	cbz	r3, 80078be <_lseek_r+0x1e>
 80078bc:	6023      	str	r3, [r4, #0]
 80078be:	bd38      	pop	{r3, r4, r5, pc}
 80078c0:	20000674 	.word	0x20000674

080078c4 <_read_r>:
 80078c4:	b538      	push	{r3, r4, r5, lr}
 80078c6:	4604      	mov	r4, r0
 80078c8:	4608      	mov	r0, r1
 80078ca:	4611      	mov	r1, r2
 80078cc:	2200      	movs	r2, #0
 80078ce:	4d05      	ldr	r5, [pc, #20]	@ (80078e4 <_read_r+0x20>)
 80078d0:	602a      	str	r2, [r5, #0]
 80078d2:	461a      	mov	r2, r3
 80078d4:	f7fc fe25 	bl	8004522 <_read>
 80078d8:	1c43      	adds	r3, r0, #1
 80078da:	d102      	bne.n	80078e2 <_read_r+0x1e>
 80078dc:	682b      	ldr	r3, [r5, #0]
 80078de:	b103      	cbz	r3, 80078e2 <_read_r+0x1e>
 80078e0:	6023      	str	r3, [r4, #0]
 80078e2:	bd38      	pop	{r3, r4, r5, pc}
 80078e4:	20000674 	.word	0x20000674

080078e8 <_write_r>:
 80078e8:	b538      	push	{r3, r4, r5, lr}
 80078ea:	4604      	mov	r4, r0
 80078ec:	4608      	mov	r0, r1
 80078ee:	4611      	mov	r1, r2
 80078f0:	2200      	movs	r2, #0
 80078f2:	4d05      	ldr	r5, [pc, #20]	@ (8007908 <_write_r+0x20>)
 80078f4:	602a      	str	r2, [r5, #0]
 80078f6:	461a      	mov	r2, r3
 80078f8:	f7fc fe21 	bl	800453e <_write>
 80078fc:	1c43      	adds	r3, r0, #1
 80078fe:	d102      	bne.n	8007906 <_write_r+0x1e>
 8007900:	682b      	ldr	r3, [r5, #0]
 8007902:	b103      	cbz	r3, 8007906 <_write_r+0x1e>
 8007904:	6023      	str	r3, [r4, #0]
 8007906:	bd38      	pop	{r3, r4, r5, pc}
 8007908:	20000674 	.word	0x20000674

0800790c <__errno>:
 800790c:	4b01      	ldr	r3, [pc, #4]	@ (8007914 <__errno+0x8>)
 800790e:	6818      	ldr	r0, [r3, #0]
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	2000006c 	.word	0x2000006c

08007918 <__libc_init_array>:
 8007918:	b570      	push	{r4, r5, r6, lr}
 800791a:	2600      	movs	r6, #0
 800791c:	4d0c      	ldr	r5, [pc, #48]	@ (8007950 <__libc_init_array+0x38>)
 800791e:	4c0d      	ldr	r4, [pc, #52]	@ (8007954 <__libc_init_array+0x3c>)
 8007920:	1b64      	subs	r4, r4, r5
 8007922:	10a4      	asrs	r4, r4, #2
 8007924:	42a6      	cmp	r6, r4
 8007926:	d109      	bne.n	800793c <__libc_init_array+0x24>
 8007928:	f002 fddc 	bl	800a4e4 <_init>
 800792c:	2600      	movs	r6, #0
 800792e:	4d0a      	ldr	r5, [pc, #40]	@ (8007958 <__libc_init_array+0x40>)
 8007930:	4c0a      	ldr	r4, [pc, #40]	@ (800795c <__libc_init_array+0x44>)
 8007932:	1b64      	subs	r4, r4, r5
 8007934:	10a4      	asrs	r4, r4, #2
 8007936:	42a6      	cmp	r6, r4
 8007938:	d105      	bne.n	8007946 <__libc_init_array+0x2e>
 800793a:	bd70      	pop	{r4, r5, r6, pc}
 800793c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007940:	4798      	blx	r3
 8007942:	3601      	adds	r6, #1
 8007944:	e7ee      	b.n	8007924 <__libc_init_array+0xc>
 8007946:	f855 3b04 	ldr.w	r3, [r5], #4
 800794a:	4798      	blx	r3
 800794c:	3601      	adds	r6, #1
 800794e:	e7f2      	b.n	8007936 <__libc_init_array+0x1e>
 8007950:	0800bdf8 	.word	0x0800bdf8
 8007954:	0800bdf8 	.word	0x0800bdf8
 8007958:	0800bdf8 	.word	0x0800bdf8
 800795c:	0800bdfc 	.word	0x0800bdfc

08007960 <__retarget_lock_init_recursive>:
 8007960:	4770      	bx	lr

08007962 <__retarget_lock_acquire_recursive>:
 8007962:	4770      	bx	lr

08007964 <__retarget_lock_release_recursive>:
 8007964:	4770      	bx	lr

08007966 <memchr>:
 8007966:	4603      	mov	r3, r0
 8007968:	b510      	push	{r4, lr}
 800796a:	b2c9      	uxtb	r1, r1
 800796c:	4402      	add	r2, r0
 800796e:	4293      	cmp	r3, r2
 8007970:	4618      	mov	r0, r3
 8007972:	d101      	bne.n	8007978 <memchr+0x12>
 8007974:	2000      	movs	r0, #0
 8007976:	e003      	b.n	8007980 <memchr+0x1a>
 8007978:	7804      	ldrb	r4, [r0, #0]
 800797a:	3301      	adds	r3, #1
 800797c:	428c      	cmp	r4, r1
 800797e:	d1f6      	bne.n	800796e <memchr+0x8>
 8007980:	bd10      	pop	{r4, pc}

08007982 <quorem>:
 8007982:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007986:	6903      	ldr	r3, [r0, #16]
 8007988:	690c      	ldr	r4, [r1, #16]
 800798a:	4607      	mov	r7, r0
 800798c:	42a3      	cmp	r3, r4
 800798e:	db7e      	blt.n	8007a8e <quorem+0x10c>
 8007990:	3c01      	subs	r4, #1
 8007992:	00a3      	lsls	r3, r4, #2
 8007994:	f100 0514 	add.w	r5, r0, #20
 8007998:	f101 0814 	add.w	r8, r1, #20
 800799c:	9300      	str	r3, [sp, #0]
 800799e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079a2:	9301      	str	r3, [sp, #4]
 80079a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079ac:	3301      	adds	r3, #1
 80079ae:	429a      	cmp	r2, r3
 80079b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80079b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079b8:	d32e      	bcc.n	8007a18 <quorem+0x96>
 80079ba:	f04f 0a00 	mov.w	sl, #0
 80079be:	46c4      	mov	ip, r8
 80079c0:	46ae      	mov	lr, r5
 80079c2:	46d3      	mov	fp, sl
 80079c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80079c8:	b298      	uxth	r0, r3
 80079ca:	fb06 a000 	mla	r0, r6, r0, sl
 80079ce:	0c1b      	lsrs	r3, r3, #16
 80079d0:	0c02      	lsrs	r2, r0, #16
 80079d2:	fb06 2303 	mla	r3, r6, r3, r2
 80079d6:	f8de 2000 	ldr.w	r2, [lr]
 80079da:	b280      	uxth	r0, r0
 80079dc:	b292      	uxth	r2, r2
 80079de:	1a12      	subs	r2, r2, r0
 80079e0:	445a      	add	r2, fp
 80079e2:	f8de 0000 	ldr.w	r0, [lr]
 80079e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80079f0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80079f4:	b292      	uxth	r2, r2
 80079f6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80079fa:	45e1      	cmp	r9, ip
 80079fc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a00:	f84e 2b04 	str.w	r2, [lr], #4
 8007a04:	d2de      	bcs.n	80079c4 <quorem+0x42>
 8007a06:	9b00      	ldr	r3, [sp, #0]
 8007a08:	58eb      	ldr	r3, [r5, r3]
 8007a0a:	b92b      	cbnz	r3, 8007a18 <quorem+0x96>
 8007a0c:	9b01      	ldr	r3, [sp, #4]
 8007a0e:	3b04      	subs	r3, #4
 8007a10:	429d      	cmp	r5, r3
 8007a12:	461a      	mov	r2, r3
 8007a14:	d32f      	bcc.n	8007a76 <quorem+0xf4>
 8007a16:	613c      	str	r4, [r7, #16]
 8007a18:	4638      	mov	r0, r7
 8007a1a:	f001 f97b 	bl	8008d14 <__mcmp>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	db25      	blt.n	8007a6e <quorem+0xec>
 8007a22:	4629      	mov	r1, r5
 8007a24:	2000      	movs	r0, #0
 8007a26:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a2a:	f8d1 c000 	ldr.w	ip, [r1]
 8007a2e:	fa1f fe82 	uxth.w	lr, r2
 8007a32:	fa1f f38c 	uxth.w	r3, ip
 8007a36:	eba3 030e 	sub.w	r3, r3, lr
 8007a3a:	4403      	add	r3, r0
 8007a3c:	0c12      	lsrs	r2, r2, #16
 8007a3e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a42:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a4c:	45c1      	cmp	r9, r8
 8007a4e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a52:	f841 3b04 	str.w	r3, [r1], #4
 8007a56:	d2e6      	bcs.n	8007a26 <quorem+0xa4>
 8007a58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a60:	b922      	cbnz	r2, 8007a6c <quorem+0xea>
 8007a62:	3b04      	subs	r3, #4
 8007a64:	429d      	cmp	r5, r3
 8007a66:	461a      	mov	r2, r3
 8007a68:	d30b      	bcc.n	8007a82 <quorem+0x100>
 8007a6a:	613c      	str	r4, [r7, #16]
 8007a6c:	3601      	adds	r6, #1
 8007a6e:	4630      	mov	r0, r6
 8007a70:	b003      	add	sp, #12
 8007a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a76:	6812      	ldr	r2, [r2, #0]
 8007a78:	3b04      	subs	r3, #4
 8007a7a:	2a00      	cmp	r2, #0
 8007a7c:	d1cb      	bne.n	8007a16 <quorem+0x94>
 8007a7e:	3c01      	subs	r4, #1
 8007a80:	e7c6      	b.n	8007a10 <quorem+0x8e>
 8007a82:	6812      	ldr	r2, [r2, #0]
 8007a84:	3b04      	subs	r3, #4
 8007a86:	2a00      	cmp	r2, #0
 8007a88:	d1ef      	bne.n	8007a6a <quorem+0xe8>
 8007a8a:	3c01      	subs	r4, #1
 8007a8c:	e7ea      	b.n	8007a64 <quorem+0xe2>
 8007a8e:	2000      	movs	r0, #0
 8007a90:	e7ee      	b.n	8007a70 <quorem+0xee>
 8007a92:	0000      	movs	r0, r0
 8007a94:	0000      	movs	r0, r0
	...

08007a98 <_dtoa_r>:
 8007a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a9c:	4614      	mov	r4, r2
 8007a9e:	461d      	mov	r5, r3
 8007aa0:	69c7      	ldr	r7, [r0, #28]
 8007aa2:	b097      	sub	sp, #92	@ 0x5c
 8007aa4:	4683      	mov	fp, r0
 8007aa6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007aaa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007aac:	b97f      	cbnz	r7, 8007ace <_dtoa_r+0x36>
 8007aae:	2010      	movs	r0, #16
 8007ab0:	f000 fe02 	bl	80086b8 <malloc>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	f8cb 001c 	str.w	r0, [fp, #28]
 8007aba:	b920      	cbnz	r0, 8007ac6 <_dtoa_r+0x2e>
 8007abc:	21ef      	movs	r1, #239	@ 0xef
 8007abe:	4ba8      	ldr	r3, [pc, #672]	@ (8007d60 <_dtoa_r+0x2c8>)
 8007ac0:	48a8      	ldr	r0, [pc, #672]	@ (8007d64 <_dtoa_r+0x2cc>)
 8007ac2:	f001 fc67 	bl	8009394 <__assert_func>
 8007ac6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007aca:	6007      	str	r7, [r0, #0]
 8007acc:	60c7      	str	r7, [r0, #12]
 8007ace:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007ad2:	6819      	ldr	r1, [r3, #0]
 8007ad4:	b159      	cbz	r1, 8007aee <_dtoa_r+0x56>
 8007ad6:	685a      	ldr	r2, [r3, #4]
 8007ad8:	2301      	movs	r3, #1
 8007ada:	4093      	lsls	r3, r2
 8007adc:	604a      	str	r2, [r1, #4]
 8007ade:	608b      	str	r3, [r1, #8]
 8007ae0:	4658      	mov	r0, fp
 8007ae2:	f000 fedf 	bl	80088a4 <_Bfree>
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007aec:	601a      	str	r2, [r3, #0]
 8007aee:	1e2b      	subs	r3, r5, #0
 8007af0:	bfaf      	iteee	ge
 8007af2:	2300      	movge	r3, #0
 8007af4:	2201      	movlt	r2, #1
 8007af6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007afa:	9303      	strlt	r3, [sp, #12]
 8007afc:	bfa8      	it	ge
 8007afe:	6033      	strge	r3, [r6, #0]
 8007b00:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007b04:	4b98      	ldr	r3, [pc, #608]	@ (8007d68 <_dtoa_r+0x2d0>)
 8007b06:	bfb8      	it	lt
 8007b08:	6032      	strlt	r2, [r6, #0]
 8007b0a:	ea33 0308 	bics.w	r3, r3, r8
 8007b0e:	d112      	bne.n	8007b36 <_dtoa_r+0x9e>
 8007b10:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b14:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007b16:	6013      	str	r3, [r2, #0]
 8007b18:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007b1c:	4323      	orrs	r3, r4
 8007b1e:	f000 8550 	beq.w	80085c2 <_dtoa_r+0xb2a>
 8007b22:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007b24:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007d6c <_dtoa_r+0x2d4>
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f000 8552 	beq.w	80085d2 <_dtoa_r+0xb3a>
 8007b2e:	f10a 0303 	add.w	r3, sl, #3
 8007b32:	f000 bd4c 	b.w	80085ce <_dtoa_r+0xb36>
 8007b36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b3a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007b3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b42:	2200      	movs	r2, #0
 8007b44:	2300      	movs	r3, #0
 8007b46:	f7f8 ff2f 	bl	80009a8 <__aeabi_dcmpeq>
 8007b4a:	4607      	mov	r7, r0
 8007b4c:	b158      	cbz	r0, 8007b66 <_dtoa_r+0xce>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007b52:	6013      	str	r3, [r2, #0]
 8007b54:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007b56:	b113      	cbz	r3, 8007b5e <_dtoa_r+0xc6>
 8007b58:	4b85      	ldr	r3, [pc, #532]	@ (8007d70 <_dtoa_r+0x2d8>)
 8007b5a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007b5c:	6013      	str	r3, [r2, #0]
 8007b5e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007d74 <_dtoa_r+0x2dc>
 8007b62:	f000 bd36 	b.w	80085d2 <_dtoa_r+0xb3a>
 8007b66:	ab14      	add	r3, sp, #80	@ 0x50
 8007b68:	9301      	str	r3, [sp, #4]
 8007b6a:	ab15      	add	r3, sp, #84	@ 0x54
 8007b6c:	9300      	str	r3, [sp, #0]
 8007b6e:	4658      	mov	r0, fp
 8007b70:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007b74:	f001 f97e 	bl	8008e74 <__d2b>
 8007b78:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007b7c:	4681      	mov	r9, r0
 8007b7e:	2e00      	cmp	r6, #0
 8007b80:	d077      	beq.n	8007c72 <_dtoa_r+0x1da>
 8007b82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b88:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007b8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b90:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007b94:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007b98:	9712      	str	r7, [sp, #72]	@ 0x48
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	4b76      	ldr	r3, [pc, #472]	@ (8007d78 <_dtoa_r+0x2e0>)
 8007ba0:	f7f8 fae2 	bl	8000168 <__aeabi_dsub>
 8007ba4:	a368      	add	r3, pc, #416	@ (adr r3, 8007d48 <_dtoa_r+0x2b0>)
 8007ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007baa:	f7f8 fc95 	bl	80004d8 <__aeabi_dmul>
 8007bae:	a368      	add	r3, pc, #416	@ (adr r3, 8007d50 <_dtoa_r+0x2b8>)
 8007bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb4:	f7f8 fada 	bl	800016c <__adddf3>
 8007bb8:	4604      	mov	r4, r0
 8007bba:	4630      	mov	r0, r6
 8007bbc:	460d      	mov	r5, r1
 8007bbe:	f7f8 fc21 	bl	8000404 <__aeabi_i2d>
 8007bc2:	a365      	add	r3, pc, #404	@ (adr r3, 8007d58 <_dtoa_r+0x2c0>)
 8007bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc8:	f7f8 fc86 	bl	80004d8 <__aeabi_dmul>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	4629      	mov	r1, r5
 8007bd4:	f7f8 faca 	bl	800016c <__adddf3>
 8007bd8:	4604      	mov	r4, r0
 8007bda:	460d      	mov	r5, r1
 8007bdc:	f7f8 ff2c 	bl	8000a38 <__aeabi_d2iz>
 8007be0:	2200      	movs	r2, #0
 8007be2:	4607      	mov	r7, r0
 8007be4:	2300      	movs	r3, #0
 8007be6:	4620      	mov	r0, r4
 8007be8:	4629      	mov	r1, r5
 8007bea:	f7f8 fee7 	bl	80009bc <__aeabi_dcmplt>
 8007bee:	b140      	cbz	r0, 8007c02 <_dtoa_r+0x16a>
 8007bf0:	4638      	mov	r0, r7
 8007bf2:	f7f8 fc07 	bl	8000404 <__aeabi_i2d>
 8007bf6:	4622      	mov	r2, r4
 8007bf8:	462b      	mov	r3, r5
 8007bfa:	f7f8 fed5 	bl	80009a8 <__aeabi_dcmpeq>
 8007bfe:	b900      	cbnz	r0, 8007c02 <_dtoa_r+0x16a>
 8007c00:	3f01      	subs	r7, #1
 8007c02:	2f16      	cmp	r7, #22
 8007c04:	d853      	bhi.n	8007cae <_dtoa_r+0x216>
 8007c06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c0a:	4b5c      	ldr	r3, [pc, #368]	@ (8007d7c <_dtoa_r+0x2e4>)
 8007c0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c14:	f7f8 fed2 	bl	80009bc <__aeabi_dcmplt>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	d04a      	beq.n	8007cb2 <_dtoa_r+0x21a>
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	3f01      	subs	r7, #1
 8007c20:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007c22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c24:	1b9b      	subs	r3, r3, r6
 8007c26:	1e5a      	subs	r2, r3, #1
 8007c28:	bf46      	itte	mi
 8007c2a:	f1c3 0801 	rsbmi	r8, r3, #1
 8007c2e:	2300      	movmi	r3, #0
 8007c30:	f04f 0800 	movpl.w	r8, #0
 8007c34:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c36:	bf48      	it	mi
 8007c38:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007c3a:	2f00      	cmp	r7, #0
 8007c3c:	db3b      	blt.n	8007cb6 <_dtoa_r+0x21e>
 8007c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c40:	970e      	str	r7, [sp, #56]	@ 0x38
 8007c42:	443b      	add	r3, r7
 8007c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c46:	2300      	movs	r3, #0
 8007c48:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c4a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c4c:	2b09      	cmp	r3, #9
 8007c4e:	d866      	bhi.n	8007d1e <_dtoa_r+0x286>
 8007c50:	2b05      	cmp	r3, #5
 8007c52:	bfc4      	itt	gt
 8007c54:	3b04      	subgt	r3, #4
 8007c56:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007c58:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c5a:	bfc8      	it	gt
 8007c5c:	2400      	movgt	r4, #0
 8007c5e:	f1a3 0302 	sub.w	r3, r3, #2
 8007c62:	bfd8      	it	le
 8007c64:	2401      	movle	r4, #1
 8007c66:	2b03      	cmp	r3, #3
 8007c68:	d864      	bhi.n	8007d34 <_dtoa_r+0x29c>
 8007c6a:	e8df f003 	tbb	[pc, r3]
 8007c6e:	382b      	.short	0x382b
 8007c70:	5636      	.short	0x5636
 8007c72:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007c76:	441e      	add	r6, r3
 8007c78:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007c7c:	2b20      	cmp	r3, #32
 8007c7e:	bfc1      	itttt	gt
 8007c80:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007c84:	fa08 f803 	lslgt.w	r8, r8, r3
 8007c88:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007c8c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007c90:	bfd6      	itet	le
 8007c92:	f1c3 0320 	rsble	r3, r3, #32
 8007c96:	ea48 0003 	orrgt.w	r0, r8, r3
 8007c9a:	fa04 f003 	lslle.w	r0, r4, r3
 8007c9e:	f7f8 fba1 	bl	80003e4 <__aeabi_ui2d>
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ca8:	3e01      	subs	r6, #1
 8007caa:	9212      	str	r2, [sp, #72]	@ 0x48
 8007cac:	e775      	b.n	8007b9a <_dtoa_r+0x102>
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e7b6      	b.n	8007c20 <_dtoa_r+0x188>
 8007cb2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007cb4:	e7b5      	b.n	8007c22 <_dtoa_r+0x18a>
 8007cb6:	427b      	negs	r3, r7
 8007cb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cba:	2300      	movs	r3, #0
 8007cbc:	eba8 0807 	sub.w	r8, r8, r7
 8007cc0:	930e      	str	r3, [sp, #56]	@ 0x38
 8007cc2:	e7c2      	b.n	8007c4a <_dtoa_r+0x1b2>
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007cc8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	dc35      	bgt.n	8007d3a <_dtoa_r+0x2a2>
 8007cce:	2301      	movs	r3, #1
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007cd6:	9221      	str	r2, [sp, #132]	@ 0x84
 8007cd8:	e00b      	b.n	8007cf2 <_dtoa_r+0x25a>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e7f3      	b.n	8007cc6 <_dtoa_r+0x22e>
 8007cde:	2300      	movs	r3, #0
 8007ce0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ce2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ce4:	18fb      	adds	r3, r7, r3
 8007ce6:	9308      	str	r3, [sp, #32]
 8007ce8:	3301      	adds	r3, #1
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	9307      	str	r3, [sp, #28]
 8007cee:	bfb8      	it	lt
 8007cf0:	2301      	movlt	r3, #1
 8007cf2:	2100      	movs	r1, #0
 8007cf4:	2204      	movs	r2, #4
 8007cf6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007cfa:	f102 0514 	add.w	r5, r2, #20
 8007cfe:	429d      	cmp	r5, r3
 8007d00:	d91f      	bls.n	8007d42 <_dtoa_r+0x2aa>
 8007d02:	6041      	str	r1, [r0, #4]
 8007d04:	4658      	mov	r0, fp
 8007d06:	f000 fd8d 	bl	8008824 <_Balloc>
 8007d0a:	4682      	mov	sl, r0
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	d139      	bne.n	8007d84 <_dtoa_r+0x2ec>
 8007d10:	4602      	mov	r2, r0
 8007d12:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d16:	4b1a      	ldr	r3, [pc, #104]	@ (8007d80 <_dtoa_r+0x2e8>)
 8007d18:	e6d2      	b.n	8007ac0 <_dtoa_r+0x28>
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e7e0      	b.n	8007ce0 <_dtoa_r+0x248>
 8007d1e:	2401      	movs	r4, #1
 8007d20:	2300      	movs	r3, #0
 8007d22:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007d24:	9320      	str	r3, [sp, #128]	@ 0x80
 8007d26:	f04f 33ff 	mov.w	r3, #4294967295
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007d30:	2312      	movs	r3, #18
 8007d32:	e7d0      	b.n	8007cd6 <_dtoa_r+0x23e>
 8007d34:	2301      	movs	r3, #1
 8007d36:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d38:	e7f5      	b.n	8007d26 <_dtoa_r+0x28e>
 8007d3a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d3c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007d40:	e7d7      	b.n	8007cf2 <_dtoa_r+0x25a>
 8007d42:	3101      	adds	r1, #1
 8007d44:	0052      	lsls	r2, r2, #1
 8007d46:	e7d8      	b.n	8007cfa <_dtoa_r+0x262>
 8007d48:	636f4361 	.word	0x636f4361
 8007d4c:	3fd287a7 	.word	0x3fd287a7
 8007d50:	8b60c8b3 	.word	0x8b60c8b3
 8007d54:	3fc68a28 	.word	0x3fc68a28
 8007d58:	509f79fb 	.word	0x509f79fb
 8007d5c:	3fd34413 	.word	0x3fd34413
 8007d60:	0800ba4e 	.word	0x0800ba4e
 8007d64:	0800ba65 	.word	0x0800ba65
 8007d68:	7ff00000 	.word	0x7ff00000
 8007d6c:	0800ba4a 	.word	0x0800ba4a
 8007d70:	0800ba1e 	.word	0x0800ba1e
 8007d74:	0800ba1d 	.word	0x0800ba1d
 8007d78:	3ff80000 	.word	0x3ff80000
 8007d7c:	0800bb60 	.word	0x0800bb60
 8007d80:	0800babd 	.word	0x0800babd
 8007d84:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007d88:	6018      	str	r0, [r3, #0]
 8007d8a:	9b07      	ldr	r3, [sp, #28]
 8007d8c:	2b0e      	cmp	r3, #14
 8007d8e:	f200 80a4 	bhi.w	8007eda <_dtoa_r+0x442>
 8007d92:	2c00      	cmp	r4, #0
 8007d94:	f000 80a1 	beq.w	8007eda <_dtoa_r+0x442>
 8007d98:	2f00      	cmp	r7, #0
 8007d9a:	dd33      	ble.n	8007e04 <_dtoa_r+0x36c>
 8007d9c:	4b86      	ldr	r3, [pc, #536]	@ (8007fb8 <_dtoa_r+0x520>)
 8007d9e:	f007 020f 	and.w	r2, r7, #15
 8007da2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007da6:	05f8      	lsls	r0, r7, #23
 8007da8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007dac:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007db0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007db4:	d516      	bpl.n	8007de4 <_dtoa_r+0x34c>
 8007db6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dba:	4b80      	ldr	r3, [pc, #512]	@ (8007fbc <_dtoa_r+0x524>)
 8007dbc:	2603      	movs	r6, #3
 8007dbe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007dc2:	f7f8 fcb3 	bl	800072c <__aeabi_ddiv>
 8007dc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007dca:	f004 040f 	and.w	r4, r4, #15
 8007dce:	4d7b      	ldr	r5, [pc, #492]	@ (8007fbc <_dtoa_r+0x524>)
 8007dd0:	b954      	cbnz	r4, 8007de8 <_dtoa_r+0x350>
 8007dd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dda:	f7f8 fca7 	bl	800072c <__aeabi_ddiv>
 8007dde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007de2:	e028      	b.n	8007e36 <_dtoa_r+0x39e>
 8007de4:	2602      	movs	r6, #2
 8007de6:	e7f2      	b.n	8007dce <_dtoa_r+0x336>
 8007de8:	07e1      	lsls	r1, r4, #31
 8007dea:	d508      	bpl.n	8007dfe <_dtoa_r+0x366>
 8007dec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007df0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007df4:	f7f8 fb70 	bl	80004d8 <__aeabi_dmul>
 8007df8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dfc:	3601      	adds	r6, #1
 8007dfe:	1064      	asrs	r4, r4, #1
 8007e00:	3508      	adds	r5, #8
 8007e02:	e7e5      	b.n	8007dd0 <_dtoa_r+0x338>
 8007e04:	f000 80d2 	beq.w	8007fac <_dtoa_r+0x514>
 8007e08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e0c:	427c      	negs	r4, r7
 8007e0e:	4b6a      	ldr	r3, [pc, #424]	@ (8007fb8 <_dtoa_r+0x520>)
 8007e10:	f004 020f 	and.w	r2, r4, #15
 8007e14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1c:	f7f8 fb5c 	bl	80004d8 <__aeabi_dmul>
 8007e20:	2602      	movs	r6, #2
 8007e22:	2300      	movs	r3, #0
 8007e24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e28:	4d64      	ldr	r5, [pc, #400]	@ (8007fbc <_dtoa_r+0x524>)
 8007e2a:	1124      	asrs	r4, r4, #4
 8007e2c:	2c00      	cmp	r4, #0
 8007e2e:	f040 80b2 	bne.w	8007f96 <_dtoa_r+0x4fe>
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1d3      	bne.n	8007dde <_dtoa_r+0x346>
 8007e36:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007e3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f000 80b7 	beq.w	8007fb0 <_dtoa_r+0x518>
 8007e42:	2200      	movs	r2, #0
 8007e44:	4620      	mov	r0, r4
 8007e46:	4629      	mov	r1, r5
 8007e48:	4b5d      	ldr	r3, [pc, #372]	@ (8007fc0 <_dtoa_r+0x528>)
 8007e4a:	f7f8 fdb7 	bl	80009bc <__aeabi_dcmplt>
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	f000 80ae 	beq.w	8007fb0 <_dtoa_r+0x518>
 8007e54:	9b07      	ldr	r3, [sp, #28]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	f000 80aa 	beq.w	8007fb0 <_dtoa_r+0x518>
 8007e5c:	9b08      	ldr	r3, [sp, #32]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	dd37      	ble.n	8007ed2 <_dtoa_r+0x43a>
 8007e62:	1e7b      	subs	r3, r7, #1
 8007e64:	4620      	mov	r0, r4
 8007e66:	9304      	str	r3, [sp, #16]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	4629      	mov	r1, r5
 8007e6c:	4b55      	ldr	r3, [pc, #340]	@ (8007fc4 <_dtoa_r+0x52c>)
 8007e6e:	f7f8 fb33 	bl	80004d8 <__aeabi_dmul>
 8007e72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e76:	9c08      	ldr	r4, [sp, #32]
 8007e78:	3601      	adds	r6, #1
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	f7f8 fac2 	bl	8000404 <__aeabi_i2d>
 8007e80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e84:	f7f8 fb28 	bl	80004d8 <__aeabi_dmul>
 8007e88:	2200      	movs	r2, #0
 8007e8a:	4b4f      	ldr	r3, [pc, #316]	@ (8007fc8 <_dtoa_r+0x530>)
 8007e8c:	f7f8 f96e 	bl	800016c <__adddf3>
 8007e90:	4605      	mov	r5, r0
 8007e92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007e96:	2c00      	cmp	r4, #0
 8007e98:	f040 809a 	bne.w	8007fd0 <_dtoa_r+0x538>
 8007e9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	4b4a      	ldr	r3, [pc, #296]	@ (8007fcc <_dtoa_r+0x534>)
 8007ea4:	f7f8 f960 	bl	8000168 <__aeabi_dsub>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007eb0:	462a      	mov	r2, r5
 8007eb2:	4633      	mov	r3, r6
 8007eb4:	f7f8 fda0 	bl	80009f8 <__aeabi_dcmpgt>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	f040 828e 	bne.w	80083da <_dtoa_r+0x942>
 8007ebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ec2:	462a      	mov	r2, r5
 8007ec4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007ec8:	f7f8 fd78 	bl	80009bc <__aeabi_dcmplt>
 8007ecc:	2800      	cmp	r0, #0
 8007ece:	f040 8127 	bne.w	8008120 <_dtoa_r+0x688>
 8007ed2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007ed6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007eda:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	f2c0 8163 	blt.w	80081a8 <_dtoa_r+0x710>
 8007ee2:	2f0e      	cmp	r7, #14
 8007ee4:	f300 8160 	bgt.w	80081a8 <_dtoa_r+0x710>
 8007ee8:	4b33      	ldr	r3, [pc, #204]	@ (8007fb8 <_dtoa_r+0x520>)
 8007eea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007eee:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007ef2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ef6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	da03      	bge.n	8007f04 <_dtoa_r+0x46c>
 8007efc:	9b07      	ldr	r3, [sp, #28]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	f340 8100 	ble.w	8008104 <_dtoa_r+0x66c>
 8007f04:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007f08:	4656      	mov	r6, sl
 8007f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f0e:	4620      	mov	r0, r4
 8007f10:	4629      	mov	r1, r5
 8007f12:	f7f8 fc0b 	bl	800072c <__aeabi_ddiv>
 8007f16:	f7f8 fd8f 	bl	8000a38 <__aeabi_d2iz>
 8007f1a:	4680      	mov	r8, r0
 8007f1c:	f7f8 fa72 	bl	8000404 <__aeabi_i2d>
 8007f20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f24:	f7f8 fad8 	bl	80004d8 <__aeabi_dmul>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	4629      	mov	r1, r5
 8007f30:	f7f8 f91a 	bl	8000168 <__aeabi_dsub>
 8007f34:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007f38:	9d07      	ldr	r5, [sp, #28]
 8007f3a:	f806 4b01 	strb.w	r4, [r6], #1
 8007f3e:	eba6 040a 	sub.w	r4, r6, sl
 8007f42:	42a5      	cmp	r5, r4
 8007f44:	4602      	mov	r2, r0
 8007f46:	460b      	mov	r3, r1
 8007f48:	f040 8116 	bne.w	8008178 <_dtoa_r+0x6e0>
 8007f4c:	f7f8 f90e 	bl	800016c <__adddf3>
 8007f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f54:	4604      	mov	r4, r0
 8007f56:	460d      	mov	r5, r1
 8007f58:	f7f8 fd4e 	bl	80009f8 <__aeabi_dcmpgt>
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	f040 80f8 	bne.w	8008152 <_dtoa_r+0x6ba>
 8007f62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f66:	4620      	mov	r0, r4
 8007f68:	4629      	mov	r1, r5
 8007f6a:	f7f8 fd1d 	bl	80009a8 <__aeabi_dcmpeq>
 8007f6e:	b118      	cbz	r0, 8007f78 <_dtoa_r+0x4e0>
 8007f70:	f018 0f01 	tst.w	r8, #1
 8007f74:	f040 80ed 	bne.w	8008152 <_dtoa_r+0x6ba>
 8007f78:	4649      	mov	r1, r9
 8007f7a:	4658      	mov	r0, fp
 8007f7c:	f000 fc92 	bl	80088a4 <_Bfree>
 8007f80:	2300      	movs	r3, #0
 8007f82:	7033      	strb	r3, [r6, #0]
 8007f84:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007f86:	3701      	adds	r7, #1
 8007f88:	601f      	str	r7, [r3, #0]
 8007f8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f000 8320 	beq.w	80085d2 <_dtoa_r+0xb3a>
 8007f92:	601e      	str	r6, [r3, #0]
 8007f94:	e31d      	b.n	80085d2 <_dtoa_r+0xb3a>
 8007f96:	07e2      	lsls	r2, r4, #31
 8007f98:	d505      	bpl.n	8007fa6 <_dtoa_r+0x50e>
 8007f9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f9e:	f7f8 fa9b 	bl	80004d8 <__aeabi_dmul>
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	3601      	adds	r6, #1
 8007fa6:	1064      	asrs	r4, r4, #1
 8007fa8:	3508      	adds	r5, #8
 8007faa:	e73f      	b.n	8007e2c <_dtoa_r+0x394>
 8007fac:	2602      	movs	r6, #2
 8007fae:	e742      	b.n	8007e36 <_dtoa_r+0x39e>
 8007fb0:	9c07      	ldr	r4, [sp, #28]
 8007fb2:	9704      	str	r7, [sp, #16]
 8007fb4:	e761      	b.n	8007e7a <_dtoa_r+0x3e2>
 8007fb6:	bf00      	nop
 8007fb8:	0800bb60 	.word	0x0800bb60
 8007fbc:	0800bb38 	.word	0x0800bb38
 8007fc0:	3ff00000 	.word	0x3ff00000
 8007fc4:	40240000 	.word	0x40240000
 8007fc8:	401c0000 	.word	0x401c0000
 8007fcc:	40140000 	.word	0x40140000
 8007fd0:	4b70      	ldr	r3, [pc, #448]	@ (8008194 <_dtoa_r+0x6fc>)
 8007fd2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fd4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007fd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007fdc:	4454      	add	r4, sl
 8007fde:	2900      	cmp	r1, #0
 8007fe0:	d045      	beq.n	800806e <_dtoa_r+0x5d6>
 8007fe2:	2000      	movs	r0, #0
 8007fe4:	496c      	ldr	r1, [pc, #432]	@ (8008198 <_dtoa_r+0x700>)
 8007fe6:	f7f8 fba1 	bl	800072c <__aeabi_ddiv>
 8007fea:	4633      	mov	r3, r6
 8007fec:	462a      	mov	r2, r5
 8007fee:	f7f8 f8bb 	bl	8000168 <__aeabi_dsub>
 8007ff2:	4656      	mov	r6, sl
 8007ff4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ff8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ffc:	f7f8 fd1c 	bl	8000a38 <__aeabi_d2iz>
 8008000:	4605      	mov	r5, r0
 8008002:	f7f8 f9ff 	bl	8000404 <__aeabi_i2d>
 8008006:	4602      	mov	r2, r0
 8008008:	460b      	mov	r3, r1
 800800a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800800e:	f7f8 f8ab 	bl	8000168 <__aeabi_dsub>
 8008012:	4602      	mov	r2, r0
 8008014:	460b      	mov	r3, r1
 8008016:	3530      	adds	r5, #48	@ 0x30
 8008018:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800801c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008020:	f806 5b01 	strb.w	r5, [r6], #1
 8008024:	f7f8 fcca 	bl	80009bc <__aeabi_dcmplt>
 8008028:	2800      	cmp	r0, #0
 800802a:	d163      	bne.n	80080f4 <_dtoa_r+0x65c>
 800802c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008030:	2000      	movs	r0, #0
 8008032:	495a      	ldr	r1, [pc, #360]	@ (800819c <_dtoa_r+0x704>)
 8008034:	f7f8 f898 	bl	8000168 <__aeabi_dsub>
 8008038:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800803c:	f7f8 fcbe 	bl	80009bc <__aeabi_dcmplt>
 8008040:	2800      	cmp	r0, #0
 8008042:	f040 8087 	bne.w	8008154 <_dtoa_r+0x6bc>
 8008046:	42a6      	cmp	r6, r4
 8008048:	f43f af43 	beq.w	8007ed2 <_dtoa_r+0x43a>
 800804c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008050:	2200      	movs	r2, #0
 8008052:	4b53      	ldr	r3, [pc, #332]	@ (80081a0 <_dtoa_r+0x708>)
 8008054:	f7f8 fa40 	bl	80004d8 <__aeabi_dmul>
 8008058:	2200      	movs	r2, #0
 800805a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800805e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008062:	4b4f      	ldr	r3, [pc, #316]	@ (80081a0 <_dtoa_r+0x708>)
 8008064:	f7f8 fa38 	bl	80004d8 <__aeabi_dmul>
 8008068:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800806c:	e7c4      	b.n	8007ff8 <_dtoa_r+0x560>
 800806e:	4631      	mov	r1, r6
 8008070:	4628      	mov	r0, r5
 8008072:	f7f8 fa31 	bl	80004d8 <__aeabi_dmul>
 8008076:	4656      	mov	r6, sl
 8008078:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800807c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800807e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008082:	f7f8 fcd9 	bl	8000a38 <__aeabi_d2iz>
 8008086:	4605      	mov	r5, r0
 8008088:	f7f8 f9bc 	bl	8000404 <__aeabi_i2d>
 800808c:	4602      	mov	r2, r0
 800808e:	460b      	mov	r3, r1
 8008090:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008094:	f7f8 f868 	bl	8000168 <__aeabi_dsub>
 8008098:	4602      	mov	r2, r0
 800809a:	460b      	mov	r3, r1
 800809c:	3530      	adds	r5, #48	@ 0x30
 800809e:	f806 5b01 	strb.w	r5, [r6], #1
 80080a2:	42a6      	cmp	r6, r4
 80080a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80080a8:	f04f 0200 	mov.w	r2, #0
 80080ac:	d124      	bne.n	80080f8 <_dtoa_r+0x660>
 80080ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80080b2:	4b39      	ldr	r3, [pc, #228]	@ (8008198 <_dtoa_r+0x700>)
 80080b4:	f7f8 f85a 	bl	800016c <__adddf3>
 80080b8:	4602      	mov	r2, r0
 80080ba:	460b      	mov	r3, r1
 80080bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080c0:	f7f8 fc9a 	bl	80009f8 <__aeabi_dcmpgt>
 80080c4:	2800      	cmp	r0, #0
 80080c6:	d145      	bne.n	8008154 <_dtoa_r+0x6bc>
 80080c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80080cc:	2000      	movs	r0, #0
 80080ce:	4932      	ldr	r1, [pc, #200]	@ (8008198 <_dtoa_r+0x700>)
 80080d0:	f7f8 f84a 	bl	8000168 <__aeabi_dsub>
 80080d4:	4602      	mov	r2, r0
 80080d6:	460b      	mov	r3, r1
 80080d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080dc:	f7f8 fc6e 	bl	80009bc <__aeabi_dcmplt>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	f43f aef6 	beq.w	8007ed2 <_dtoa_r+0x43a>
 80080e6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80080e8:	1e73      	subs	r3, r6, #1
 80080ea:	9313      	str	r3, [sp, #76]	@ 0x4c
 80080ec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80080f0:	2b30      	cmp	r3, #48	@ 0x30
 80080f2:	d0f8      	beq.n	80080e6 <_dtoa_r+0x64e>
 80080f4:	9f04      	ldr	r7, [sp, #16]
 80080f6:	e73f      	b.n	8007f78 <_dtoa_r+0x4e0>
 80080f8:	4b29      	ldr	r3, [pc, #164]	@ (80081a0 <_dtoa_r+0x708>)
 80080fa:	f7f8 f9ed 	bl	80004d8 <__aeabi_dmul>
 80080fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008102:	e7bc      	b.n	800807e <_dtoa_r+0x5e6>
 8008104:	d10c      	bne.n	8008120 <_dtoa_r+0x688>
 8008106:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800810a:	2200      	movs	r2, #0
 800810c:	4b25      	ldr	r3, [pc, #148]	@ (80081a4 <_dtoa_r+0x70c>)
 800810e:	f7f8 f9e3 	bl	80004d8 <__aeabi_dmul>
 8008112:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008116:	f7f8 fc65 	bl	80009e4 <__aeabi_dcmpge>
 800811a:	2800      	cmp	r0, #0
 800811c:	f000 815b 	beq.w	80083d6 <_dtoa_r+0x93e>
 8008120:	2400      	movs	r4, #0
 8008122:	4625      	mov	r5, r4
 8008124:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008126:	4656      	mov	r6, sl
 8008128:	43db      	mvns	r3, r3
 800812a:	9304      	str	r3, [sp, #16]
 800812c:	2700      	movs	r7, #0
 800812e:	4621      	mov	r1, r4
 8008130:	4658      	mov	r0, fp
 8008132:	f000 fbb7 	bl	80088a4 <_Bfree>
 8008136:	2d00      	cmp	r5, #0
 8008138:	d0dc      	beq.n	80080f4 <_dtoa_r+0x65c>
 800813a:	b12f      	cbz	r7, 8008148 <_dtoa_r+0x6b0>
 800813c:	42af      	cmp	r7, r5
 800813e:	d003      	beq.n	8008148 <_dtoa_r+0x6b0>
 8008140:	4639      	mov	r1, r7
 8008142:	4658      	mov	r0, fp
 8008144:	f000 fbae 	bl	80088a4 <_Bfree>
 8008148:	4629      	mov	r1, r5
 800814a:	4658      	mov	r0, fp
 800814c:	f000 fbaa 	bl	80088a4 <_Bfree>
 8008150:	e7d0      	b.n	80080f4 <_dtoa_r+0x65c>
 8008152:	9704      	str	r7, [sp, #16]
 8008154:	4633      	mov	r3, r6
 8008156:	461e      	mov	r6, r3
 8008158:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800815c:	2a39      	cmp	r2, #57	@ 0x39
 800815e:	d107      	bne.n	8008170 <_dtoa_r+0x6d8>
 8008160:	459a      	cmp	sl, r3
 8008162:	d1f8      	bne.n	8008156 <_dtoa_r+0x6be>
 8008164:	9a04      	ldr	r2, [sp, #16]
 8008166:	3201      	adds	r2, #1
 8008168:	9204      	str	r2, [sp, #16]
 800816a:	2230      	movs	r2, #48	@ 0x30
 800816c:	f88a 2000 	strb.w	r2, [sl]
 8008170:	781a      	ldrb	r2, [r3, #0]
 8008172:	3201      	adds	r2, #1
 8008174:	701a      	strb	r2, [r3, #0]
 8008176:	e7bd      	b.n	80080f4 <_dtoa_r+0x65c>
 8008178:	2200      	movs	r2, #0
 800817a:	4b09      	ldr	r3, [pc, #36]	@ (80081a0 <_dtoa_r+0x708>)
 800817c:	f7f8 f9ac 	bl	80004d8 <__aeabi_dmul>
 8008180:	2200      	movs	r2, #0
 8008182:	2300      	movs	r3, #0
 8008184:	4604      	mov	r4, r0
 8008186:	460d      	mov	r5, r1
 8008188:	f7f8 fc0e 	bl	80009a8 <__aeabi_dcmpeq>
 800818c:	2800      	cmp	r0, #0
 800818e:	f43f aebc 	beq.w	8007f0a <_dtoa_r+0x472>
 8008192:	e6f1      	b.n	8007f78 <_dtoa_r+0x4e0>
 8008194:	0800bb60 	.word	0x0800bb60
 8008198:	3fe00000 	.word	0x3fe00000
 800819c:	3ff00000 	.word	0x3ff00000
 80081a0:	40240000 	.word	0x40240000
 80081a4:	40140000 	.word	0x40140000
 80081a8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80081aa:	2a00      	cmp	r2, #0
 80081ac:	f000 80db 	beq.w	8008366 <_dtoa_r+0x8ce>
 80081b0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80081b2:	2a01      	cmp	r2, #1
 80081b4:	f300 80bf 	bgt.w	8008336 <_dtoa_r+0x89e>
 80081b8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80081ba:	2a00      	cmp	r2, #0
 80081bc:	f000 80b7 	beq.w	800832e <_dtoa_r+0x896>
 80081c0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80081c4:	4646      	mov	r6, r8
 80081c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80081c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081ca:	2101      	movs	r1, #1
 80081cc:	441a      	add	r2, r3
 80081ce:	4658      	mov	r0, fp
 80081d0:	4498      	add	r8, r3
 80081d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80081d4:	f000 fc1a 	bl	8008a0c <__i2b>
 80081d8:	4605      	mov	r5, r0
 80081da:	b15e      	cbz	r6, 80081f4 <_dtoa_r+0x75c>
 80081dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081de:	2b00      	cmp	r3, #0
 80081e0:	dd08      	ble.n	80081f4 <_dtoa_r+0x75c>
 80081e2:	42b3      	cmp	r3, r6
 80081e4:	bfa8      	it	ge
 80081e6:	4633      	movge	r3, r6
 80081e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081ea:	eba8 0803 	sub.w	r8, r8, r3
 80081ee:	1af6      	subs	r6, r6, r3
 80081f0:	1ad3      	subs	r3, r2, r3
 80081f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80081f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081f6:	b1f3      	cbz	r3, 8008236 <_dtoa_r+0x79e>
 80081f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f000 80b7 	beq.w	800836e <_dtoa_r+0x8d6>
 8008200:	b18c      	cbz	r4, 8008226 <_dtoa_r+0x78e>
 8008202:	4629      	mov	r1, r5
 8008204:	4622      	mov	r2, r4
 8008206:	4658      	mov	r0, fp
 8008208:	f000 fcbe 	bl	8008b88 <__pow5mult>
 800820c:	464a      	mov	r2, r9
 800820e:	4601      	mov	r1, r0
 8008210:	4605      	mov	r5, r0
 8008212:	4658      	mov	r0, fp
 8008214:	f000 fc10 	bl	8008a38 <__multiply>
 8008218:	4649      	mov	r1, r9
 800821a:	9004      	str	r0, [sp, #16]
 800821c:	4658      	mov	r0, fp
 800821e:	f000 fb41 	bl	80088a4 <_Bfree>
 8008222:	9b04      	ldr	r3, [sp, #16]
 8008224:	4699      	mov	r9, r3
 8008226:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008228:	1b1a      	subs	r2, r3, r4
 800822a:	d004      	beq.n	8008236 <_dtoa_r+0x79e>
 800822c:	4649      	mov	r1, r9
 800822e:	4658      	mov	r0, fp
 8008230:	f000 fcaa 	bl	8008b88 <__pow5mult>
 8008234:	4681      	mov	r9, r0
 8008236:	2101      	movs	r1, #1
 8008238:	4658      	mov	r0, fp
 800823a:	f000 fbe7 	bl	8008a0c <__i2b>
 800823e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008240:	4604      	mov	r4, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	f000 81c9 	beq.w	80085da <_dtoa_r+0xb42>
 8008248:	461a      	mov	r2, r3
 800824a:	4601      	mov	r1, r0
 800824c:	4658      	mov	r0, fp
 800824e:	f000 fc9b 	bl	8008b88 <__pow5mult>
 8008252:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008254:	4604      	mov	r4, r0
 8008256:	2b01      	cmp	r3, #1
 8008258:	f300 808f 	bgt.w	800837a <_dtoa_r+0x8e2>
 800825c:	9b02      	ldr	r3, [sp, #8]
 800825e:	2b00      	cmp	r3, #0
 8008260:	f040 8087 	bne.w	8008372 <_dtoa_r+0x8da>
 8008264:	9b03      	ldr	r3, [sp, #12]
 8008266:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800826a:	2b00      	cmp	r3, #0
 800826c:	f040 8083 	bne.w	8008376 <_dtoa_r+0x8de>
 8008270:	9b03      	ldr	r3, [sp, #12]
 8008272:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008276:	0d1b      	lsrs	r3, r3, #20
 8008278:	051b      	lsls	r3, r3, #20
 800827a:	b12b      	cbz	r3, 8008288 <_dtoa_r+0x7f0>
 800827c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800827e:	f108 0801 	add.w	r8, r8, #1
 8008282:	3301      	adds	r3, #1
 8008284:	9309      	str	r3, [sp, #36]	@ 0x24
 8008286:	2301      	movs	r3, #1
 8008288:	930a      	str	r3, [sp, #40]	@ 0x28
 800828a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800828c:	2b00      	cmp	r3, #0
 800828e:	f000 81aa 	beq.w	80085e6 <_dtoa_r+0xb4e>
 8008292:	6923      	ldr	r3, [r4, #16]
 8008294:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008298:	6918      	ldr	r0, [r3, #16]
 800829a:	f000 fb6b 	bl	8008974 <__hi0bits>
 800829e:	f1c0 0020 	rsb	r0, r0, #32
 80082a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082a4:	4418      	add	r0, r3
 80082a6:	f010 001f 	ands.w	r0, r0, #31
 80082aa:	d071      	beq.n	8008390 <_dtoa_r+0x8f8>
 80082ac:	f1c0 0320 	rsb	r3, r0, #32
 80082b0:	2b04      	cmp	r3, #4
 80082b2:	dd65      	ble.n	8008380 <_dtoa_r+0x8e8>
 80082b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b6:	f1c0 001c 	rsb	r0, r0, #28
 80082ba:	4403      	add	r3, r0
 80082bc:	4480      	add	r8, r0
 80082be:	4406      	add	r6, r0
 80082c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80082c2:	f1b8 0f00 	cmp.w	r8, #0
 80082c6:	dd05      	ble.n	80082d4 <_dtoa_r+0x83c>
 80082c8:	4649      	mov	r1, r9
 80082ca:	4642      	mov	r2, r8
 80082cc:	4658      	mov	r0, fp
 80082ce:	f000 fcb5 	bl	8008c3c <__lshift>
 80082d2:	4681      	mov	r9, r0
 80082d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	dd05      	ble.n	80082e6 <_dtoa_r+0x84e>
 80082da:	4621      	mov	r1, r4
 80082dc:	461a      	mov	r2, r3
 80082de:	4658      	mov	r0, fp
 80082e0:	f000 fcac 	bl	8008c3c <__lshift>
 80082e4:	4604      	mov	r4, r0
 80082e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d053      	beq.n	8008394 <_dtoa_r+0x8fc>
 80082ec:	4621      	mov	r1, r4
 80082ee:	4648      	mov	r0, r9
 80082f0:	f000 fd10 	bl	8008d14 <__mcmp>
 80082f4:	2800      	cmp	r0, #0
 80082f6:	da4d      	bge.n	8008394 <_dtoa_r+0x8fc>
 80082f8:	1e7b      	subs	r3, r7, #1
 80082fa:	4649      	mov	r1, r9
 80082fc:	9304      	str	r3, [sp, #16]
 80082fe:	220a      	movs	r2, #10
 8008300:	2300      	movs	r3, #0
 8008302:	4658      	mov	r0, fp
 8008304:	f000 faf0 	bl	80088e8 <__multadd>
 8008308:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800830a:	4681      	mov	r9, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 816c 	beq.w	80085ea <_dtoa_r+0xb52>
 8008312:	2300      	movs	r3, #0
 8008314:	4629      	mov	r1, r5
 8008316:	220a      	movs	r2, #10
 8008318:	4658      	mov	r0, fp
 800831a:	f000 fae5 	bl	80088e8 <__multadd>
 800831e:	9b08      	ldr	r3, [sp, #32]
 8008320:	4605      	mov	r5, r0
 8008322:	2b00      	cmp	r3, #0
 8008324:	dc61      	bgt.n	80083ea <_dtoa_r+0x952>
 8008326:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008328:	2b02      	cmp	r3, #2
 800832a:	dc3b      	bgt.n	80083a4 <_dtoa_r+0x90c>
 800832c:	e05d      	b.n	80083ea <_dtoa_r+0x952>
 800832e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008330:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008334:	e746      	b.n	80081c4 <_dtoa_r+0x72c>
 8008336:	9b07      	ldr	r3, [sp, #28]
 8008338:	1e5c      	subs	r4, r3, #1
 800833a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800833c:	42a3      	cmp	r3, r4
 800833e:	bfbf      	itttt	lt
 8008340:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008342:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8008344:	1ae3      	sublt	r3, r4, r3
 8008346:	18d2      	addlt	r2, r2, r3
 8008348:	bfa8      	it	ge
 800834a:	1b1c      	subge	r4, r3, r4
 800834c:	9b07      	ldr	r3, [sp, #28]
 800834e:	bfbe      	ittt	lt
 8008350:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008352:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8008354:	2400      	movlt	r4, #0
 8008356:	2b00      	cmp	r3, #0
 8008358:	bfb5      	itete	lt
 800835a:	eba8 0603 	sublt.w	r6, r8, r3
 800835e:	4646      	movge	r6, r8
 8008360:	2300      	movlt	r3, #0
 8008362:	9b07      	ldrge	r3, [sp, #28]
 8008364:	e730      	b.n	80081c8 <_dtoa_r+0x730>
 8008366:	4646      	mov	r6, r8
 8008368:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800836a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800836c:	e735      	b.n	80081da <_dtoa_r+0x742>
 800836e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008370:	e75c      	b.n	800822c <_dtoa_r+0x794>
 8008372:	2300      	movs	r3, #0
 8008374:	e788      	b.n	8008288 <_dtoa_r+0x7f0>
 8008376:	9b02      	ldr	r3, [sp, #8]
 8008378:	e786      	b.n	8008288 <_dtoa_r+0x7f0>
 800837a:	2300      	movs	r3, #0
 800837c:	930a      	str	r3, [sp, #40]	@ 0x28
 800837e:	e788      	b.n	8008292 <_dtoa_r+0x7fa>
 8008380:	d09f      	beq.n	80082c2 <_dtoa_r+0x82a>
 8008382:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008384:	331c      	adds	r3, #28
 8008386:	441a      	add	r2, r3
 8008388:	4498      	add	r8, r3
 800838a:	441e      	add	r6, r3
 800838c:	9209      	str	r2, [sp, #36]	@ 0x24
 800838e:	e798      	b.n	80082c2 <_dtoa_r+0x82a>
 8008390:	4603      	mov	r3, r0
 8008392:	e7f6      	b.n	8008382 <_dtoa_r+0x8ea>
 8008394:	9b07      	ldr	r3, [sp, #28]
 8008396:	9704      	str	r7, [sp, #16]
 8008398:	2b00      	cmp	r3, #0
 800839a:	dc20      	bgt.n	80083de <_dtoa_r+0x946>
 800839c:	9308      	str	r3, [sp, #32]
 800839e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80083a0:	2b02      	cmp	r3, #2
 80083a2:	dd1e      	ble.n	80083e2 <_dtoa_r+0x94a>
 80083a4:	9b08      	ldr	r3, [sp, #32]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f47f aebc 	bne.w	8008124 <_dtoa_r+0x68c>
 80083ac:	4621      	mov	r1, r4
 80083ae:	2205      	movs	r2, #5
 80083b0:	4658      	mov	r0, fp
 80083b2:	f000 fa99 	bl	80088e8 <__multadd>
 80083b6:	4601      	mov	r1, r0
 80083b8:	4604      	mov	r4, r0
 80083ba:	4648      	mov	r0, r9
 80083bc:	f000 fcaa 	bl	8008d14 <__mcmp>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	f77f aeaf 	ble.w	8008124 <_dtoa_r+0x68c>
 80083c6:	2331      	movs	r3, #49	@ 0x31
 80083c8:	4656      	mov	r6, sl
 80083ca:	f806 3b01 	strb.w	r3, [r6], #1
 80083ce:	9b04      	ldr	r3, [sp, #16]
 80083d0:	3301      	adds	r3, #1
 80083d2:	9304      	str	r3, [sp, #16]
 80083d4:	e6aa      	b.n	800812c <_dtoa_r+0x694>
 80083d6:	9c07      	ldr	r4, [sp, #28]
 80083d8:	9704      	str	r7, [sp, #16]
 80083da:	4625      	mov	r5, r4
 80083dc:	e7f3      	b.n	80083c6 <_dtoa_r+0x92e>
 80083de:	9b07      	ldr	r3, [sp, #28]
 80083e0:	9308      	str	r3, [sp, #32]
 80083e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	f000 8104 	beq.w	80085f2 <_dtoa_r+0xb5a>
 80083ea:	2e00      	cmp	r6, #0
 80083ec:	dd05      	ble.n	80083fa <_dtoa_r+0x962>
 80083ee:	4629      	mov	r1, r5
 80083f0:	4632      	mov	r2, r6
 80083f2:	4658      	mov	r0, fp
 80083f4:	f000 fc22 	bl	8008c3c <__lshift>
 80083f8:	4605      	mov	r5, r0
 80083fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d05a      	beq.n	80084b6 <_dtoa_r+0xa1e>
 8008400:	4658      	mov	r0, fp
 8008402:	6869      	ldr	r1, [r5, #4]
 8008404:	f000 fa0e 	bl	8008824 <_Balloc>
 8008408:	4606      	mov	r6, r0
 800840a:	b928      	cbnz	r0, 8008418 <_dtoa_r+0x980>
 800840c:	4602      	mov	r2, r0
 800840e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008412:	4b83      	ldr	r3, [pc, #524]	@ (8008620 <_dtoa_r+0xb88>)
 8008414:	f7ff bb54 	b.w	8007ac0 <_dtoa_r+0x28>
 8008418:	692a      	ldr	r2, [r5, #16]
 800841a:	f105 010c 	add.w	r1, r5, #12
 800841e:	3202      	adds	r2, #2
 8008420:	0092      	lsls	r2, r2, #2
 8008422:	300c      	adds	r0, #12
 8008424:	f000 ffa8 	bl	8009378 <memcpy>
 8008428:	2201      	movs	r2, #1
 800842a:	4631      	mov	r1, r6
 800842c:	4658      	mov	r0, fp
 800842e:	f000 fc05 	bl	8008c3c <__lshift>
 8008432:	462f      	mov	r7, r5
 8008434:	4605      	mov	r5, r0
 8008436:	f10a 0301 	add.w	r3, sl, #1
 800843a:	9307      	str	r3, [sp, #28]
 800843c:	9b08      	ldr	r3, [sp, #32]
 800843e:	4453      	add	r3, sl
 8008440:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008442:	9b02      	ldr	r3, [sp, #8]
 8008444:	f003 0301 	and.w	r3, r3, #1
 8008448:	930a      	str	r3, [sp, #40]	@ 0x28
 800844a:	9b07      	ldr	r3, [sp, #28]
 800844c:	4621      	mov	r1, r4
 800844e:	3b01      	subs	r3, #1
 8008450:	4648      	mov	r0, r9
 8008452:	9302      	str	r3, [sp, #8]
 8008454:	f7ff fa95 	bl	8007982 <quorem>
 8008458:	4639      	mov	r1, r7
 800845a:	9008      	str	r0, [sp, #32]
 800845c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008460:	4648      	mov	r0, r9
 8008462:	f000 fc57 	bl	8008d14 <__mcmp>
 8008466:	462a      	mov	r2, r5
 8008468:	9009      	str	r0, [sp, #36]	@ 0x24
 800846a:	4621      	mov	r1, r4
 800846c:	4658      	mov	r0, fp
 800846e:	f000 fc6d 	bl	8008d4c <__mdiff>
 8008472:	68c2      	ldr	r2, [r0, #12]
 8008474:	4606      	mov	r6, r0
 8008476:	bb02      	cbnz	r2, 80084ba <_dtoa_r+0xa22>
 8008478:	4601      	mov	r1, r0
 800847a:	4648      	mov	r0, r9
 800847c:	f000 fc4a 	bl	8008d14 <__mcmp>
 8008480:	4602      	mov	r2, r0
 8008482:	4631      	mov	r1, r6
 8008484:	4658      	mov	r0, fp
 8008486:	920c      	str	r2, [sp, #48]	@ 0x30
 8008488:	f000 fa0c 	bl	80088a4 <_Bfree>
 800848c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800848e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008490:	9e07      	ldr	r6, [sp, #28]
 8008492:	ea43 0102 	orr.w	r1, r3, r2
 8008496:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008498:	4319      	orrs	r1, r3
 800849a:	d110      	bne.n	80084be <_dtoa_r+0xa26>
 800849c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80084a0:	d029      	beq.n	80084f6 <_dtoa_r+0xa5e>
 80084a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	dd02      	ble.n	80084ae <_dtoa_r+0xa16>
 80084a8:	9b08      	ldr	r3, [sp, #32]
 80084aa:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80084ae:	9b02      	ldr	r3, [sp, #8]
 80084b0:	f883 8000 	strb.w	r8, [r3]
 80084b4:	e63b      	b.n	800812e <_dtoa_r+0x696>
 80084b6:	4628      	mov	r0, r5
 80084b8:	e7bb      	b.n	8008432 <_dtoa_r+0x99a>
 80084ba:	2201      	movs	r2, #1
 80084bc:	e7e1      	b.n	8008482 <_dtoa_r+0x9ea>
 80084be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	db04      	blt.n	80084ce <_dtoa_r+0xa36>
 80084c4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80084c6:	430b      	orrs	r3, r1
 80084c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80084ca:	430b      	orrs	r3, r1
 80084cc:	d120      	bne.n	8008510 <_dtoa_r+0xa78>
 80084ce:	2a00      	cmp	r2, #0
 80084d0:	dded      	ble.n	80084ae <_dtoa_r+0xa16>
 80084d2:	4649      	mov	r1, r9
 80084d4:	2201      	movs	r2, #1
 80084d6:	4658      	mov	r0, fp
 80084d8:	f000 fbb0 	bl	8008c3c <__lshift>
 80084dc:	4621      	mov	r1, r4
 80084de:	4681      	mov	r9, r0
 80084e0:	f000 fc18 	bl	8008d14 <__mcmp>
 80084e4:	2800      	cmp	r0, #0
 80084e6:	dc03      	bgt.n	80084f0 <_dtoa_r+0xa58>
 80084e8:	d1e1      	bne.n	80084ae <_dtoa_r+0xa16>
 80084ea:	f018 0f01 	tst.w	r8, #1
 80084ee:	d0de      	beq.n	80084ae <_dtoa_r+0xa16>
 80084f0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80084f4:	d1d8      	bne.n	80084a8 <_dtoa_r+0xa10>
 80084f6:	2339      	movs	r3, #57	@ 0x39
 80084f8:	9a02      	ldr	r2, [sp, #8]
 80084fa:	7013      	strb	r3, [r2, #0]
 80084fc:	4633      	mov	r3, r6
 80084fe:	461e      	mov	r6, r3
 8008500:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008504:	3b01      	subs	r3, #1
 8008506:	2a39      	cmp	r2, #57	@ 0x39
 8008508:	d052      	beq.n	80085b0 <_dtoa_r+0xb18>
 800850a:	3201      	adds	r2, #1
 800850c:	701a      	strb	r2, [r3, #0]
 800850e:	e60e      	b.n	800812e <_dtoa_r+0x696>
 8008510:	2a00      	cmp	r2, #0
 8008512:	dd07      	ble.n	8008524 <_dtoa_r+0xa8c>
 8008514:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008518:	d0ed      	beq.n	80084f6 <_dtoa_r+0xa5e>
 800851a:	9a02      	ldr	r2, [sp, #8]
 800851c:	f108 0301 	add.w	r3, r8, #1
 8008520:	7013      	strb	r3, [r2, #0]
 8008522:	e604      	b.n	800812e <_dtoa_r+0x696>
 8008524:	9b07      	ldr	r3, [sp, #28]
 8008526:	9a07      	ldr	r2, [sp, #28]
 8008528:	f803 8c01 	strb.w	r8, [r3, #-1]
 800852c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800852e:	4293      	cmp	r3, r2
 8008530:	d028      	beq.n	8008584 <_dtoa_r+0xaec>
 8008532:	4649      	mov	r1, r9
 8008534:	2300      	movs	r3, #0
 8008536:	220a      	movs	r2, #10
 8008538:	4658      	mov	r0, fp
 800853a:	f000 f9d5 	bl	80088e8 <__multadd>
 800853e:	42af      	cmp	r7, r5
 8008540:	4681      	mov	r9, r0
 8008542:	f04f 0300 	mov.w	r3, #0
 8008546:	f04f 020a 	mov.w	r2, #10
 800854a:	4639      	mov	r1, r7
 800854c:	4658      	mov	r0, fp
 800854e:	d107      	bne.n	8008560 <_dtoa_r+0xac8>
 8008550:	f000 f9ca 	bl	80088e8 <__multadd>
 8008554:	4607      	mov	r7, r0
 8008556:	4605      	mov	r5, r0
 8008558:	9b07      	ldr	r3, [sp, #28]
 800855a:	3301      	adds	r3, #1
 800855c:	9307      	str	r3, [sp, #28]
 800855e:	e774      	b.n	800844a <_dtoa_r+0x9b2>
 8008560:	f000 f9c2 	bl	80088e8 <__multadd>
 8008564:	4629      	mov	r1, r5
 8008566:	4607      	mov	r7, r0
 8008568:	2300      	movs	r3, #0
 800856a:	220a      	movs	r2, #10
 800856c:	4658      	mov	r0, fp
 800856e:	f000 f9bb 	bl	80088e8 <__multadd>
 8008572:	4605      	mov	r5, r0
 8008574:	e7f0      	b.n	8008558 <_dtoa_r+0xac0>
 8008576:	9b08      	ldr	r3, [sp, #32]
 8008578:	2700      	movs	r7, #0
 800857a:	2b00      	cmp	r3, #0
 800857c:	bfcc      	ite	gt
 800857e:	461e      	movgt	r6, r3
 8008580:	2601      	movle	r6, #1
 8008582:	4456      	add	r6, sl
 8008584:	4649      	mov	r1, r9
 8008586:	2201      	movs	r2, #1
 8008588:	4658      	mov	r0, fp
 800858a:	f000 fb57 	bl	8008c3c <__lshift>
 800858e:	4621      	mov	r1, r4
 8008590:	4681      	mov	r9, r0
 8008592:	f000 fbbf 	bl	8008d14 <__mcmp>
 8008596:	2800      	cmp	r0, #0
 8008598:	dcb0      	bgt.n	80084fc <_dtoa_r+0xa64>
 800859a:	d102      	bne.n	80085a2 <_dtoa_r+0xb0a>
 800859c:	f018 0f01 	tst.w	r8, #1
 80085a0:	d1ac      	bne.n	80084fc <_dtoa_r+0xa64>
 80085a2:	4633      	mov	r3, r6
 80085a4:	461e      	mov	r6, r3
 80085a6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085aa:	2a30      	cmp	r2, #48	@ 0x30
 80085ac:	d0fa      	beq.n	80085a4 <_dtoa_r+0xb0c>
 80085ae:	e5be      	b.n	800812e <_dtoa_r+0x696>
 80085b0:	459a      	cmp	sl, r3
 80085b2:	d1a4      	bne.n	80084fe <_dtoa_r+0xa66>
 80085b4:	9b04      	ldr	r3, [sp, #16]
 80085b6:	3301      	adds	r3, #1
 80085b8:	9304      	str	r3, [sp, #16]
 80085ba:	2331      	movs	r3, #49	@ 0x31
 80085bc:	f88a 3000 	strb.w	r3, [sl]
 80085c0:	e5b5      	b.n	800812e <_dtoa_r+0x696>
 80085c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80085c4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008624 <_dtoa_r+0xb8c>
 80085c8:	b11b      	cbz	r3, 80085d2 <_dtoa_r+0xb3a>
 80085ca:	f10a 0308 	add.w	r3, sl, #8
 80085ce:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80085d0:	6013      	str	r3, [r2, #0]
 80085d2:	4650      	mov	r0, sl
 80085d4:	b017      	add	sp, #92	@ 0x5c
 80085d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085da:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80085dc:	2b01      	cmp	r3, #1
 80085de:	f77f ae3d 	ble.w	800825c <_dtoa_r+0x7c4>
 80085e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80085e6:	2001      	movs	r0, #1
 80085e8:	e65b      	b.n	80082a2 <_dtoa_r+0x80a>
 80085ea:	9b08      	ldr	r3, [sp, #32]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f77f aed6 	ble.w	800839e <_dtoa_r+0x906>
 80085f2:	4656      	mov	r6, sl
 80085f4:	4621      	mov	r1, r4
 80085f6:	4648      	mov	r0, r9
 80085f8:	f7ff f9c3 	bl	8007982 <quorem>
 80085fc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008600:	9b08      	ldr	r3, [sp, #32]
 8008602:	f806 8b01 	strb.w	r8, [r6], #1
 8008606:	eba6 020a 	sub.w	r2, r6, sl
 800860a:	4293      	cmp	r3, r2
 800860c:	ddb3      	ble.n	8008576 <_dtoa_r+0xade>
 800860e:	4649      	mov	r1, r9
 8008610:	2300      	movs	r3, #0
 8008612:	220a      	movs	r2, #10
 8008614:	4658      	mov	r0, fp
 8008616:	f000 f967 	bl	80088e8 <__multadd>
 800861a:	4681      	mov	r9, r0
 800861c:	e7ea      	b.n	80085f4 <_dtoa_r+0xb5c>
 800861e:	bf00      	nop
 8008620:	0800babd 	.word	0x0800babd
 8008624:	0800ba41 	.word	0x0800ba41

08008628 <_free_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4605      	mov	r5, r0
 800862c:	2900      	cmp	r1, #0
 800862e:	d040      	beq.n	80086b2 <_free_r+0x8a>
 8008630:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008634:	1f0c      	subs	r4, r1, #4
 8008636:	2b00      	cmp	r3, #0
 8008638:	bfb8      	it	lt
 800863a:	18e4      	addlt	r4, r4, r3
 800863c:	f000 f8e6 	bl	800880c <__malloc_lock>
 8008640:	4a1c      	ldr	r2, [pc, #112]	@ (80086b4 <_free_r+0x8c>)
 8008642:	6813      	ldr	r3, [r2, #0]
 8008644:	b933      	cbnz	r3, 8008654 <_free_r+0x2c>
 8008646:	6063      	str	r3, [r4, #4]
 8008648:	6014      	str	r4, [r2, #0]
 800864a:	4628      	mov	r0, r5
 800864c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008650:	f000 b8e2 	b.w	8008818 <__malloc_unlock>
 8008654:	42a3      	cmp	r3, r4
 8008656:	d908      	bls.n	800866a <_free_r+0x42>
 8008658:	6820      	ldr	r0, [r4, #0]
 800865a:	1821      	adds	r1, r4, r0
 800865c:	428b      	cmp	r3, r1
 800865e:	bf01      	itttt	eq
 8008660:	6819      	ldreq	r1, [r3, #0]
 8008662:	685b      	ldreq	r3, [r3, #4]
 8008664:	1809      	addeq	r1, r1, r0
 8008666:	6021      	streq	r1, [r4, #0]
 8008668:	e7ed      	b.n	8008646 <_free_r+0x1e>
 800866a:	461a      	mov	r2, r3
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	b10b      	cbz	r3, 8008674 <_free_r+0x4c>
 8008670:	42a3      	cmp	r3, r4
 8008672:	d9fa      	bls.n	800866a <_free_r+0x42>
 8008674:	6811      	ldr	r1, [r2, #0]
 8008676:	1850      	adds	r0, r2, r1
 8008678:	42a0      	cmp	r0, r4
 800867a:	d10b      	bne.n	8008694 <_free_r+0x6c>
 800867c:	6820      	ldr	r0, [r4, #0]
 800867e:	4401      	add	r1, r0
 8008680:	1850      	adds	r0, r2, r1
 8008682:	4283      	cmp	r3, r0
 8008684:	6011      	str	r1, [r2, #0]
 8008686:	d1e0      	bne.n	800864a <_free_r+0x22>
 8008688:	6818      	ldr	r0, [r3, #0]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	4408      	add	r0, r1
 800868e:	6010      	str	r0, [r2, #0]
 8008690:	6053      	str	r3, [r2, #4]
 8008692:	e7da      	b.n	800864a <_free_r+0x22>
 8008694:	d902      	bls.n	800869c <_free_r+0x74>
 8008696:	230c      	movs	r3, #12
 8008698:	602b      	str	r3, [r5, #0]
 800869a:	e7d6      	b.n	800864a <_free_r+0x22>
 800869c:	6820      	ldr	r0, [r4, #0]
 800869e:	1821      	adds	r1, r4, r0
 80086a0:	428b      	cmp	r3, r1
 80086a2:	bf01      	itttt	eq
 80086a4:	6819      	ldreq	r1, [r3, #0]
 80086a6:	685b      	ldreq	r3, [r3, #4]
 80086a8:	1809      	addeq	r1, r1, r0
 80086aa:	6021      	streq	r1, [r4, #0]
 80086ac:	6063      	str	r3, [r4, #4]
 80086ae:	6054      	str	r4, [r2, #4]
 80086b0:	e7cb      	b.n	800864a <_free_r+0x22>
 80086b2:	bd38      	pop	{r3, r4, r5, pc}
 80086b4:	20000680 	.word	0x20000680

080086b8 <malloc>:
 80086b8:	4b02      	ldr	r3, [pc, #8]	@ (80086c4 <malloc+0xc>)
 80086ba:	4601      	mov	r1, r0
 80086bc:	6818      	ldr	r0, [r3, #0]
 80086be:	f000 b825 	b.w	800870c <_malloc_r>
 80086c2:	bf00      	nop
 80086c4:	2000006c 	.word	0x2000006c

080086c8 <sbrk_aligned>:
 80086c8:	b570      	push	{r4, r5, r6, lr}
 80086ca:	4e0f      	ldr	r6, [pc, #60]	@ (8008708 <sbrk_aligned+0x40>)
 80086cc:	460c      	mov	r4, r1
 80086ce:	6831      	ldr	r1, [r6, #0]
 80086d0:	4605      	mov	r5, r0
 80086d2:	b911      	cbnz	r1, 80086da <sbrk_aligned+0x12>
 80086d4:	f000 fe40 	bl	8009358 <_sbrk_r>
 80086d8:	6030      	str	r0, [r6, #0]
 80086da:	4621      	mov	r1, r4
 80086dc:	4628      	mov	r0, r5
 80086de:	f000 fe3b 	bl	8009358 <_sbrk_r>
 80086e2:	1c43      	adds	r3, r0, #1
 80086e4:	d103      	bne.n	80086ee <sbrk_aligned+0x26>
 80086e6:	f04f 34ff 	mov.w	r4, #4294967295
 80086ea:	4620      	mov	r0, r4
 80086ec:	bd70      	pop	{r4, r5, r6, pc}
 80086ee:	1cc4      	adds	r4, r0, #3
 80086f0:	f024 0403 	bic.w	r4, r4, #3
 80086f4:	42a0      	cmp	r0, r4
 80086f6:	d0f8      	beq.n	80086ea <sbrk_aligned+0x22>
 80086f8:	1a21      	subs	r1, r4, r0
 80086fa:	4628      	mov	r0, r5
 80086fc:	f000 fe2c 	bl	8009358 <_sbrk_r>
 8008700:	3001      	adds	r0, #1
 8008702:	d1f2      	bne.n	80086ea <sbrk_aligned+0x22>
 8008704:	e7ef      	b.n	80086e6 <sbrk_aligned+0x1e>
 8008706:	bf00      	nop
 8008708:	2000067c 	.word	0x2000067c

0800870c <_malloc_r>:
 800870c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008710:	1ccd      	adds	r5, r1, #3
 8008712:	f025 0503 	bic.w	r5, r5, #3
 8008716:	3508      	adds	r5, #8
 8008718:	2d0c      	cmp	r5, #12
 800871a:	bf38      	it	cc
 800871c:	250c      	movcc	r5, #12
 800871e:	2d00      	cmp	r5, #0
 8008720:	4606      	mov	r6, r0
 8008722:	db01      	blt.n	8008728 <_malloc_r+0x1c>
 8008724:	42a9      	cmp	r1, r5
 8008726:	d904      	bls.n	8008732 <_malloc_r+0x26>
 8008728:	230c      	movs	r3, #12
 800872a:	6033      	str	r3, [r6, #0]
 800872c:	2000      	movs	r0, #0
 800872e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008732:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008808 <_malloc_r+0xfc>
 8008736:	f000 f869 	bl	800880c <__malloc_lock>
 800873a:	f8d8 3000 	ldr.w	r3, [r8]
 800873e:	461c      	mov	r4, r3
 8008740:	bb44      	cbnz	r4, 8008794 <_malloc_r+0x88>
 8008742:	4629      	mov	r1, r5
 8008744:	4630      	mov	r0, r6
 8008746:	f7ff ffbf 	bl	80086c8 <sbrk_aligned>
 800874a:	1c43      	adds	r3, r0, #1
 800874c:	4604      	mov	r4, r0
 800874e:	d158      	bne.n	8008802 <_malloc_r+0xf6>
 8008750:	f8d8 4000 	ldr.w	r4, [r8]
 8008754:	4627      	mov	r7, r4
 8008756:	2f00      	cmp	r7, #0
 8008758:	d143      	bne.n	80087e2 <_malloc_r+0xd6>
 800875a:	2c00      	cmp	r4, #0
 800875c:	d04b      	beq.n	80087f6 <_malloc_r+0xea>
 800875e:	6823      	ldr	r3, [r4, #0]
 8008760:	4639      	mov	r1, r7
 8008762:	4630      	mov	r0, r6
 8008764:	eb04 0903 	add.w	r9, r4, r3
 8008768:	f000 fdf6 	bl	8009358 <_sbrk_r>
 800876c:	4581      	cmp	r9, r0
 800876e:	d142      	bne.n	80087f6 <_malloc_r+0xea>
 8008770:	6821      	ldr	r1, [r4, #0]
 8008772:	4630      	mov	r0, r6
 8008774:	1a6d      	subs	r5, r5, r1
 8008776:	4629      	mov	r1, r5
 8008778:	f7ff ffa6 	bl	80086c8 <sbrk_aligned>
 800877c:	3001      	adds	r0, #1
 800877e:	d03a      	beq.n	80087f6 <_malloc_r+0xea>
 8008780:	6823      	ldr	r3, [r4, #0]
 8008782:	442b      	add	r3, r5
 8008784:	6023      	str	r3, [r4, #0]
 8008786:	f8d8 3000 	ldr.w	r3, [r8]
 800878a:	685a      	ldr	r2, [r3, #4]
 800878c:	bb62      	cbnz	r2, 80087e8 <_malloc_r+0xdc>
 800878e:	f8c8 7000 	str.w	r7, [r8]
 8008792:	e00f      	b.n	80087b4 <_malloc_r+0xa8>
 8008794:	6822      	ldr	r2, [r4, #0]
 8008796:	1b52      	subs	r2, r2, r5
 8008798:	d420      	bmi.n	80087dc <_malloc_r+0xd0>
 800879a:	2a0b      	cmp	r2, #11
 800879c:	d917      	bls.n	80087ce <_malloc_r+0xc2>
 800879e:	1961      	adds	r1, r4, r5
 80087a0:	42a3      	cmp	r3, r4
 80087a2:	6025      	str	r5, [r4, #0]
 80087a4:	bf18      	it	ne
 80087a6:	6059      	strne	r1, [r3, #4]
 80087a8:	6863      	ldr	r3, [r4, #4]
 80087aa:	bf08      	it	eq
 80087ac:	f8c8 1000 	streq.w	r1, [r8]
 80087b0:	5162      	str	r2, [r4, r5]
 80087b2:	604b      	str	r3, [r1, #4]
 80087b4:	4630      	mov	r0, r6
 80087b6:	f000 f82f 	bl	8008818 <__malloc_unlock>
 80087ba:	f104 000b 	add.w	r0, r4, #11
 80087be:	1d23      	adds	r3, r4, #4
 80087c0:	f020 0007 	bic.w	r0, r0, #7
 80087c4:	1ac2      	subs	r2, r0, r3
 80087c6:	bf1c      	itt	ne
 80087c8:	1a1b      	subne	r3, r3, r0
 80087ca:	50a3      	strne	r3, [r4, r2]
 80087cc:	e7af      	b.n	800872e <_malloc_r+0x22>
 80087ce:	6862      	ldr	r2, [r4, #4]
 80087d0:	42a3      	cmp	r3, r4
 80087d2:	bf0c      	ite	eq
 80087d4:	f8c8 2000 	streq.w	r2, [r8]
 80087d8:	605a      	strne	r2, [r3, #4]
 80087da:	e7eb      	b.n	80087b4 <_malloc_r+0xa8>
 80087dc:	4623      	mov	r3, r4
 80087de:	6864      	ldr	r4, [r4, #4]
 80087e0:	e7ae      	b.n	8008740 <_malloc_r+0x34>
 80087e2:	463c      	mov	r4, r7
 80087e4:	687f      	ldr	r7, [r7, #4]
 80087e6:	e7b6      	b.n	8008756 <_malloc_r+0x4a>
 80087e8:	461a      	mov	r2, r3
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	42a3      	cmp	r3, r4
 80087ee:	d1fb      	bne.n	80087e8 <_malloc_r+0xdc>
 80087f0:	2300      	movs	r3, #0
 80087f2:	6053      	str	r3, [r2, #4]
 80087f4:	e7de      	b.n	80087b4 <_malloc_r+0xa8>
 80087f6:	230c      	movs	r3, #12
 80087f8:	4630      	mov	r0, r6
 80087fa:	6033      	str	r3, [r6, #0]
 80087fc:	f000 f80c 	bl	8008818 <__malloc_unlock>
 8008800:	e794      	b.n	800872c <_malloc_r+0x20>
 8008802:	6005      	str	r5, [r0, #0]
 8008804:	e7d6      	b.n	80087b4 <_malloc_r+0xa8>
 8008806:	bf00      	nop
 8008808:	20000680 	.word	0x20000680

0800880c <__malloc_lock>:
 800880c:	4801      	ldr	r0, [pc, #4]	@ (8008814 <__malloc_lock+0x8>)
 800880e:	f7ff b8a8 	b.w	8007962 <__retarget_lock_acquire_recursive>
 8008812:	bf00      	nop
 8008814:	20000678 	.word	0x20000678

08008818 <__malloc_unlock>:
 8008818:	4801      	ldr	r0, [pc, #4]	@ (8008820 <__malloc_unlock+0x8>)
 800881a:	f7ff b8a3 	b.w	8007964 <__retarget_lock_release_recursive>
 800881e:	bf00      	nop
 8008820:	20000678 	.word	0x20000678

08008824 <_Balloc>:
 8008824:	b570      	push	{r4, r5, r6, lr}
 8008826:	69c6      	ldr	r6, [r0, #28]
 8008828:	4604      	mov	r4, r0
 800882a:	460d      	mov	r5, r1
 800882c:	b976      	cbnz	r6, 800884c <_Balloc+0x28>
 800882e:	2010      	movs	r0, #16
 8008830:	f7ff ff42 	bl	80086b8 <malloc>
 8008834:	4602      	mov	r2, r0
 8008836:	61e0      	str	r0, [r4, #28]
 8008838:	b920      	cbnz	r0, 8008844 <_Balloc+0x20>
 800883a:	216b      	movs	r1, #107	@ 0x6b
 800883c:	4b17      	ldr	r3, [pc, #92]	@ (800889c <_Balloc+0x78>)
 800883e:	4818      	ldr	r0, [pc, #96]	@ (80088a0 <_Balloc+0x7c>)
 8008840:	f000 fda8 	bl	8009394 <__assert_func>
 8008844:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008848:	6006      	str	r6, [r0, #0]
 800884a:	60c6      	str	r6, [r0, #12]
 800884c:	69e6      	ldr	r6, [r4, #28]
 800884e:	68f3      	ldr	r3, [r6, #12]
 8008850:	b183      	cbz	r3, 8008874 <_Balloc+0x50>
 8008852:	69e3      	ldr	r3, [r4, #28]
 8008854:	68db      	ldr	r3, [r3, #12]
 8008856:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800885a:	b9b8      	cbnz	r0, 800888c <_Balloc+0x68>
 800885c:	2101      	movs	r1, #1
 800885e:	fa01 f605 	lsl.w	r6, r1, r5
 8008862:	1d72      	adds	r2, r6, #5
 8008864:	4620      	mov	r0, r4
 8008866:	0092      	lsls	r2, r2, #2
 8008868:	f000 fdb2 	bl	80093d0 <_calloc_r>
 800886c:	b160      	cbz	r0, 8008888 <_Balloc+0x64>
 800886e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008872:	e00e      	b.n	8008892 <_Balloc+0x6e>
 8008874:	2221      	movs	r2, #33	@ 0x21
 8008876:	2104      	movs	r1, #4
 8008878:	4620      	mov	r0, r4
 800887a:	f000 fda9 	bl	80093d0 <_calloc_r>
 800887e:	69e3      	ldr	r3, [r4, #28]
 8008880:	60f0      	str	r0, [r6, #12]
 8008882:	68db      	ldr	r3, [r3, #12]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1e4      	bne.n	8008852 <_Balloc+0x2e>
 8008888:	2000      	movs	r0, #0
 800888a:	bd70      	pop	{r4, r5, r6, pc}
 800888c:	6802      	ldr	r2, [r0, #0]
 800888e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008892:	2300      	movs	r3, #0
 8008894:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008898:	e7f7      	b.n	800888a <_Balloc+0x66>
 800889a:	bf00      	nop
 800889c:	0800ba4e 	.word	0x0800ba4e
 80088a0:	0800bace 	.word	0x0800bace

080088a4 <_Bfree>:
 80088a4:	b570      	push	{r4, r5, r6, lr}
 80088a6:	69c6      	ldr	r6, [r0, #28]
 80088a8:	4605      	mov	r5, r0
 80088aa:	460c      	mov	r4, r1
 80088ac:	b976      	cbnz	r6, 80088cc <_Bfree+0x28>
 80088ae:	2010      	movs	r0, #16
 80088b0:	f7ff ff02 	bl	80086b8 <malloc>
 80088b4:	4602      	mov	r2, r0
 80088b6:	61e8      	str	r0, [r5, #28]
 80088b8:	b920      	cbnz	r0, 80088c4 <_Bfree+0x20>
 80088ba:	218f      	movs	r1, #143	@ 0x8f
 80088bc:	4b08      	ldr	r3, [pc, #32]	@ (80088e0 <_Bfree+0x3c>)
 80088be:	4809      	ldr	r0, [pc, #36]	@ (80088e4 <_Bfree+0x40>)
 80088c0:	f000 fd68 	bl	8009394 <__assert_func>
 80088c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088c8:	6006      	str	r6, [r0, #0]
 80088ca:	60c6      	str	r6, [r0, #12]
 80088cc:	b13c      	cbz	r4, 80088de <_Bfree+0x3a>
 80088ce:	69eb      	ldr	r3, [r5, #28]
 80088d0:	6862      	ldr	r2, [r4, #4]
 80088d2:	68db      	ldr	r3, [r3, #12]
 80088d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088d8:	6021      	str	r1, [r4, #0]
 80088da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088de:	bd70      	pop	{r4, r5, r6, pc}
 80088e0:	0800ba4e 	.word	0x0800ba4e
 80088e4:	0800bace 	.word	0x0800bace

080088e8 <__multadd>:
 80088e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ec:	4607      	mov	r7, r0
 80088ee:	460c      	mov	r4, r1
 80088f0:	461e      	mov	r6, r3
 80088f2:	2000      	movs	r0, #0
 80088f4:	690d      	ldr	r5, [r1, #16]
 80088f6:	f101 0c14 	add.w	ip, r1, #20
 80088fa:	f8dc 3000 	ldr.w	r3, [ip]
 80088fe:	3001      	adds	r0, #1
 8008900:	b299      	uxth	r1, r3
 8008902:	fb02 6101 	mla	r1, r2, r1, r6
 8008906:	0c1e      	lsrs	r6, r3, #16
 8008908:	0c0b      	lsrs	r3, r1, #16
 800890a:	fb02 3306 	mla	r3, r2, r6, r3
 800890e:	b289      	uxth	r1, r1
 8008910:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008914:	4285      	cmp	r5, r0
 8008916:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800891a:	f84c 1b04 	str.w	r1, [ip], #4
 800891e:	dcec      	bgt.n	80088fa <__multadd+0x12>
 8008920:	b30e      	cbz	r6, 8008966 <__multadd+0x7e>
 8008922:	68a3      	ldr	r3, [r4, #8]
 8008924:	42ab      	cmp	r3, r5
 8008926:	dc19      	bgt.n	800895c <__multadd+0x74>
 8008928:	6861      	ldr	r1, [r4, #4]
 800892a:	4638      	mov	r0, r7
 800892c:	3101      	adds	r1, #1
 800892e:	f7ff ff79 	bl	8008824 <_Balloc>
 8008932:	4680      	mov	r8, r0
 8008934:	b928      	cbnz	r0, 8008942 <__multadd+0x5a>
 8008936:	4602      	mov	r2, r0
 8008938:	21ba      	movs	r1, #186	@ 0xba
 800893a:	4b0c      	ldr	r3, [pc, #48]	@ (800896c <__multadd+0x84>)
 800893c:	480c      	ldr	r0, [pc, #48]	@ (8008970 <__multadd+0x88>)
 800893e:	f000 fd29 	bl	8009394 <__assert_func>
 8008942:	6922      	ldr	r2, [r4, #16]
 8008944:	f104 010c 	add.w	r1, r4, #12
 8008948:	3202      	adds	r2, #2
 800894a:	0092      	lsls	r2, r2, #2
 800894c:	300c      	adds	r0, #12
 800894e:	f000 fd13 	bl	8009378 <memcpy>
 8008952:	4621      	mov	r1, r4
 8008954:	4638      	mov	r0, r7
 8008956:	f7ff ffa5 	bl	80088a4 <_Bfree>
 800895a:	4644      	mov	r4, r8
 800895c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008960:	3501      	adds	r5, #1
 8008962:	615e      	str	r6, [r3, #20]
 8008964:	6125      	str	r5, [r4, #16]
 8008966:	4620      	mov	r0, r4
 8008968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800896c:	0800babd 	.word	0x0800babd
 8008970:	0800bace 	.word	0x0800bace

08008974 <__hi0bits>:
 8008974:	4603      	mov	r3, r0
 8008976:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800897a:	bf3a      	itte	cc
 800897c:	0403      	lslcc	r3, r0, #16
 800897e:	2010      	movcc	r0, #16
 8008980:	2000      	movcs	r0, #0
 8008982:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008986:	bf3c      	itt	cc
 8008988:	021b      	lslcc	r3, r3, #8
 800898a:	3008      	addcc	r0, #8
 800898c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008990:	bf3c      	itt	cc
 8008992:	011b      	lslcc	r3, r3, #4
 8008994:	3004      	addcc	r0, #4
 8008996:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800899a:	bf3c      	itt	cc
 800899c:	009b      	lslcc	r3, r3, #2
 800899e:	3002      	addcc	r0, #2
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	db05      	blt.n	80089b0 <__hi0bits+0x3c>
 80089a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80089a8:	f100 0001 	add.w	r0, r0, #1
 80089ac:	bf08      	it	eq
 80089ae:	2020      	moveq	r0, #32
 80089b0:	4770      	bx	lr

080089b2 <__lo0bits>:
 80089b2:	6803      	ldr	r3, [r0, #0]
 80089b4:	4602      	mov	r2, r0
 80089b6:	f013 0007 	ands.w	r0, r3, #7
 80089ba:	d00b      	beq.n	80089d4 <__lo0bits+0x22>
 80089bc:	07d9      	lsls	r1, r3, #31
 80089be:	d421      	bmi.n	8008a04 <__lo0bits+0x52>
 80089c0:	0798      	lsls	r0, r3, #30
 80089c2:	bf49      	itett	mi
 80089c4:	085b      	lsrmi	r3, r3, #1
 80089c6:	089b      	lsrpl	r3, r3, #2
 80089c8:	2001      	movmi	r0, #1
 80089ca:	6013      	strmi	r3, [r2, #0]
 80089cc:	bf5c      	itt	pl
 80089ce:	2002      	movpl	r0, #2
 80089d0:	6013      	strpl	r3, [r2, #0]
 80089d2:	4770      	bx	lr
 80089d4:	b299      	uxth	r1, r3
 80089d6:	b909      	cbnz	r1, 80089dc <__lo0bits+0x2a>
 80089d8:	2010      	movs	r0, #16
 80089da:	0c1b      	lsrs	r3, r3, #16
 80089dc:	b2d9      	uxtb	r1, r3
 80089de:	b909      	cbnz	r1, 80089e4 <__lo0bits+0x32>
 80089e0:	3008      	adds	r0, #8
 80089e2:	0a1b      	lsrs	r3, r3, #8
 80089e4:	0719      	lsls	r1, r3, #28
 80089e6:	bf04      	itt	eq
 80089e8:	091b      	lsreq	r3, r3, #4
 80089ea:	3004      	addeq	r0, #4
 80089ec:	0799      	lsls	r1, r3, #30
 80089ee:	bf04      	itt	eq
 80089f0:	089b      	lsreq	r3, r3, #2
 80089f2:	3002      	addeq	r0, #2
 80089f4:	07d9      	lsls	r1, r3, #31
 80089f6:	d403      	bmi.n	8008a00 <__lo0bits+0x4e>
 80089f8:	085b      	lsrs	r3, r3, #1
 80089fa:	f100 0001 	add.w	r0, r0, #1
 80089fe:	d003      	beq.n	8008a08 <__lo0bits+0x56>
 8008a00:	6013      	str	r3, [r2, #0]
 8008a02:	4770      	bx	lr
 8008a04:	2000      	movs	r0, #0
 8008a06:	4770      	bx	lr
 8008a08:	2020      	movs	r0, #32
 8008a0a:	4770      	bx	lr

08008a0c <__i2b>:
 8008a0c:	b510      	push	{r4, lr}
 8008a0e:	460c      	mov	r4, r1
 8008a10:	2101      	movs	r1, #1
 8008a12:	f7ff ff07 	bl	8008824 <_Balloc>
 8008a16:	4602      	mov	r2, r0
 8008a18:	b928      	cbnz	r0, 8008a26 <__i2b+0x1a>
 8008a1a:	f240 1145 	movw	r1, #325	@ 0x145
 8008a1e:	4b04      	ldr	r3, [pc, #16]	@ (8008a30 <__i2b+0x24>)
 8008a20:	4804      	ldr	r0, [pc, #16]	@ (8008a34 <__i2b+0x28>)
 8008a22:	f000 fcb7 	bl	8009394 <__assert_func>
 8008a26:	2301      	movs	r3, #1
 8008a28:	6144      	str	r4, [r0, #20]
 8008a2a:	6103      	str	r3, [r0, #16]
 8008a2c:	bd10      	pop	{r4, pc}
 8008a2e:	bf00      	nop
 8008a30:	0800babd 	.word	0x0800babd
 8008a34:	0800bace 	.word	0x0800bace

08008a38 <__multiply>:
 8008a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a3c:	4614      	mov	r4, r2
 8008a3e:	690a      	ldr	r2, [r1, #16]
 8008a40:	6923      	ldr	r3, [r4, #16]
 8008a42:	460f      	mov	r7, r1
 8008a44:	429a      	cmp	r2, r3
 8008a46:	bfa2      	ittt	ge
 8008a48:	4623      	movge	r3, r4
 8008a4a:	460c      	movge	r4, r1
 8008a4c:	461f      	movge	r7, r3
 8008a4e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008a52:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008a56:	68a3      	ldr	r3, [r4, #8]
 8008a58:	6861      	ldr	r1, [r4, #4]
 8008a5a:	eb0a 0609 	add.w	r6, sl, r9
 8008a5e:	42b3      	cmp	r3, r6
 8008a60:	b085      	sub	sp, #20
 8008a62:	bfb8      	it	lt
 8008a64:	3101      	addlt	r1, #1
 8008a66:	f7ff fedd 	bl	8008824 <_Balloc>
 8008a6a:	b930      	cbnz	r0, 8008a7a <__multiply+0x42>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008a72:	4b43      	ldr	r3, [pc, #268]	@ (8008b80 <__multiply+0x148>)
 8008a74:	4843      	ldr	r0, [pc, #268]	@ (8008b84 <__multiply+0x14c>)
 8008a76:	f000 fc8d 	bl	8009394 <__assert_func>
 8008a7a:	f100 0514 	add.w	r5, r0, #20
 8008a7e:	462b      	mov	r3, r5
 8008a80:	2200      	movs	r2, #0
 8008a82:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008a86:	4543      	cmp	r3, r8
 8008a88:	d321      	bcc.n	8008ace <__multiply+0x96>
 8008a8a:	f107 0114 	add.w	r1, r7, #20
 8008a8e:	f104 0214 	add.w	r2, r4, #20
 8008a92:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008a96:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008a9a:	9302      	str	r3, [sp, #8]
 8008a9c:	1b13      	subs	r3, r2, r4
 8008a9e:	3b15      	subs	r3, #21
 8008aa0:	f023 0303 	bic.w	r3, r3, #3
 8008aa4:	3304      	adds	r3, #4
 8008aa6:	f104 0715 	add.w	r7, r4, #21
 8008aaa:	42ba      	cmp	r2, r7
 8008aac:	bf38      	it	cc
 8008aae:	2304      	movcc	r3, #4
 8008ab0:	9301      	str	r3, [sp, #4]
 8008ab2:	9b02      	ldr	r3, [sp, #8]
 8008ab4:	9103      	str	r1, [sp, #12]
 8008ab6:	428b      	cmp	r3, r1
 8008ab8:	d80c      	bhi.n	8008ad4 <__multiply+0x9c>
 8008aba:	2e00      	cmp	r6, #0
 8008abc:	dd03      	ble.n	8008ac6 <__multiply+0x8e>
 8008abe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d05a      	beq.n	8008b7c <__multiply+0x144>
 8008ac6:	6106      	str	r6, [r0, #16]
 8008ac8:	b005      	add	sp, #20
 8008aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ace:	f843 2b04 	str.w	r2, [r3], #4
 8008ad2:	e7d8      	b.n	8008a86 <__multiply+0x4e>
 8008ad4:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ad8:	f1ba 0f00 	cmp.w	sl, #0
 8008adc:	d023      	beq.n	8008b26 <__multiply+0xee>
 8008ade:	46a9      	mov	r9, r5
 8008ae0:	f04f 0c00 	mov.w	ip, #0
 8008ae4:	f104 0e14 	add.w	lr, r4, #20
 8008ae8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008aec:	f8d9 3000 	ldr.w	r3, [r9]
 8008af0:	fa1f fb87 	uxth.w	fp, r7
 8008af4:	b29b      	uxth	r3, r3
 8008af6:	fb0a 330b 	mla	r3, sl, fp, r3
 8008afa:	4463      	add	r3, ip
 8008afc:	f8d9 c000 	ldr.w	ip, [r9]
 8008b00:	0c3f      	lsrs	r7, r7, #16
 8008b02:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008b06:	fb0a c707 	mla	r7, sl, r7, ip
 8008b0a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008b14:	4572      	cmp	r2, lr
 8008b16:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008b1a:	f849 3b04 	str.w	r3, [r9], #4
 8008b1e:	d8e3      	bhi.n	8008ae8 <__multiply+0xb0>
 8008b20:	9b01      	ldr	r3, [sp, #4]
 8008b22:	f845 c003 	str.w	ip, [r5, r3]
 8008b26:	9b03      	ldr	r3, [sp, #12]
 8008b28:	3104      	adds	r1, #4
 8008b2a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b2e:	f1b9 0f00 	cmp.w	r9, #0
 8008b32:	d021      	beq.n	8008b78 <__multiply+0x140>
 8008b34:	46ae      	mov	lr, r5
 8008b36:	f04f 0a00 	mov.w	sl, #0
 8008b3a:	682b      	ldr	r3, [r5, #0]
 8008b3c:	f104 0c14 	add.w	ip, r4, #20
 8008b40:	f8bc b000 	ldrh.w	fp, [ip]
 8008b44:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008b48:	b29b      	uxth	r3, r3
 8008b4a:	fb09 770b 	mla	r7, r9, fp, r7
 8008b4e:	4457      	add	r7, sl
 8008b50:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008b54:	f84e 3b04 	str.w	r3, [lr], #4
 8008b58:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b60:	f8be 3000 	ldrh.w	r3, [lr]
 8008b64:	4562      	cmp	r2, ip
 8008b66:	fb09 330a 	mla	r3, r9, sl, r3
 8008b6a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008b6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b72:	d8e5      	bhi.n	8008b40 <__multiply+0x108>
 8008b74:	9f01      	ldr	r7, [sp, #4]
 8008b76:	51eb      	str	r3, [r5, r7]
 8008b78:	3504      	adds	r5, #4
 8008b7a:	e79a      	b.n	8008ab2 <__multiply+0x7a>
 8008b7c:	3e01      	subs	r6, #1
 8008b7e:	e79c      	b.n	8008aba <__multiply+0x82>
 8008b80:	0800babd 	.word	0x0800babd
 8008b84:	0800bace 	.word	0x0800bace

08008b88 <__pow5mult>:
 8008b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b8c:	4615      	mov	r5, r2
 8008b8e:	f012 0203 	ands.w	r2, r2, #3
 8008b92:	4607      	mov	r7, r0
 8008b94:	460e      	mov	r6, r1
 8008b96:	d007      	beq.n	8008ba8 <__pow5mult+0x20>
 8008b98:	4c25      	ldr	r4, [pc, #148]	@ (8008c30 <__pow5mult+0xa8>)
 8008b9a:	3a01      	subs	r2, #1
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008ba2:	f7ff fea1 	bl	80088e8 <__multadd>
 8008ba6:	4606      	mov	r6, r0
 8008ba8:	10ad      	asrs	r5, r5, #2
 8008baa:	d03d      	beq.n	8008c28 <__pow5mult+0xa0>
 8008bac:	69fc      	ldr	r4, [r7, #28]
 8008bae:	b97c      	cbnz	r4, 8008bd0 <__pow5mult+0x48>
 8008bb0:	2010      	movs	r0, #16
 8008bb2:	f7ff fd81 	bl	80086b8 <malloc>
 8008bb6:	4602      	mov	r2, r0
 8008bb8:	61f8      	str	r0, [r7, #28]
 8008bba:	b928      	cbnz	r0, 8008bc8 <__pow5mult+0x40>
 8008bbc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8008c34 <__pow5mult+0xac>)
 8008bc2:	481d      	ldr	r0, [pc, #116]	@ (8008c38 <__pow5mult+0xb0>)
 8008bc4:	f000 fbe6 	bl	8009394 <__assert_func>
 8008bc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bcc:	6004      	str	r4, [r0, #0]
 8008bce:	60c4      	str	r4, [r0, #12]
 8008bd0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008bd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008bd8:	b94c      	cbnz	r4, 8008bee <__pow5mult+0x66>
 8008bda:	f240 2171 	movw	r1, #625	@ 0x271
 8008bde:	4638      	mov	r0, r7
 8008be0:	f7ff ff14 	bl	8008a0c <__i2b>
 8008be4:	2300      	movs	r3, #0
 8008be6:	4604      	mov	r4, r0
 8008be8:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bec:	6003      	str	r3, [r0, #0]
 8008bee:	f04f 0900 	mov.w	r9, #0
 8008bf2:	07eb      	lsls	r3, r5, #31
 8008bf4:	d50a      	bpl.n	8008c0c <__pow5mult+0x84>
 8008bf6:	4631      	mov	r1, r6
 8008bf8:	4622      	mov	r2, r4
 8008bfa:	4638      	mov	r0, r7
 8008bfc:	f7ff ff1c 	bl	8008a38 <__multiply>
 8008c00:	4680      	mov	r8, r0
 8008c02:	4631      	mov	r1, r6
 8008c04:	4638      	mov	r0, r7
 8008c06:	f7ff fe4d 	bl	80088a4 <_Bfree>
 8008c0a:	4646      	mov	r6, r8
 8008c0c:	106d      	asrs	r5, r5, #1
 8008c0e:	d00b      	beq.n	8008c28 <__pow5mult+0xa0>
 8008c10:	6820      	ldr	r0, [r4, #0]
 8008c12:	b938      	cbnz	r0, 8008c24 <__pow5mult+0x9c>
 8008c14:	4622      	mov	r2, r4
 8008c16:	4621      	mov	r1, r4
 8008c18:	4638      	mov	r0, r7
 8008c1a:	f7ff ff0d 	bl	8008a38 <__multiply>
 8008c1e:	6020      	str	r0, [r4, #0]
 8008c20:	f8c0 9000 	str.w	r9, [r0]
 8008c24:	4604      	mov	r4, r0
 8008c26:	e7e4      	b.n	8008bf2 <__pow5mult+0x6a>
 8008c28:	4630      	mov	r0, r6
 8008c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c2e:	bf00      	nop
 8008c30:	0800bb28 	.word	0x0800bb28
 8008c34:	0800ba4e 	.word	0x0800ba4e
 8008c38:	0800bace 	.word	0x0800bace

08008c3c <__lshift>:
 8008c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c40:	460c      	mov	r4, r1
 8008c42:	4607      	mov	r7, r0
 8008c44:	4691      	mov	r9, r2
 8008c46:	6923      	ldr	r3, [r4, #16]
 8008c48:	6849      	ldr	r1, [r1, #4]
 8008c4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c4e:	68a3      	ldr	r3, [r4, #8]
 8008c50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c54:	f108 0601 	add.w	r6, r8, #1
 8008c58:	42b3      	cmp	r3, r6
 8008c5a:	db0b      	blt.n	8008c74 <__lshift+0x38>
 8008c5c:	4638      	mov	r0, r7
 8008c5e:	f7ff fde1 	bl	8008824 <_Balloc>
 8008c62:	4605      	mov	r5, r0
 8008c64:	b948      	cbnz	r0, 8008c7a <__lshift+0x3e>
 8008c66:	4602      	mov	r2, r0
 8008c68:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008c6c:	4b27      	ldr	r3, [pc, #156]	@ (8008d0c <__lshift+0xd0>)
 8008c6e:	4828      	ldr	r0, [pc, #160]	@ (8008d10 <__lshift+0xd4>)
 8008c70:	f000 fb90 	bl	8009394 <__assert_func>
 8008c74:	3101      	adds	r1, #1
 8008c76:	005b      	lsls	r3, r3, #1
 8008c78:	e7ee      	b.n	8008c58 <__lshift+0x1c>
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	f100 0114 	add.w	r1, r0, #20
 8008c80:	f100 0210 	add.w	r2, r0, #16
 8008c84:	4618      	mov	r0, r3
 8008c86:	4553      	cmp	r3, sl
 8008c88:	db33      	blt.n	8008cf2 <__lshift+0xb6>
 8008c8a:	6920      	ldr	r0, [r4, #16]
 8008c8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c90:	f104 0314 	add.w	r3, r4, #20
 8008c94:	f019 091f 	ands.w	r9, r9, #31
 8008c98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ca0:	d02b      	beq.n	8008cfa <__lshift+0xbe>
 8008ca2:	468a      	mov	sl, r1
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f1c9 0e20 	rsb	lr, r9, #32
 8008caa:	6818      	ldr	r0, [r3, #0]
 8008cac:	fa00 f009 	lsl.w	r0, r0, r9
 8008cb0:	4310      	orrs	r0, r2
 8008cb2:	f84a 0b04 	str.w	r0, [sl], #4
 8008cb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cba:	459c      	cmp	ip, r3
 8008cbc:	fa22 f20e 	lsr.w	r2, r2, lr
 8008cc0:	d8f3      	bhi.n	8008caa <__lshift+0x6e>
 8008cc2:	ebac 0304 	sub.w	r3, ip, r4
 8008cc6:	3b15      	subs	r3, #21
 8008cc8:	f023 0303 	bic.w	r3, r3, #3
 8008ccc:	3304      	adds	r3, #4
 8008cce:	f104 0015 	add.w	r0, r4, #21
 8008cd2:	4584      	cmp	ip, r0
 8008cd4:	bf38      	it	cc
 8008cd6:	2304      	movcc	r3, #4
 8008cd8:	50ca      	str	r2, [r1, r3]
 8008cda:	b10a      	cbz	r2, 8008ce0 <__lshift+0xa4>
 8008cdc:	f108 0602 	add.w	r6, r8, #2
 8008ce0:	3e01      	subs	r6, #1
 8008ce2:	4638      	mov	r0, r7
 8008ce4:	4621      	mov	r1, r4
 8008ce6:	612e      	str	r6, [r5, #16]
 8008ce8:	f7ff fddc 	bl	80088a4 <_Bfree>
 8008cec:	4628      	mov	r0, r5
 8008cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cf2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	e7c5      	b.n	8008c86 <__lshift+0x4a>
 8008cfa:	3904      	subs	r1, #4
 8008cfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d00:	459c      	cmp	ip, r3
 8008d02:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d06:	d8f9      	bhi.n	8008cfc <__lshift+0xc0>
 8008d08:	e7ea      	b.n	8008ce0 <__lshift+0xa4>
 8008d0a:	bf00      	nop
 8008d0c:	0800babd 	.word	0x0800babd
 8008d10:	0800bace 	.word	0x0800bace

08008d14 <__mcmp>:
 8008d14:	4603      	mov	r3, r0
 8008d16:	690a      	ldr	r2, [r1, #16]
 8008d18:	6900      	ldr	r0, [r0, #16]
 8008d1a:	b530      	push	{r4, r5, lr}
 8008d1c:	1a80      	subs	r0, r0, r2
 8008d1e:	d10e      	bne.n	8008d3e <__mcmp+0x2a>
 8008d20:	3314      	adds	r3, #20
 8008d22:	3114      	adds	r1, #20
 8008d24:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d28:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d2c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d30:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d34:	4295      	cmp	r5, r2
 8008d36:	d003      	beq.n	8008d40 <__mcmp+0x2c>
 8008d38:	d205      	bcs.n	8008d46 <__mcmp+0x32>
 8008d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d3e:	bd30      	pop	{r4, r5, pc}
 8008d40:	42a3      	cmp	r3, r4
 8008d42:	d3f3      	bcc.n	8008d2c <__mcmp+0x18>
 8008d44:	e7fb      	b.n	8008d3e <__mcmp+0x2a>
 8008d46:	2001      	movs	r0, #1
 8008d48:	e7f9      	b.n	8008d3e <__mcmp+0x2a>
	...

08008d4c <__mdiff>:
 8008d4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d50:	4689      	mov	r9, r1
 8008d52:	4606      	mov	r6, r0
 8008d54:	4611      	mov	r1, r2
 8008d56:	4648      	mov	r0, r9
 8008d58:	4614      	mov	r4, r2
 8008d5a:	f7ff ffdb 	bl	8008d14 <__mcmp>
 8008d5e:	1e05      	subs	r5, r0, #0
 8008d60:	d112      	bne.n	8008d88 <__mdiff+0x3c>
 8008d62:	4629      	mov	r1, r5
 8008d64:	4630      	mov	r0, r6
 8008d66:	f7ff fd5d 	bl	8008824 <_Balloc>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	b928      	cbnz	r0, 8008d7a <__mdiff+0x2e>
 8008d6e:	f240 2137 	movw	r1, #567	@ 0x237
 8008d72:	4b3e      	ldr	r3, [pc, #248]	@ (8008e6c <__mdiff+0x120>)
 8008d74:	483e      	ldr	r0, [pc, #248]	@ (8008e70 <__mdiff+0x124>)
 8008d76:	f000 fb0d 	bl	8009394 <__assert_func>
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d80:	4610      	mov	r0, r2
 8008d82:	b003      	add	sp, #12
 8008d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d88:	bfbc      	itt	lt
 8008d8a:	464b      	movlt	r3, r9
 8008d8c:	46a1      	movlt	r9, r4
 8008d8e:	4630      	mov	r0, r6
 8008d90:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008d94:	bfba      	itte	lt
 8008d96:	461c      	movlt	r4, r3
 8008d98:	2501      	movlt	r5, #1
 8008d9a:	2500      	movge	r5, #0
 8008d9c:	f7ff fd42 	bl	8008824 <_Balloc>
 8008da0:	4602      	mov	r2, r0
 8008da2:	b918      	cbnz	r0, 8008dac <__mdiff+0x60>
 8008da4:	f240 2145 	movw	r1, #581	@ 0x245
 8008da8:	4b30      	ldr	r3, [pc, #192]	@ (8008e6c <__mdiff+0x120>)
 8008daa:	e7e3      	b.n	8008d74 <__mdiff+0x28>
 8008dac:	f100 0b14 	add.w	fp, r0, #20
 8008db0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008db4:	f109 0310 	add.w	r3, r9, #16
 8008db8:	60c5      	str	r5, [r0, #12]
 8008dba:	f04f 0c00 	mov.w	ip, #0
 8008dbe:	f109 0514 	add.w	r5, r9, #20
 8008dc2:	46d9      	mov	r9, fp
 8008dc4:	6926      	ldr	r6, [r4, #16]
 8008dc6:	f104 0e14 	add.w	lr, r4, #20
 8008dca:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008dce:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008dd2:	9301      	str	r3, [sp, #4]
 8008dd4:	9b01      	ldr	r3, [sp, #4]
 8008dd6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008dda:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008dde:	b281      	uxth	r1, r0
 8008de0:	9301      	str	r3, [sp, #4]
 8008de2:	fa1f f38a 	uxth.w	r3, sl
 8008de6:	1a5b      	subs	r3, r3, r1
 8008de8:	0c00      	lsrs	r0, r0, #16
 8008dea:	4463      	add	r3, ip
 8008dec:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008df0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008df4:	b29b      	uxth	r3, r3
 8008df6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008dfa:	4576      	cmp	r6, lr
 8008dfc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e00:	f849 3b04 	str.w	r3, [r9], #4
 8008e04:	d8e6      	bhi.n	8008dd4 <__mdiff+0x88>
 8008e06:	1b33      	subs	r3, r6, r4
 8008e08:	3b15      	subs	r3, #21
 8008e0a:	f023 0303 	bic.w	r3, r3, #3
 8008e0e:	3415      	adds	r4, #21
 8008e10:	3304      	adds	r3, #4
 8008e12:	42a6      	cmp	r6, r4
 8008e14:	bf38      	it	cc
 8008e16:	2304      	movcc	r3, #4
 8008e18:	441d      	add	r5, r3
 8008e1a:	445b      	add	r3, fp
 8008e1c:	461e      	mov	r6, r3
 8008e1e:	462c      	mov	r4, r5
 8008e20:	4544      	cmp	r4, r8
 8008e22:	d30e      	bcc.n	8008e42 <__mdiff+0xf6>
 8008e24:	f108 0103 	add.w	r1, r8, #3
 8008e28:	1b49      	subs	r1, r1, r5
 8008e2a:	f021 0103 	bic.w	r1, r1, #3
 8008e2e:	3d03      	subs	r5, #3
 8008e30:	45a8      	cmp	r8, r5
 8008e32:	bf38      	it	cc
 8008e34:	2100      	movcc	r1, #0
 8008e36:	440b      	add	r3, r1
 8008e38:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e3c:	b199      	cbz	r1, 8008e66 <__mdiff+0x11a>
 8008e3e:	6117      	str	r7, [r2, #16]
 8008e40:	e79e      	b.n	8008d80 <__mdiff+0x34>
 8008e42:	46e6      	mov	lr, ip
 8008e44:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e48:	fa1f fc81 	uxth.w	ip, r1
 8008e4c:	44f4      	add	ip, lr
 8008e4e:	0c08      	lsrs	r0, r1, #16
 8008e50:	4471      	add	r1, lr
 8008e52:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008e56:	b289      	uxth	r1, r1
 8008e58:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e60:	f846 1b04 	str.w	r1, [r6], #4
 8008e64:	e7dc      	b.n	8008e20 <__mdiff+0xd4>
 8008e66:	3f01      	subs	r7, #1
 8008e68:	e7e6      	b.n	8008e38 <__mdiff+0xec>
 8008e6a:	bf00      	nop
 8008e6c:	0800babd 	.word	0x0800babd
 8008e70:	0800bace 	.word	0x0800bace

08008e74 <__d2b>:
 8008e74:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008e78:	2101      	movs	r1, #1
 8008e7a:	4690      	mov	r8, r2
 8008e7c:	4699      	mov	r9, r3
 8008e7e:	9e08      	ldr	r6, [sp, #32]
 8008e80:	f7ff fcd0 	bl	8008824 <_Balloc>
 8008e84:	4604      	mov	r4, r0
 8008e86:	b930      	cbnz	r0, 8008e96 <__d2b+0x22>
 8008e88:	4602      	mov	r2, r0
 8008e8a:	f240 310f 	movw	r1, #783	@ 0x30f
 8008e8e:	4b23      	ldr	r3, [pc, #140]	@ (8008f1c <__d2b+0xa8>)
 8008e90:	4823      	ldr	r0, [pc, #140]	@ (8008f20 <__d2b+0xac>)
 8008e92:	f000 fa7f 	bl	8009394 <__assert_func>
 8008e96:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e9e:	b10d      	cbz	r5, 8008ea4 <__d2b+0x30>
 8008ea0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ea4:	9301      	str	r3, [sp, #4]
 8008ea6:	f1b8 0300 	subs.w	r3, r8, #0
 8008eaa:	d024      	beq.n	8008ef6 <__d2b+0x82>
 8008eac:	4668      	mov	r0, sp
 8008eae:	9300      	str	r3, [sp, #0]
 8008eb0:	f7ff fd7f 	bl	80089b2 <__lo0bits>
 8008eb4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008eb8:	b1d8      	cbz	r0, 8008ef2 <__d2b+0x7e>
 8008eba:	f1c0 0320 	rsb	r3, r0, #32
 8008ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8008ec2:	430b      	orrs	r3, r1
 8008ec4:	40c2      	lsrs	r2, r0
 8008ec6:	6163      	str	r3, [r4, #20]
 8008ec8:	9201      	str	r2, [sp, #4]
 8008eca:	9b01      	ldr	r3, [sp, #4]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	bf0c      	ite	eq
 8008ed0:	2201      	moveq	r2, #1
 8008ed2:	2202      	movne	r2, #2
 8008ed4:	61a3      	str	r3, [r4, #24]
 8008ed6:	6122      	str	r2, [r4, #16]
 8008ed8:	b1ad      	cbz	r5, 8008f06 <__d2b+0x92>
 8008eda:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008ede:	4405      	add	r5, r0
 8008ee0:	6035      	str	r5, [r6, #0]
 8008ee2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee8:	6018      	str	r0, [r3, #0]
 8008eea:	4620      	mov	r0, r4
 8008eec:	b002      	add	sp, #8
 8008eee:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008ef2:	6161      	str	r1, [r4, #20]
 8008ef4:	e7e9      	b.n	8008eca <__d2b+0x56>
 8008ef6:	a801      	add	r0, sp, #4
 8008ef8:	f7ff fd5b 	bl	80089b2 <__lo0bits>
 8008efc:	9b01      	ldr	r3, [sp, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	6163      	str	r3, [r4, #20]
 8008f02:	3020      	adds	r0, #32
 8008f04:	e7e7      	b.n	8008ed6 <__d2b+0x62>
 8008f06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f0e:	6030      	str	r0, [r6, #0]
 8008f10:	6918      	ldr	r0, [r3, #16]
 8008f12:	f7ff fd2f 	bl	8008974 <__hi0bits>
 8008f16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f1a:	e7e4      	b.n	8008ee6 <__d2b+0x72>
 8008f1c:	0800babd 	.word	0x0800babd
 8008f20:	0800bace 	.word	0x0800bace

08008f24 <__ssputs_r>:
 8008f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f28:	461f      	mov	r7, r3
 8008f2a:	688e      	ldr	r6, [r1, #8]
 8008f2c:	4682      	mov	sl, r0
 8008f2e:	42be      	cmp	r6, r7
 8008f30:	460c      	mov	r4, r1
 8008f32:	4690      	mov	r8, r2
 8008f34:	680b      	ldr	r3, [r1, #0]
 8008f36:	d82d      	bhi.n	8008f94 <__ssputs_r+0x70>
 8008f38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f40:	d026      	beq.n	8008f90 <__ssputs_r+0x6c>
 8008f42:	6965      	ldr	r5, [r4, #20]
 8008f44:	6909      	ldr	r1, [r1, #16]
 8008f46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f4a:	eba3 0901 	sub.w	r9, r3, r1
 8008f4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f52:	1c7b      	adds	r3, r7, #1
 8008f54:	444b      	add	r3, r9
 8008f56:	106d      	asrs	r5, r5, #1
 8008f58:	429d      	cmp	r5, r3
 8008f5a:	bf38      	it	cc
 8008f5c:	461d      	movcc	r5, r3
 8008f5e:	0553      	lsls	r3, r2, #21
 8008f60:	d527      	bpl.n	8008fb2 <__ssputs_r+0x8e>
 8008f62:	4629      	mov	r1, r5
 8008f64:	f7ff fbd2 	bl	800870c <_malloc_r>
 8008f68:	4606      	mov	r6, r0
 8008f6a:	b360      	cbz	r0, 8008fc6 <__ssputs_r+0xa2>
 8008f6c:	464a      	mov	r2, r9
 8008f6e:	6921      	ldr	r1, [r4, #16]
 8008f70:	f000 fa02 	bl	8009378 <memcpy>
 8008f74:	89a3      	ldrh	r3, [r4, #12]
 8008f76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f7e:	81a3      	strh	r3, [r4, #12]
 8008f80:	6126      	str	r6, [r4, #16]
 8008f82:	444e      	add	r6, r9
 8008f84:	6026      	str	r6, [r4, #0]
 8008f86:	463e      	mov	r6, r7
 8008f88:	6165      	str	r5, [r4, #20]
 8008f8a:	eba5 0509 	sub.w	r5, r5, r9
 8008f8e:	60a5      	str	r5, [r4, #8]
 8008f90:	42be      	cmp	r6, r7
 8008f92:	d900      	bls.n	8008f96 <__ssputs_r+0x72>
 8008f94:	463e      	mov	r6, r7
 8008f96:	4632      	mov	r2, r6
 8008f98:	4641      	mov	r1, r8
 8008f9a:	6820      	ldr	r0, [r4, #0]
 8008f9c:	f000 f9c2 	bl	8009324 <memmove>
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	68a3      	ldr	r3, [r4, #8]
 8008fa4:	1b9b      	subs	r3, r3, r6
 8008fa6:	60a3      	str	r3, [r4, #8]
 8008fa8:	6823      	ldr	r3, [r4, #0]
 8008faa:	4433      	add	r3, r6
 8008fac:	6023      	str	r3, [r4, #0]
 8008fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb2:	462a      	mov	r2, r5
 8008fb4:	f000 fa32 	bl	800941c <_realloc_r>
 8008fb8:	4606      	mov	r6, r0
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d1e0      	bne.n	8008f80 <__ssputs_r+0x5c>
 8008fbe:	4650      	mov	r0, sl
 8008fc0:	6921      	ldr	r1, [r4, #16]
 8008fc2:	f7ff fb31 	bl	8008628 <_free_r>
 8008fc6:	230c      	movs	r3, #12
 8008fc8:	f8ca 3000 	str.w	r3, [sl]
 8008fcc:	89a3      	ldrh	r3, [r4, #12]
 8008fce:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fd6:	81a3      	strh	r3, [r4, #12]
 8008fd8:	e7e9      	b.n	8008fae <__ssputs_r+0x8a>
	...

08008fdc <_svfiprintf_r>:
 8008fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe0:	4698      	mov	r8, r3
 8008fe2:	898b      	ldrh	r3, [r1, #12]
 8008fe4:	4607      	mov	r7, r0
 8008fe6:	061b      	lsls	r3, r3, #24
 8008fe8:	460d      	mov	r5, r1
 8008fea:	4614      	mov	r4, r2
 8008fec:	b09d      	sub	sp, #116	@ 0x74
 8008fee:	d510      	bpl.n	8009012 <_svfiprintf_r+0x36>
 8008ff0:	690b      	ldr	r3, [r1, #16]
 8008ff2:	b973      	cbnz	r3, 8009012 <_svfiprintf_r+0x36>
 8008ff4:	2140      	movs	r1, #64	@ 0x40
 8008ff6:	f7ff fb89 	bl	800870c <_malloc_r>
 8008ffa:	6028      	str	r0, [r5, #0]
 8008ffc:	6128      	str	r0, [r5, #16]
 8008ffe:	b930      	cbnz	r0, 800900e <_svfiprintf_r+0x32>
 8009000:	230c      	movs	r3, #12
 8009002:	603b      	str	r3, [r7, #0]
 8009004:	f04f 30ff 	mov.w	r0, #4294967295
 8009008:	b01d      	add	sp, #116	@ 0x74
 800900a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800900e:	2340      	movs	r3, #64	@ 0x40
 8009010:	616b      	str	r3, [r5, #20]
 8009012:	2300      	movs	r3, #0
 8009014:	9309      	str	r3, [sp, #36]	@ 0x24
 8009016:	2320      	movs	r3, #32
 8009018:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800901c:	2330      	movs	r3, #48	@ 0x30
 800901e:	f04f 0901 	mov.w	r9, #1
 8009022:	f8cd 800c 	str.w	r8, [sp, #12]
 8009026:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80091c0 <_svfiprintf_r+0x1e4>
 800902a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800902e:	4623      	mov	r3, r4
 8009030:	469a      	mov	sl, r3
 8009032:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009036:	b10a      	cbz	r2, 800903c <_svfiprintf_r+0x60>
 8009038:	2a25      	cmp	r2, #37	@ 0x25
 800903a:	d1f9      	bne.n	8009030 <_svfiprintf_r+0x54>
 800903c:	ebba 0b04 	subs.w	fp, sl, r4
 8009040:	d00b      	beq.n	800905a <_svfiprintf_r+0x7e>
 8009042:	465b      	mov	r3, fp
 8009044:	4622      	mov	r2, r4
 8009046:	4629      	mov	r1, r5
 8009048:	4638      	mov	r0, r7
 800904a:	f7ff ff6b 	bl	8008f24 <__ssputs_r>
 800904e:	3001      	adds	r0, #1
 8009050:	f000 80a7 	beq.w	80091a2 <_svfiprintf_r+0x1c6>
 8009054:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009056:	445a      	add	r2, fp
 8009058:	9209      	str	r2, [sp, #36]	@ 0x24
 800905a:	f89a 3000 	ldrb.w	r3, [sl]
 800905e:	2b00      	cmp	r3, #0
 8009060:	f000 809f 	beq.w	80091a2 <_svfiprintf_r+0x1c6>
 8009064:	2300      	movs	r3, #0
 8009066:	f04f 32ff 	mov.w	r2, #4294967295
 800906a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800906e:	f10a 0a01 	add.w	sl, sl, #1
 8009072:	9304      	str	r3, [sp, #16]
 8009074:	9307      	str	r3, [sp, #28]
 8009076:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800907a:	931a      	str	r3, [sp, #104]	@ 0x68
 800907c:	4654      	mov	r4, sl
 800907e:	2205      	movs	r2, #5
 8009080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009084:	484e      	ldr	r0, [pc, #312]	@ (80091c0 <_svfiprintf_r+0x1e4>)
 8009086:	f7fe fc6e 	bl	8007966 <memchr>
 800908a:	9a04      	ldr	r2, [sp, #16]
 800908c:	b9d8      	cbnz	r0, 80090c6 <_svfiprintf_r+0xea>
 800908e:	06d0      	lsls	r0, r2, #27
 8009090:	bf44      	itt	mi
 8009092:	2320      	movmi	r3, #32
 8009094:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009098:	0711      	lsls	r1, r2, #28
 800909a:	bf44      	itt	mi
 800909c:	232b      	movmi	r3, #43	@ 0x2b
 800909e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090a2:	f89a 3000 	ldrb.w	r3, [sl]
 80090a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80090a8:	d015      	beq.n	80090d6 <_svfiprintf_r+0xfa>
 80090aa:	4654      	mov	r4, sl
 80090ac:	2000      	movs	r0, #0
 80090ae:	f04f 0c0a 	mov.w	ip, #10
 80090b2:	9a07      	ldr	r2, [sp, #28]
 80090b4:	4621      	mov	r1, r4
 80090b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090ba:	3b30      	subs	r3, #48	@ 0x30
 80090bc:	2b09      	cmp	r3, #9
 80090be:	d94b      	bls.n	8009158 <_svfiprintf_r+0x17c>
 80090c0:	b1b0      	cbz	r0, 80090f0 <_svfiprintf_r+0x114>
 80090c2:	9207      	str	r2, [sp, #28]
 80090c4:	e014      	b.n	80090f0 <_svfiprintf_r+0x114>
 80090c6:	eba0 0308 	sub.w	r3, r0, r8
 80090ca:	fa09 f303 	lsl.w	r3, r9, r3
 80090ce:	4313      	orrs	r3, r2
 80090d0:	46a2      	mov	sl, r4
 80090d2:	9304      	str	r3, [sp, #16]
 80090d4:	e7d2      	b.n	800907c <_svfiprintf_r+0xa0>
 80090d6:	9b03      	ldr	r3, [sp, #12]
 80090d8:	1d19      	adds	r1, r3, #4
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	9103      	str	r1, [sp, #12]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	bfbb      	ittet	lt
 80090e2:	425b      	neglt	r3, r3
 80090e4:	f042 0202 	orrlt.w	r2, r2, #2
 80090e8:	9307      	strge	r3, [sp, #28]
 80090ea:	9307      	strlt	r3, [sp, #28]
 80090ec:	bfb8      	it	lt
 80090ee:	9204      	strlt	r2, [sp, #16]
 80090f0:	7823      	ldrb	r3, [r4, #0]
 80090f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80090f4:	d10a      	bne.n	800910c <_svfiprintf_r+0x130>
 80090f6:	7863      	ldrb	r3, [r4, #1]
 80090f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80090fa:	d132      	bne.n	8009162 <_svfiprintf_r+0x186>
 80090fc:	9b03      	ldr	r3, [sp, #12]
 80090fe:	3402      	adds	r4, #2
 8009100:	1d1a      	adds	r2, r3, #4
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	9203      	str	r2, [sp, #12]
 8009106:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800910a:	9305      	str	r3, [sp, #20]
 800910c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80091c4 <_svfiprintf_r+0x1e8>
 8009110:	2203      	movs	r2, #3
 8009112:	4650      	mov	r0, sl
 8009114:	7821      	ldrb	r1, [r4, #0]
 8009116:	f7fe fc26 	bl	8007966 <memchr>
 800911a:	b138      	cbz	r0, 800912c <_svfiprintf_r+0x150>
 800911c:	2240      	movs	r2, #64	@ 0x40
 800911e:	9b04      	ldr	r3, [sp, #16]
 8009120:	eba0 000a 	sub.w	r0, r0, sl
 8009124:	4082      	lsls	r2, r0
 8009126:	4313      	orrs	r3, r2
 8009128:	3401      	adds	r4, #1
 800912a:	9304      	str	r3, [sp, #16]
 800912c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009130:	2206      	movs	r2, #6
 8009132:	4825      	ldr	r0, [pc, #148]	@ (80091c8 <_svfiprintf_r+0x1ec>)
 8009134:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009138:	f7fe fc15 	bl	8007966 <memchr>
 800913c:	2800      	cmp	r0, #0
 800913e:	d036      	beq.n	80091ae <_svfiprintf_r+0x1d2>
 8009140:	4b22      	ldr	r3, [pc, #136]	@ (80091cc <_svfiprintf_r+0x1f0>)
 8009142:	bb1b      	cbnz	r3, 800918c <_svfiprintf_r+0x1b0>
 8009144:	9b03      	ldr	r3, [sp, #12]
 8009146:	3307      	adds	r3, #7
 8009148:	f023 0307 	bic.w	r3, r3, #7
 800914c:	3308      	adds	r3, #8
 800914e:	9303      	str	r3, [sp, #12]
 8009150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009152:	4433      	add	r3, r6
 8009154:	9309      	str	r3, [sp, #36]	@ 0x24
 8009156:	e76a      	b.n	800902e <_svfiprintf_r+0x52>
 8009158:	460c      	mov	r4, r1
 800915a:	2001      	movs	r0, #1
 800915c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009160:	e7a8      	b.n	80090b4 <_svfiprintf_r+0xd8>
 8009162:	2300      	movs	r3, #0
 8009164:	f04f 0c0a 	mov.w	ip, #10
 8009168:	4619      	mov	r1, r3
 800916a:	3401      	adds	r4, #1
 800916c:	9305      	str	r3, [sp, #20]
 800916e:	4620      	mov	r0, r4
 8009170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009174:	3a30      	subs	r2, #48	@ 0x30
 8009176:	2a09      	cmp	r2, #9
 8009178:	d903      	bls.n	8009182 <_svfiprintf_r+0x1a6>
 800917a:	2b00      	cmp	r3, #0
 800917c:	d0c6      	beq.n	800910c <_svfiprintf_r+0x130>
 800917e:	9105      	str	r1, [sp, #20]
 8009180:	e7c4      	b.n	800910c <_svfiprintf_r+0x130>
 8009182:	4604      	mov	r4, r0
 8009184:	2301      	movs	r3, #1
 8009186:	fb0c 2101 	mla	r1, ip, r1, r2
 800918a:	e7f0      	b.n	800916e <_svfiprintf_r+0x192>
 800918c:	ab03      	add	r3, sp, #12
 800918e:	9300      	str	r3, [sp, #0]
 8009190:	462a      	mov	r2, r5
 8009192:	4638      	mov	r0, r7
 8009194:	4b0e      	ldr	r3, [pc, #56]	@ (80091d0 <_svfiprintf_r+0x1f4>)
 8009196:	a904      	add	r1, sp, #16
 8009198:	f7fd fe72 	bl	8006e80 <_printf_float>
 800919c:	1c42      	adds	r2, r0, #1
 800919e:	4606      	mov	r6, r0
 80091a0:	d1d6      	bne.n	8009150 <_svfiprintf_r+0x174>
 80091a2:	89ab      	ldrh	r3, [r5, #12]
 80091a4:	065b      	lsls	r3, r3, #25
 80091a6:	f53f af2d 	bmi.w	8009004 <_svfiprintf_r+0x28>
 80091aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091ac:	e72c      	b.n	8009008 <_svfiprintf_r+0x2c>
 80091ae:	ab03      	add	r3, sp, #12
 80091b0:	9300      	str	r3, [sp, #0]
 80091b2:	462a      	mov	r2, r5
 80091b4:	4638      	mov	r0, r7
 80091b6:	4b06      	ldr	r3, [pc, #24]	@ (80091d0 <_svfiprintf_r+0x1f4>)
 80091b8:	a904      	add	r1, sp, #16
 80091ba:	f7fe f8ff 	bl	80073bc <_printf_i>
 80091be:	e7ed      	b.n	800919c <_svfiprintf_r+0x1c0>
 80091c0:	0800bc28 	.word	0x0800bc28
 80091c4:	0800bc2e 	.word	0x0800bc2e
 80091c8:	0800bc32 	.word	0x0800bc32
 80091cc:	08006e81 	.word	0x08006e81
 80091d0:	08008f25 	.word	0x08008f25

080091d4 <__sflush_r>:
 80091d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091da:	0716      	lsls	r6, r2, #28
 80091dc:	4605      	mov	r5, r0
 80091de:	460c      	mov	r4, r1
 80091e0:	d454      	bmi.n	800928c <__sflush_r+0xb8>
 80091e2:	684b      	ldr	r3, [r1, #4]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	dc02      	bgt.n	80091ee <__sflush_r+0x1a>
 80091e8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	dd48      	ble.n	8009280 <__sflush_r+0xac>
 80091ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091f0:	2e00      	cmp	r6, #0
 80091f2:	d045      	beq.n	8009280 <__sflush_r+0xac>
 80091f4:	2300      	movs	r3, #0
 80091f6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80091fa:	682f      	ldr	r7, [r5, #0]
 80091fc:	6a21      	ldr	r1, [r4, #32]
 80091fe:	602b      	str	r3, [r5, #0]
 8009200:	d030      	beq.n	8009264 <__sflush_r+0x90>
 8009202:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009204:	89a3      	ldrh	r3, [r4, #12]
 8009206:	0759      	lsls	r1, r3, #29
 8009208:	d505      	bpl.n	8009216 <__sflush_r+0x42>
 800920a:	6863      	ldr	r3, [r4, #4]
 800920c:	1ad2      	subs	r2, r2, r3
 800920e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009210:	b10b      	cbz	r3, 8009216 <__sflush_r+0x42>
 8009212:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009214:	1ad2      	subs	r2, r2, r3
 8009216:	2300      	movs	r3, #0
 8009218:	4628      	mov	r0, r5
 800921a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800921c:	6a21      	ldr	r1, [r4, #32]
 800921e:	47b0      	blx	r6
 8009220:	1c43      	adds	r3, r0, #1
 8009222:	89a3      	ldrh	r3, [r4, #12]
 8009224:	d106      	bne.n	8009234 <__sflush_r+0x60>
 8009226:	6829      	ldr	r1, [r5, #0]
 8009228:	291d      	cmp	r1, #29
 800922a:	d82b      	bhi.n	8009284 <__sflush_r+0xb0>
 800922c:	4a28      	ldr	r2, [pc, #160]	@ (80092d0 <__sflush_r+0xfc>)
 800922e:	410a      	asrs	r2, r1
 8009230:	07d6      	lsls	r6, r2, #31
 8009232:	d427      	bmi.n	8009284 <__sflush_r+0xb0>
 8009234:	2200      	movs	r2, #0
 8009236:	6062      	str	r2, [r4, #4]
 8009238:	6922      	ldr	r2, [r4, #16]
 800923a:	04d9      	lsls	r1, r3, #19
 800923c:	6022      	str	r2, [r4, #0]
 800923e:	d504      	bpl.n	800924a <__sflush_r+0x76>
 8009240:	1c42      	adds	r2, r0, #1
 8009242:	d101      	bne.n	8009248 <__sflush_r+0x74>
 8009244:	682b      	ldr	r3, [r5, #0]
 8009246:	b903      	cbnz	r3, 800924a <__sflush_r+0x76>
 8009248:	6560      	str	r0, [r4, #84]	@ 0x54
 800924a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800924c:	602f      	str	r7, [r5, #0]
 800924e:	b1b9      	cbz	r1, 8009280 <__sflush_r+0xac>
 8009250:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009254:	4299      	cmp	r1, r3
 8009256:	d002      	beq.n	800925e <__sflush_r+0x8a>
 8009258:	4628      	mov	r0, r5
 800925a:	f7ff f9e5 	bl	8008628 <_free_r>
 800925e:	2300      	movs	r3, #0
 8009260:	6363      	str	r3, [r4, #52]	@ 0x34
 8009262:	e00d      	b.n	8009280 <__sflush_r+0xac>
 8009264:	2301      	movs	r3, #1
 8009266:	4628      	mov	r0, r5
 8009268:	47b0      	blx	r6
 800926a:	4602      	mov	r2, r0
 800926c:	1c50      	adds	r0, r2, #1
 800926e:	d1c9      	bne.n	8009204 <__sflush_r+0x30>
 8009270:	682b      	ldr	r3, [r5, #0]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d0c6      	beq.n	8009204 <__sflush_r+0x30>
 8009276:	2b1d      	cmp	r3, #29
 8009278:	d001      	beq.n	800927e <__sflush_r+0xaa>
 800927a:	2b16      	cmp	r3, #22
 800927c:	d11d      	bne.n	80092ba <__sflush_r+0xe6>
 800927e:	602f      	str	r7, [r5, #0]
 8009280:	2000      	movs	r0, #0
 8009282:	e021      	b.n	80092c8 <__sflush_r+0xf4>
 8009284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009288:	b21b      	sxth	r3, r3
 800928a:	e01a      	b.n	80092c2 <__sflush_r+0xee>
 800928c:	690f      	ldr	r7, [r1, #16]
 800928e:	2f00      	cmp	r7, #0
 8009290:	d0f6      	beq.n	8009280 <__sflush_r+0xac>
 8009292:	0793      	lsls	r3, r2, #30
 8009294:	bf18      	it	ne
 8009296:	2300      	movne	r3, #0
 8009298:	680e      	ldr	r6, [r1, #0]
 800929a:	bf08      	it	eq
 800929c:	694b      	ldreq	r3, [r1, #20]
 800929e:	1bf6      	subs	r6, r6, r7
 80092a0:	600f      	str	r7, [r1, #0]
 80092a2:	608b      	str	r3, [r1, #8]
 80092a4:	2e00      	cmp	r6, #0
 80092a6:	ddeb      	ble.n	8009280 <__sflush_r+0xac>
 80092a8:	4633      	mov	r3, r6
 80092aa:	463a      	mov	r2, r7
 80092ac:	4628      	mov	r0, r5
 80092ae:	6a21      	ldr	r1, [r4, #32]
 80092b0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80092b4:	47e0      	blx	ip
 80092b6:	2800      	cmp	r0, #0
 80092b8:	dc07      	bgt.n	80092ca <__sflush_r+0xf6>
 80092ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092c2:	f04f 30ff 	mov.w	r0, #4294967295
 80092c6:	81a3      	strh	r3, [r4, #12]
 80092c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092ca:	4407      	add	r7, r0
 80092cc:	1a36      	subs	r6, r6, r0
 80092ce:	e7e9      	b.n	80092a4 <__sflush_r+0xd0>
 80092d0:	dfbffffe 	.word	0xdfbffffe

080092d4 <_fflush_r>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	690b      	ldr	r3, [r1, #16]
 80092d8:	4605      	mov	r5, r0
 80092da:	460c      	mov	r4, r1
 80092dc:	b913      	cbnz	r3, 80092e4 <_fflush_r+0x10>
 80092de:	2500      	movs	r5, #0
 80092e0:	4628      	mov	r0, r5
 80092e2:	bd38      	pop	{r3, r4, r5, pc}
 80092e4:	b118      	cbz	r0, 80092ee <_fflush_r+0x1a>
 80092e6:	6a03      	ldr	r3, [r0, #32]
 80092e8:	b90b      	cbnz	r3, 80092ee <_fflush_r+0x1a>
 80092ea:	f7fe fa13 	bl	8007714 <__sinit>
 80092ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d0f3      	beq.n	80092de <_fflush_r+0xa>
 80092f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80092f8:	07d0      	lsls	r0, r2, #31
 80092fa:	d404      	bmi.n	8009306 <_fflush_r+0x32>
 80092fc:	0599      	lsls	r1, r3, #22
 80092fe:	d402      	bmi.n	8009306 <_fflush_r+0x32>
 8009300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009302:	f7fe fb2e 	bl	8007962 <__retarget_lock_acquire_recursive>
 8009306:	4628      	mov	r0, r5
 8009308:	4621      	mov	r1, r4
 800930a:	f7ff ff63 	bl	80091d4 <__sflush_r>
 800930e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009310:	4605      	mov	r5, r0
 8009312:	07da      	lsls	r2, r3, #31
 8009314:	d4e4      	bmi.n	80092e0 <_fflush_r+0xc>
 8009316:	89a3      	ldrh	r3, [r4, #12]
 8009318:	059b      	lsls	r3, r3, #22
 800931a:	d4e1      	bmi.n	80092e0 <_fflush_r+0xc>
 800931c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800931e:	f7fe fb21 	bl	8007964 <__retarget_lock_release_recursive>
 8009322:	e7dd      	b.n	80092e0 <_fflush_r+0xc>

08009324 <memmove>:
 8009324:	4288      	cmp	r0, r1
 8009326:	b510      	push	{r4, lr}
 8009328:	eb01 0402 	add.w	r4, r1, r2
 800932c:	d902      	bls.n	8009334 <memmove+0x10>
 800932e:	4284      	cmp	r4, r0
 8009330:	4623      	mov	r3, r4
 8009332:	d807      	bhi.n	8009344 <memmove+0x20>
 8009334:	1e43      	subs	r3, r0, #1
 8009336:	42a1      	cmp	r1, r4
 8009338:	d008      	beq.n	800934c <memmove+0x28>
 800933a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800933e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009342:	e7f8      	b.n	8009336 <memmove+0x12>
 8009344:	4601      	mov	r1, r0
 8009346:	4402      	add	r2, r0
 8009348:	428a      	cmp	r2, r1
 800934a:	d100      	bne.n	800934e <memmove+0x2a>
 800934c:	bd10      	pop	{r4, pc}
 800934e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009356:	e7f7      	b.n	8009348 <memmove+0x24>

08009358 <_sbrk_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	2300      	movs	r3, #0
 800935c:	4d05      	ldr	r5, [pc, #20]	@ (8009374 <_sbrk_r+0x1c>)
 800935e:	4604      	mov	r4, r0
 8009360:	4608      	mov	r0, r1
 8009362:	602b      	str	r3, [r5, #0]
 8009364:	f7fb f906 	bl	8004574 <_sbrk>
 8009368:	1c43      	adds	r3, r0, #1
 800936a:	d102      	bne.n	8009372 <_sbrk_r+0x1a>
 800936c:	682b      	ldr	r3, [r5, #0]
 800936e:	b103      	cbz	r3, 8009372 <_sbrk_r+0x1a>
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	bd38      	pop	{r3, r4, r5, pc}
 8009374:	20000674 	.word	0x20000674

08009378 <memcpy>:
 8009378:	440a      	add	r2, r1
 800937a:	4291      	cmp	r1, r2
 800937c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009380:	d100      	bne.n	8009384 <memcpy+0xc>
 8009382:	4770      	bx	lr
 8009384:	b510      	push	{r4, lr}
 8009386:	f811 4b01 	ldrb.w	r4, [r1], #1
 800938a:	4291      	cmp	r1, r2
 800938c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009390:	d1f9      	bne.n	8009386 <memcpy+0xe>
 8009392:	bd10      	pop	{r4, pc}

08009394 <__assert_func>:
 8009394:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009396:	4614      	mov	r4, r2
 8009398:	461a      	mov	r2, r3
 800939a:	4b09      	ldr	r3, [pc, #36]	@ (80093c0 <__assert_func+0x2c>)
 800939c:	4605      	mov	r5, r0
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68d8      	ldr	r0, [r3, #12]
 80093a2:	b954      	cbnz	r4, 80093ba <__assert_func+0x26>
 80093a4:	4b07      	ldr	r3, [pc, #28]	@ (80093c4 <__assert_func+0x30>)
 80093a6:	461c      	mov	r4, r3
 80093a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80093ac:	9100      	str	r1, [sp, #0]
 80093ae:	462b      	mov	r3, r5
 80093b0:	4905      	ldr	r1, [pc, #20]	@ (80093c8 <__assert_func+0x34>)
 80093b2:	f000 f86f 	bl	8009494 <fiprintf>
 80093b6:	f000 f87f 	bl	80094b8 <abort>
 80093ba:	4b04      	ldr	r3, [pc, #16]	@ (80093cc <__assert_func+0x38>)
 80093bc:	e7f4      	b.n	80093a8 <__assert_func+0x14>
 80093be:	bf00      	nop
 80093c0:	2000006c 	.word	0x2000006c
 80093c4:	0800bc7e 	.word	0x0800bc7e
 80093c8:	0800bc50 	.word	0x0800bc50
 80093cc:	0800bc43 	.word	0x0800bc43

080093d0 <_calloc_r>:
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	fba1 5402 	umull	r5, r4, r1, r2
 80093d6:	b93c      	cbnz	r4, 80093e8 <_calloc_r+0x18>
 80093d8:	4629      	mov	r1, r5
 80093da:	f7ff f997 	bl	800870c <_malloc_r>
 80093de:	4606      	mov	r6, r0
 80093e0:	b928      	cbnz	r0, 80093ee <_calloc_r+0x1e>
 80093e2:	2600      	movs	r6, #0
 80093e4:	4630      	mov	r0, r6
 80093e6:	bd70      	pop	{r4, r5, r6, pc}
 80093e8:	220c      	movs	r2, #12
 80093ea:	6002      	str	r2, [r0, #0]
 80093ec:	e7f9      	b.n	80093e2 <_calloc_r+0x12>
 80093ee:	462a      	mov	r2, r5
 80093f0:	4621      	mov	r1, r4
 80093f2:	f7fe fa38 	bl	8007866 <memset>
 80093f6:	e7f5      	b.n	80093e4 <_calloc_r+0x14>

080093f8 <__ascii_mbtowc>:
 80093f8:	b082      	sub	sp, #8
 80093fa:	b901      	cbnz	r1, 80093fe <__ascii_mbtowc+0x6>
 80093fc:	a901      	add	r1, sp, #4
 80093fe:	b142      	cbz	r2, 8009412 <__ascii_mbtowc+0x1a>
 8009400:	b14b      	cbz	r3, 8009416 <__ascii_mbtowc+0x1e>
 8009402:	7813      	ldrb	r3, [r2, #0]
 8009404:	600b      	str	r3, [r1, #0]
 8009406:	7812      	ldrb	r2, [r2, #0]
 8009408:	1e10      	subs	r0, r2, #0
 800940a:	bf18      	it	ne
 800940c:	2001      	movne	r0, #1
 800940e:	b002      	add	sp, #8
 8009410:	4770      	bx	lr
 8009412:	4610      	mov	r0, r2
 8009414:	e7fb      	b.n	800940e <__ascii_mbtowc+0x16>
 8009416:	f06f 0001 	mvn.w	r0, #1
 800941a:	e7f8      	b.n	800940e <__ascii_mbtowc+0x16>

0800941c <_realloc_r>:
 800941c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009420:	4680      	mov	r8, r0
 8009422:	4615      	mov	r5, r2
 8009424:	460c      	mov	r4, r1
 8009426:	b921      	cbnz	r1, 8009432 <_realloc_r+0x16>
 8009428:	4611      	mov	r1, r2
 800942a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800942e:	f7ff b96d 	b.w	800870c <_malloc_r>
 8009432:	b92a      	cbnz	r2, 8009440 <_realloc_r+0x24>
 8009434:	f7ff f8f8 	bl	8008628 <_free_r>
 8009438:	2400      	movs	r4, #0
 800943a:	4620      	mov	r0, r4
 800943c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009440:	f000 f841 	bl	80094c6 <_malloc_usable_size_r>
 8009444:	4285      	cmp	r5, r0
 8009446:	4606      	mov	r6, r0
 8009448:	d802      	bhi.n	8009450 <_realloc_r+0x34>
 800944a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800944e:	d8f4      	bhi.n	800943a <_realloc_r+0x1e>
 8009450:	4629      	mov	r1, r5
 8009452:	4640      	mov	r0, r8
 8009454:	f7ff f95a 	bl	800870c <_malloc_r>
 8009458:	4607      	mov	r7, r0
 800945a:	2800      	cmp	r0, #0
 800945c:	d0ec      	beq.n	8009438 <_realloc_r+0x1c>
 800945e:	42b5      	cmp	r5, r6
 8009460:	462a      	mov	r2, r5
 8009462:	4621      	mov	r1, r4
 8009464:	bf28      	it	cs
 8009466:	4632      	movcs	r2, r6
 8009468:	f7ff ff86 	bl	8009378 <memcpy>
 800946c:	4621      	mov	r1, r4
 800946e:	4640      	mov	r0, r8
 8009470:	f7ff f8da 	bl	8008628 <_free_r>
 8009474:	463c      	mov	r4, r7
 8009476:	e7e0      	b.n	800943a <_realloc_r+0x1e>

08009478 <__ascii_wctomb>:
 8009478:	4603      	mov	r3, r0
 800947a:	4608      	mov	r0, r1
 800947c:	b141      	cbz	r1, 8009490 <__ascii_wctomb+0x18>
 800947e:	2aff      	cmp	r2, #255	@ 0xff
 8009480:	d904      	bls.n	800948c <__ascii_wctomb+0x14>
 8009482:	228a      	movs	r2, #138	@ 0x8a
 8009484:	f04f 30ff 	mov.w	r0, #4294967295
 8009488:	601a      	str	r2, [r3, #0]
 800948a:	4770      	bx	lr
 800948c:	2001      	movs	r0, #1
 800948e:	700a      	strb	r2, [r1, #0]
 8009490:	4770      	bx	lr
	...

08009494 <fiprintf>:
 8009494:	b40e      	push	{r1, r2, r3}
 8009496:	b503      	push	{r0, r1, lr}
 8009498:	4601      	mov	r1, r0
 800949a:	ab03      	add	r3, sp, #12
 800949c:	4805      	ldr	r0, [pc, #20]	@ (80094b4 <fiprintf+0x20>)
 800949e:	f853 2b04 	ldr.w	r2, [r3], #4
 80094a2:	6800      	ldr	r0, [r0, #0]
 80094a4:	9301      	str	r3, [sp, #4]
 80094a6:	f000 f83d 	bl	8009524 <_vfiprintf_r>
 80094aa:	b002      	add	sp, #8
 80094ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80094b0:	b003      	add	sp, #12
 80094b2:	4770      	bx	lr
 80094b4:	2000006c 	.word	0x2000006c

080094b8 <abort>:
 80094b8:	2006      	movs	r0, #6
 80094ba:	b508      	push	{r3, lr}
 80094bc:	f000 fa06 	bl	80098cc <raise>
 80094c0:	2001      	movs	r0, #1
 80094c2:	f7fb f828 	bl	8004516 <_exit>

080094c6 <_malloc_usable_size_r>:
 80094c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094ca:	1f18      	subs	r0, r3, #4
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	bfbc      	itt	lt
 80094d0:	580b      	ldrlt	r3, [r1, r0]
 80094d2:	18c0      	addlt	r0, r0, r3
 80094d4:	4770      	bx	lr

080094d6 <__sfputc_r>:
 80094d6:	6893      	ldr	r3, [r2, #8]
 80094d8:	b410      	push	{r4}
 80094da:	3b01      	subs	r3, #1
 80094dc:	2b00      	cmp	r3, #0
 80094de:	6093      	str	r3, [r2, #8]
 80094e0:	da07      	bge.n	80094f2 <__sfputc_r+0x1c>
 80094e2:	6994      	ldr	r4, [r2, #24]
 80094e4:	42a3      	cmp	r3, r4
 80094e6:	db01      	blt.n	80094ec <__sfputc_r+0x16>
 80094e8:	290a      	cmp	r1, #10
 80094ea:	d102      	bne.n	80094f2 <__sfputc_r+0x1c>
 80094ec:	bc10      	pop	{r4}
 80094ee:	f000 b931 	b.w	8009754 <__swbuf_r>
 80094f2:	6813      	ldr	r3, [r2, #0]
 80094f4:	1c58      	adds	r0, r3, #1
 80094f6:	6010      	str	r0, [r2, #0]
 80094f8:	7019      	strb	r1, [r3, #0]
 80094fa:	4608      	mov	r0, r1
 80094fc:	bc10      	pop	{r4}
 80094fe:	4770      	bx	lr

08009500 <__sfputs_r>:
 8009500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009502:	4606      	mov	r6, r0
 8009504:	460f      	mov	r7, r1
 8009506:	4614      	mov	r4, r2
 8009508:	18d5      	adds	r5, r2, r3
 800950a:	42ac      	cmp	r4, r5
 800950c:	d101      	bne.n	8009512 <__sfputs_r+0x12>
 800950e:	2000      	movs	r0, #0
 8009510:	e007      	b.n	8009522 <__sfputs_r+0x22>
 8009512:	463a      	mov	r2, r7
 8009514:	4630      	mov	r0, r6
 8009516:	f814 1b01 	ldrb.w	r1, [r4], #1
 800951a:	f7ff ffdc 	bl	80094d6 <__sfputc_r>
 800951e:	1c43      	adds	r3, r0, #1
 8009520:	d1f3      	bne.n	800950a <__sfputs_r+0xa>
 8009522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009524 <_vfiprintf_r>:
 8009524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009528:	460d      	mov	r5, r1
 800952a:	4614      	mov	r4, r2
 800952c:	4698      	mov	r8, r3
 800952e:	4606      	mov	r6, r0
 8009530:	b09d      	sub	sp, #116	@ 0x74
 8009532:	b118      	cbz	r0, 800953c <_vfiprintf_r+0x18>
 8009534:	6a03      	ldr	r3, [r0, #32]
 8009536:	b90b      	cbnz	r3, 800953c <_vfiprintf_r+0x18>
 8009538:	f7fe f8ec 	bl	8007714 <__sinit>
 800953c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800953e:	07d9      	lsls	r1, r3, #31
 8009540:	d405      	bmi.n	800954e <_vfiprintf_r+0x2a>
 8009542:	89ab      	ldrh	r3, [r5, #12]
 8009544:	059a      	lsls	r2, r3, #22
 8009546:	d402      	bmi.n	800954e <_vfiprintf_r+0x2a>
 8009548:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800954a:	f7fe fa0a 	bl	8007962 <__retarget_lock_acquire_recursive>
 800954e:	89ab      	ldrh	r3, [r5, #12]
 8009550:	071b      	lsls	r3, r3, #28
 8009552:	d501      	bpl.n	8009558 <_vfiprintf_r+0x34>
 8009554:	692b      	ldr	r3, [r5, #16]
 8009556:	b99b      	cbnz	r3, 8009580 <_vfiprintf_r+0x5c>
 8009558:	4629      	mov	r1, r5
 800955a:	4630      	mov	r0, r6
 800955c:	f000 f938 	bl	80097d0 <__swsetup_r>
 8009560:	b170      	cbz	r0, 8009580 <_vfiprintf_r+0x5c>
 8009562:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009564:	07dc      	lsls	r4, r3, #31
 8009566:	d504      	bpl.n	8009572 <_vfiprintf_r+0x4e>
 8009568:	f04f 30ff 	mov.w	r0, #4294967295
 800956c:	b01d      	add	sp, #116	@ 0x74
 800956e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009572:	89ab      	ldrh	r3, [r5, #12]
 8009574:	0598      	lsls	r0, r3, #22
 8009576:	d4f7      	bmi.n	8009568 <_vfiprintf_r+0x44>
 8009578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800957a:	f7fe f9f3 	bl	8007964 <__retarget_lock_release_recursive>
 800957e:	e7f3      	b.n	8009568 <_vfiprintf_r+0x44>
 8009580:	2300      	movs	r3, #0
 8009582:	9309      	str	r3, [sp, #36]	@ 0x24
 8009584:	2320      	movs	r3, #32
 8009586:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800958a:	2330      	movs	r3, #48	@ 0x30
 800958c:	f04f 0901 	mov.w	r9, #1
 8009590:	f8cd 800c 	str.w	r8, [sp, #12]
 8009594:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009740 <_vfiprintf_r+0x21c>
 8009598:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800959c:	4623      	mov	r3, r4
 800959e:	469a      	mov	sl, r3
 80095a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095a4:	b10a      	cbz	r2, 80095aa <_vfiprintf_r+0x86>
 80095a6:	2a25      	cmp	r2, #37	@ 0x25
 80095a8:	d1f9      	bne.n	800959e <_vfiprintf_r+0x7a>
 80095aa:	ebba 0b04 	subs.w	fp, sl, r4
 80095ae:	d00b      	beq.n	80095c8 <_vfiprintf_r+0xa4>
 80095b0:	465b      	mov	r3, fp
 80095b2:	4622      	mov	r2, r4
 80095b4:	4629      	mov	r1, r5
 80095b6:	4630      	mov	r0, r6
 80095b8:	f7ff ffa2 	bl	8009500 <__sfputs_r>
 80095bc:	3001      	adds	r0, #1
 80095be:	f000 80a7 	beq.w	8009710 <_vfiprintf_r+0x1ec>
 80095c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095c4:	445a      	add	r2, fp
 80095c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80095c8:	f89a 3000 	ldrb.w	r3, [sl]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	f000 809f 	beq.w	8009710 <_vfiprintf_r+0x1ec>
 80095d2:	2300      	movs	r3, #0
 80095d4:	f04f 32ff 	mov.w	r2, #4294967295
 80095d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095dc:	f10a 0a01 	add.w	sl, sl, #1
 80095e0:	9304      	str	r3, [sp, #16]
 80095e2:	9307      	str	r3, [sp, #28]
 80095e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80095ea:	4654      	mov	r4, sl
 80095ec:	2205      	movs	r2, #5
 80095ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095f2:	4853      	ldr	r0, [pc, #332]	@ (8009740 <_vfiprintf_r+0x21c>)
 80095f4:	f7fe f9b7 	bl	8007966 <memchr>
 80095f8:	9a04      	ldr	r2, [sp, #16]
 80095fa:	b9d8      	cbnz	r0, 8009634 <_vfiprintf_r+0x110>
 80095fc:	06d1      	lsls	r1, r2, #27
 80095fe:	bf44      	itt	mi
 8009600:	2320      	movmi	r3, #32
 8009602:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009606:	0713      	lsls	r3, r2, #28
 8009608:	bf44      	itt	mi
 800960a:	232b      	movmi	r3, #43	@ 0x2b
 800960c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009610:	f89a 3000 	ldrb.w	r3, [sl]
 8009614:	2b2a      	cmp	r3, #42	@ 0x2a
 8009616:	d015      	beq.n	8009644 <_vfiprintf_r+0x120>
 8009618:	4654      	mov	r4, sl
 800961a:	2000      	movs	r0, #0
 800961c:	f04f 0c0a 	mov.w	ip, #10
 8009620:	9a07      	ldr	r2, [sp, #28]
 8009622:	4621      	mov	r1, r4
 8009624:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009628:	3b30      	subs	r3, #48	@ 0x30
 800962a:	2b09      	cmp	r3, #9
 800962c:	d94b      	bls.n	80096c6 <_vfiprintf_r+0x1a2>
 800962e:	b1b0      	cbz	r0, 800965e <_vfiprintf_r+0x13a>
 8009630:	9207      	str	r2, [sp, #28]
 8009632:	e014      	b.n	800965e <_vfiprintf_r+0x13a>
 8009634:	eba0 0308 	sub.w	r3, r0, r8
 8009638:	fa09 f303 	lsl.w	r3, r9, r3
 800963c:	4313      	orrs	r3, r2
 800963e:	46a2      	mov	sl, r4
 8009640:	9304      	str	r3, [sp, #16]
 8009642:	e7d2      	b.n	80095ea <_vfiprintf_r+0xc6>
 8009644:	9b03      	ldr	r3, [sp, #12]
 8009646:	1d19      	adds	r1, r3, #4
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	9103      	str	r1, [sp, #12]
 800964c:	2b00      	cmp	r3, #0
 800964e:	bfbb      	ittet	lt
 8009650:	425b      	neglt	r3, r3
 8009652:	f042 0202 	orrlt.w	r2, r2, #2
 8009656:	9307      	strge	r3, [sp, #28]
 8009658:	9307      	strlt	r3, [sp, #28]
 800965a:	bfb8      	it	lt
 800965c:	9204      	strlt	r2, [sp, #16]
 800965e:	7823      	ldrb	r3, [r4, #0]
 8009660:	2b2e      	cmp	r3, #46	@ 0x2e
 8009662:	d10a      	bne.n	800967a <_vfiprintf_r+0x156>
 8009664:	7863      	ldrb	r3, [r4, #1]
 8009666:	2b2a      	cmp	r3, #42	@ 0x2a
 8009668:	d132      	bne.n	80096d0 <_vfiprintf_r+0x1ac>
 800966a:	9b03      	ldr	r3, [sp, #12]
 800966c:	3402      	adds	r4, #2
 800966e:	1d1a      	adds	r2, r3, #4
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	9203      	str	r2, [sp, #12]
 8009674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009678:	9305      	str	r3, [sp, #20]
 800967a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009744 <_vfiprintf_r+0x220>
 800967e:	2203      	movs	r2, #3
 8009680:	4650      	mov	r0, sl
 8009682:	7821      	ldrb	r1, [r4, #0]
 8009684:	f7fe f96f 	bl	8007966 <memchr>
 8009688:	b138      	cbz	r0, 800969a <_vfiprintf_r+0x176>
 800968a:	2240      	movs	r2, #64	@ 0x40
 800968c:	9b04      	ldr	r3, [sp, #16]
 800968e:	eba0 000a 	sub.w	r0, r0, sl
 8009692:	4082      	lsls	r2, r0
 8009694:	4313      	orrs	r3, r2
 8009696:	3401      	adds	r4, #1
 8009698:	9304      	str	r3, [sp, #16]
 800969a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800969e:	2206      	movs	r2, #6
 80096a0:	4829      	ldr	r0, [pc, #164]	@ (8009748 <_vfiprintf_r+0x224>)
 80096a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096a6:	f7fe f95e 	bl	8007966 <memchr>
 80096aa:	2800      	cmp	r0, #0
 80096ac:	d03f      	beq.n	800972e <_vfiprintf_r+0x20a>
 80096ae:	4b27      	ldr	r3, [pc, #156]	@ (800974c <_vfiprintf_r+0x228>)
 80096b0:	bb1b      	cbnz	r3, 80096fa <_vfiprintf_r+0x1d6>
 80096b2:	9b03      	ldr	r3, [sp, #12]
 80096b4:	3307      	adds	r3, #7
 80096b6:	f023 0307 	bic.w	r3, r3, #7
 80096ba:	3308      	adds	r3, #8
 80096bc:	9303      	str	r3, [sp, #12]
 80096be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096c0:	443b      	add	r3, r7
 80096c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80096c4:	e76a      	b.n	800959c <_vfiprintf_r+0x78>
 80096c6:	460c      	mov	r4, r1
 80096c8:	2001      	movs	r0, #1
 80096ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80096ce:	e7a8      	b.n	8009622 <_vfiprintf_r+0xfe>
 80096d0:	2300      	movs	r3, #0
 80096d2:	f04f 0c0a 	mov.w	ip, #10
 80096d6:	4619      	mov	r1, r3
 80096d8:	3401      	adds	r4, #1
 80096da:	9305      	str	r3, [sp, #20]
 80096dc:	4620      	mov	r0, r4
 80096de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096e2:	3a30      	subs	r2, #48	@ 0x30
 80096e4:	2a09      	cmp	r2, #9
 80096e6:	d903      	bls.n	80096f0 <_vfiprintf_r+0x1cc>
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d0c6      	beq.n	800967a <_vfiprintf_r+0x156>
 80096ec:	9105      	str	r1, [sp, #20]
 80096ee:	e7c4      	b.n	800967a <_vfiprintf_r+0x156>
 80096f0:	4604      	mov	r4, r0
 80096f2:	2301      	movs	r3, #1
 80096f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80096f8:	e7f0      	b.n	80096dc <_vfiprintf_r+0x1b8>
 80096fa:	ab03      	add	r3, sp, #12
 80096fc:	9300      	str	r3, [sp, #0]
 80096fe:	462a      	mov	r2, r5
 8009700:	4630      	mov	r0, r6
 8009702:	4b13      	ldr	r3, [pc, #76]	@ (8009750 <_vfiprintf_r+0x22c>)
 8009704:	a904      	add	r1, sp, #16
 8009706:	f7fd fbbb 	bl	8006e80 <_printf_float>
 800970a:	4607      	mov	r7, r0
 800970c:	1c78      	adds	r0, r7, #1
 800970e:	d1d6      	bne.n	80096be <_vfiprintf_r+0x19a>
 8009710:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009712:	07d9      	lsls	r1, r3, #31
 8009714:	d405      	bmi.n	8009722 <_vfiprintf_r+0x1fe>
 8009716:	89ab      	ldrh	r3, [r5, #12]
 8009718:	059a      	lsls	r2, r3, #22
 800971a:	d402      	bmi.n	8009722 <_vfiprintf_r+0x1fe>
 800971c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800971e:	f7fe f921 	bl	8007964 <__retarget_lock_release_recursive>
 8009722:	89ab      	ldrh	r3, [r5, #12]
 8009724:	065b      	lsls	r3, r3, #25
 8009726:	f53f af1f 	bmi.w	8009568 <_vfiprintf_r+0x44>
 800972a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800972c:	e71e      	b.n	800956c <_vfiprintf_r+0x48>
 800972e:	ab03      	add	r3, sp, #12
 8009730:	9300      	str	r3, [sp, #0]
 8009732:	462a      	mov	r2, r5
 8009734:	4630      	mov	r0, r6
 8009736:	4b06      	ldr	r3, [pc, #24]	@ (8009750 <_vfiprintf_r+0x22c>)
 8009738:	a904      	add	r1, sp, #16
 800973a:	f7fd fe3f 	bl	80073bc <_printf_i>
 800973e:	e7e4      	b.n	800970a <_vfiprintf_r+0x1e6>
 8009740:	0800bc28 	.word	0x0800bc28
 8009744:	0800bc2e 	.word	0x0800bc2e
 8009748:	0800bc32 	.word	0x0800bc32
 800974c:	08006e81 	.word	0x08006e81
 8009750:	08009501 	.word	0x08009501

08009754 <__swbuf_r>:
 8009754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009756:	460e      	mov	r6, r1
 8009758:	4614      	mov	r4, r2
 800975a:	4605      	mov	r5, r0
 800975c:	b118      	cbz	r0, 8009766 <__swbuf_r+0x12>
 800975e:	6a03      	ldr	r3, [r0, #32]
 8009760:	b90b      	cbnz	r3, 8009766 <__swbuf_r+0x12>
 8009762:	f7fd ffd7 	bl	8007714 <__sinit>
 8009766:	69a3      	ldr	r3, [r4, #24]
 8009768:	60a3      	str	r3, [r4, #8]
 800976a:	89a3      	ldrh	r3, [r4, #12]
 800976c:	071a      	lsls	r2, r3, #28
 800976e:	d501      	bpl.n	8009774 <__swbuf_r+0x20>
 8009770:	6923      	ldr	r3, [r4, #16]
 8009772:	b943      	cbnz	r3, 8009786 <__swbuf_r+0x32>
 8009774:	4621      	mov	r1, r4
 8009776:	4628      	mov	r0, r5
 8009778:	f000 f82a 	bl	80097d0 <__swsetup_r>
 800977c:	b118      	cbz	r0, 8009786 <__swbuf_r+0x32>
 800977e:	f04f 37ff 	mov.w	r7, #4294967295
 8009782:	4638      	mov	r0, r7
 8009784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009786:	6823      	ldr	r3, [r4, #0]
 8009788:	6922      	ldr	r2, [r4, #16]
 800978a:	b2f6      	uxtb	r6, r6
 800978c:	1a98      	subs	r0, r3, r2
 800978e:	6963      	ldr	r3, [r4, #20]
 8009790:	4637      	mov	r7, r6
 8009792:	4283      	cmp	r3, r0
 8009794:	dc05      	bgt.n	80097a2 <__swbuf_r+0x4e>
 8009796:	4621      	mov	r1, r4
 8009798:	4628      	mov	r0, r5
 800979a:	f7ff fd9b 	bl	80092d4 <_fflush_r>
 800979e:	2800      	cmp	r0, #0
 80097a0:	d1ed      	bne.n	800977e <__swbuf_r+0x2a>
 80097a2:	68a3      	ldr	r3, [r4, #8]
 80097a4:	3b01      	subs	r3, #1
 80097a6:	60a3      	str	r3, [r4, #8]
 80097a8:	6823      	ldr	r3, [r4, #0]
 80097aa:	1c5a      	adds	r2, r3, #1
 80097ac:	6022      	str	r2, [r4, #0]
 80097ae:	701e      	strb	r6, [r3, #0]
 80097b0:	6962      	ldr	r2, [r4, #20]
 80097b2:	1c43      	adds	r3, r0, #1
 80097b4:	429a      	cmp	r2, r3
 80097b6:	d004      	beq.n	80097c2 <__swbuf_r+0x6e>
 80097b8:	89a3      	ldrh	r3, [r4, #12]
 80097ba:	07db      	lsls	r3, r3, #31
 80097bc:	d5e1      	bpl.n	8009782 <__swbuf_r+0x2e>
 80097be:	2e0a      	cmp	r6, #10
 80097c0:	d1df      	bne.n	8009782 <__swbuf_r+0x2e>
 80097c2:	4621      	mov	r1, r4
 80097c4:	4628      	mov	r0, r5
 80097c6:	f7ff fd85 	bl	80092d4 <_fflush_r>
 80097ca:	2800      	cmp	r0, #0
 80097cc:	d0d9      	beq.n	8009782 <__swbuf_r+0x2e>
 80097ce:	e7d6      	b.n	800977e <__swbuf_r+0x2a>

080097d0 <__swsetup_r>:
 80097d0:	b538      	push	{r3, r4, r5, lr}
 80097d2:	4b29      	ldr	r3, [pc, #164]	@ (8009878 <__swsetup_r+0xa8>)
 80097d4:	4605      	mov	r5, r0
 80097d6:	6818      	ldr	r0, [r3, #0]
 80097d8:	460c      	mov	r4, r1
 80097da:	b118      	cbz	r0, 80097e4 <__swsetup_r+0x14>
 80097dc:	6a03      	ldr	r3, [r0, #32]
 80097de:	b90b      	cbnz	r3, 80097e4 <__swsetup_r+0x14>
 80097e0:	f7fd ff98 	bl	8007714 <__sinit>
 80097e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097e8:	0719      	lsls	r1, r3, #28
 80097ea:	d422      	bmi.n	8009832 <__swsetup_r+0x62>
 80097ec:	06da      	lsls	r2, r3, #27
 80097ee:	d407      	bmi.n	8009800 <__swsetup_r+0x30>
 80097f0:	2209      	movs	r2, #9
 80097f2:	602a      	str	r2, [r5, #0]
 80097f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097f8:	f04f 30ff 	mov.w	r0, #4294967295
 80097fc:	81a3      	strh	r3, [r4, #12]
 80097fe:	e033      	b.n	8009868 <__swsetup_r+0x98>
 8009800:	0758      	lsls	r0, r3, #29
 8009802:	d512      	bpl.n	800982a <__swsetup_r+0x5a>
 8009804:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009806:	b141      	cbz	r1, 800981a <__swsetup_r+0x4a>
 8009808:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800980c:	4299      	cmp	r1, r3
 800980e:	d002      	beq.n	8009816 <__swsetup_r+0x46>
 8009810:	4628      	mov	r0, r5
 8009812:	f7fe ff09 	bl	8008628 <_free_r>
 8009816:	2300      	movs	r3, #0
 8009818:	6363      	str	r3, [r4, #52]	@ 0x34
 800981a:	89a3      	ldrh	r3, [r4, #12]
 800981c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009820:	81a3      	strh	r3, [r4, #12]
 8009822:	2300      	movs	r3, #0
 8009824:	6063      	str	r3, [r4, #4]
 8009826:	6923      	ldr	r3, [r4, #16]
 8009828:	6023      	str	r3, [r4, #0]
 800982a:	89a3      	ldrh	r3, [r4, #12]
 800982c:	f043 0308 	orr.w	r3, r3, #8
 8009830:	81a3      	strh	r3, [r4, #12]
 8009832:	6923      	ldr	r3, [r4, #16]
 8009834:	b94b      	cbnz	r3, 800984a <__swsetup_r+0x7a>
 8009836:	89a3      	ldrh	r3, [r4, #12]
 8009838:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800983c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009840:	d003      	beq.n	800984a <__swsetup_r+0x7a>
 8009842:	4621      	mov	r1, r4
 8009844:	4628      	mov	r0, r5
 8009846:	f000 f882 	bl	800994e <__smakebuf_r>
 800984a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800984e:	f013 0201 	ands.w	r2, r3, #1
 8009852:	d00a      	beq.n	800986a <__swsetup_r+0x9a>
 8009854:	2200      	movs	r2, #0
 8009856:	60a2      	str	r2, [r4, #8]
 8009858:	6962      	ldr	r2, [r4, #20]
 800985a:	4252      	negs	r2, r2
 800985c:	61a2      	str	r2, [r4, #24]
 800985e:	6922      	ldr	r2, [r4, #16]
 8009860:	b942      	cbnz	r2, 8009874 <__swsetup_r+0xa4>
 8009862:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009866:	d1c5      	bne.n	80097f4 <__swsetup_r+0x24>
 8009868:	bd38      	pop	{r3, r4, r5, pc}
 800986a:	0799      	lsls	r1, r3, #30
 800986c:	bf58      	it	pl
 800986e:	6962      	ldrpl	r2, [r4, #20]
 8009870:	60a2      	str	r2, [r4, #8]
 8009872:	e7f4      	b.n	800985e <__swsetup_r+0x8e>
 8009874:	2000      	movs	r0, #0
 8009876:	e7f7      	b.n	8009868 <__swsetup_r+0x98>
 8009878:	2000006c 	.word	0x2000006c

0800987c <_raise_r>:
 800987c:	291f      	cmp	r1, #31
 800987e:	b538      	push	{r3, r4, r5, lr}
 8009880:	4605      	mov	r5, r0
 8009882:	460c      	mov	r4, r1
 8009884:	d904      	bls.n	8009890 <_raise_r+0x14>
 8009886:	2316      	movs	r3, #22
 8009888:	6003      	str	r3, [r0, #0]
 800988a:	f04f 30ff 	mov.w	r0, #4294967295
 800988e:	bd38      	pop	{r3, r4, r5, pc}
 8009890:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009892:	b112      	cbz	r2, 800989a <_raise_r+0x1e>
 8009894:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009898:	b94b      	cbnz	r3, 80098ae <_raise_r+0x32>
 800989a:	4628      	mov	r0, r5
 800989c:	f000 f830 	bl	8009900 <_getpid_r>
 80098a0:	4622      	mov	r2, r4
 80098a2:	4601      	mov	r1, r0
 80098a4:	4628      	mov	r0, r5
 80098a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098aa:	f000 b817 	b.w	80098dc <_kill_r>
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d00a      	beq.n	80098c8 <_raise_r+0x4c>
 80098b2:	1c59      	adds	r1, r3, #1
 80098b4:	d103      	bne.n	80098be <_raise_r+0x42>
 80098b6:	2316      	movs	r3, #22
 80098b8:	6003      	str	r3, [r0, #0]
 80098ba:	2001      	movs	r0, #1
 80098bc:	e7e7      	b.n	800988e <_raise_r+0x12>
 80098be:	2100      	movs	r1, #0
 80098c0:	4620      	mov	r0, r4
 80098c2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80098c6:	4798      	blx	r3
 80098c8:	2000      	movs	r0, #0
 80098ca:	e7e0      	b.n	800988e <_raise_r+0x12>

080098cc <raise>:
 80098cc:	4b02      	ldr	r3, [pc, #8]	@ (80098d8 <raise+0xc>)
 80098ce:	4601      	mov	r1, r0
 80098d0:	6818      	ldr	r0, [r3, #0]
 80098d2:	f7ff bfd3 	b.w	800987c <_raise_r>
 80098d6:	bf00      	nop
 80098d8:	2000006c 	.word	0x2000006c

080098dc <_kill_r>:
 80098dc:	b538      	push	{r3, r4, r5, lr}
 80098de:	2300      	movs	r3, #0
 80098e0:	4d06      	ldr	r5, [pc, #24]	@ (80098fc <_kill_r+0x20>)
 80098e2:	4604      	mov	r4, r0
 80098e4:	4608      	mov	r0, r1
 80098e6:	4611      	mov	r1, r2
 80098e8:	602b      	str	r3, [r5, #0]
 80098ea:	f7fa fe0c 	bl	8004506 <_kill>
 80098ee:	1c43      	adds	r3, r0, #1
 80098f0:	d102      	bne.n	80098f8 <_kill_r+0x1c>
 80098f2:	682b      	ldr	r3, [r5, #0]
 80098f4:	b103      	cbz	r3, 80098f8 <_kill_r+0x1c>
 80098f6:	6023      	str	r3, [r4, #0]
 80098f8:	bd38      	pop	{r3, r4, r5, pc}
 80098fa:	bf00      	nop
 80098fc:	20000674 	.word	0x20000674

08009900 <_getpid_r>:
 8009900:	f7fa bdff 	b.w	8004502 <_getpid>

08009904 <__swhatbuf_r>:
 8009904:	b570      	push	{r4, r5, r6, lr}
 8009906:	460c      	mov	r4, r1
 8009908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800990c:	4615      	mov	r5, r2
 800990e:	2900      	cmp	r1, #0
 8009910:	461e      	mov	r6, r3
 8009912:	b096      	sub	sp, #88	@ 0x58
 8009914:	da0c      	bge.n	8009930 <__swhatbuf_r+0x2c>
 8009916:	89a3      	ldrh	r3, [r4, #12]
 8009918:	2100      	movs	r1, #0
 800991a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800991e:	bf14      	ite	ne
 8009920:	2340      	movne	r3, #64	@ 0x40
 8009922:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009926:	2000      	movs	r0, #0
 8009928:	6031      	str	r1, [r6, #0]
 800992a:	602b      	str	r3, [r5, #0]
 800992c:	b016      	add	sp, #88	@ 0x58
 800992e:	bd70      	pop	{r4, r5, r6, pc}
 8009930:	466a      	mov	r2, sp
 8009932:	f000 f849 	bl	80099c8 <_fstat_r>
 8009936:	2800      	cmp	r0, #0
 8009938:	dbed      	blt.n	8009916 <__swhatbuf_r+0x12>
 800993a:	9901      	ldr	r1, [sp, #4]
 800993c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009940:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009944:	4259      	negs	r1, r3
 8009946:	4159      	adcs	r1, r3
 8009948:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800994c:	e7eb      	b.n	8009926 <__swhatbuf_r+0x22>

0800994e <__smakebuf_r>:
 800994e:	898b      	ldrh	r3, [r1, #12]
 8009950:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009952:	079d      	lsls	r5, r3, #30
 8009954:	4606      	mov	r6, r0
 8009956:	460c      	mov	r4, r1
 8009958:	d507      	bpl.n	800996a <__smakebuf_r+0x1c>
 800995a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800995e:	6023      	str	r3, [r4, #0]
 8009960:	6123      	str	r3, [r4, #16]
 8009962:	2301      	movs	r3, #1
 8009964:	6163      	str	r3, [r4, #20]
 8009966:	b003      	add	sp, #12
 8009968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800996a:	466a      	mov	r2, sp
 800996c:	ab01      	add	r3, sp, #4
 800996e:	f7ff ffc9 	bl	8009904 <__swhatbuf_r>
 8009972:	9f00      	ldr	r7, [sp, #0]
 8009974:	4605      	mov	r5, r0
 8009976:	4639      	mov	r1, r7
 8009978:	4630      	mov	r0, r6
 800997a:	f7fe fec7 	bl	800870c <_malloc_r>
 800997e:	b948      	cbnz	r0, 8009994 <__smakebuf_r+0x46>
 8009980:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009984:	059a      	lsls	r2, r3, #22
 8009986:	d4ee      	bmi.n	8009966 <__smakebuf_r+0x18>
 8009988:	f023 0303 	bic.w	r3, r3, #3
 800998c:	f043 0302 	orr.w	r3, r3, #2
 8009990:	81a3      	strh	r3, [r4, #12]
 8009992:	e7e2      	b.n	800995a <__smakebuf_r+0xc>
 8009994:	89a3      	ldrh	r3, [r4, #12]
 8009996:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800999a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800999e:	81a3      	strh	r3, [r4, #12]
 80099a0:	9b01      	ldr	r3, [sp, #4]
 80099a2:	6020      	str	r0, [r4, #0]
 80099a4:	b15b      	cbz	r3, 80099be <__smakebuf_r+0x70>
 80099a6:	4630      	mov	r0, r6
 80099a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099ac:	f000 f81e 	bl	80099ec <_isatty_r>
 80099b0:	b128      	cbz	r0, 80099be <__smakebuf_r+0x70>
 80099b2:	89a3      	ldrh	r3, [r4, #12]
 80099b4:	f023 0303 	bic.w	r3, r3, #3
 80099b8:	f043 0301 	orr.w	r3, r3, #1
 80099bc:	81a3      	strh	r3, [r4, #12]
 80099be:	89a3      	ldrh	r3, [r4, #12]
 80099c0:	431d      	orrs	r5, r3
 80099c2:	81a5      	strh	r5, [r4, #12]
 80099c4:	e7cf      	b.n	8009966 <__smakebuf_r+0x18>
	...

080099c8 <_fstat_r>:
 80099c8:	b538      	push	{r3, r4, r5, lr}
 80099ca:	2300      	movs	r3, #0
 80099cc:	4d06      	ldr	r5, [pc, #24]	@ (80099e8 <_fstat_r+0x20>)
 80099ce:	4604      	mov	r4, r0
 80099d0:	4608      	mov	r0, r1
 80099d2:	4611      	mov	r1, r2
 80099d4:	602b      	str	r3, [r5, #0]
 80099d6:	f7fa fdc3 	bl	8004560 <_fstat>
 80099da:	1c43      	adds	r3, r0, #1
 80099dc:	d102      	bne.n	80099e4 <_fstat_r+0x1c>
 80099de:	682b      	ldr	r3, [r5, #0]
 80099e0:	b103      	cbz	r3, 80099e4 <_fstat_r+0x1c>
 80099e2:	6023      	str	r3, [r4, #0]
 80099e4:	bd38      	pop	{r3, r4, r5, pc}
 80099e6:	bf00      	nop
 80099e8:	20000674 	.word	0x20000674

080099ec <_isatty_r>:
 80099ec:	b538      	push	{r3, r4, r5, lr}
 80099ee:	2300      	movs	r3, #0
 80099f0:	4d05      	ldr	r5, [pc, #20]	@ (8009a08 <_isatty_r+0x1c>)
 80099f2:	4604      	mov	r4, r0
 80099f4:	4608      	mov	r0, r1
 80099f6:	602b      	str	r3, [r5, #0]
 80099f8:	f7fa fdb7 	bl	800456a <_isatty>
 80099fc:	1c43      	adds	r3, r0, #1
 80099fe:	d102      	bne.n	8009a06 <_isatty_r+0x1a>
 8009a00:	682b      	ldr	r3, [r5, #0]
 8009a02:	b103      	cbz	r3, 8009a06 <_isatty_r+0x1a>
 8009a04:	6023      	str	r3, [r4, #0]
 8009a06:	bd38      	pop	{r3, r4, r5, pc}
 8009a08:	20000674 	.word	0x20000674

08009a0c <asin>:
 8009a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a0e:	4604      	mov	r4, r0
 8009a10:	460d      	mov	r5, r1
 8009a12:	f000 f831 	bl	8009a78 <__ieee754_asin>
 8009a16:	4622      	mov	r2, r4
 8009a18:	4606      	mov	r6, r0
 8009a1a:	460f      	mov	r7, r1
 8009a1c:	462b      	mov	r3, r5
 8009a1e:	4620      	mov	r0, r4
 8009a20:	4629      	mov	r1, r5
 8009a22:	f7f6 fff3 	bl	8000a0c <__aeabi_dcmpun>
 8009a26:	b988      	cbnz	r0, 8009a4c <asin+0x40>
 8009a28:	4620      	mov	r0, r4
 8009a2a:	4629      	mov	r1, r5
 8009a2c:	f000 f818 	bl	8009a60 <fabs>
 8009a30:	2200      	movs	r2, #0
 8009a32:	4b08      	ldr	r3, [pc, #32]	@ (8009a54 <asin+0x48>)
 8009a34:	f7f6 ffe0 	bl	80009f8 <__aeabi_dcmpgt>
 8009a38:	b140      	cbz	r0, 8009a4c <asin+0x40>
 8009a3a:	f7fd ff67 	bl	800790c <__errno>
 8009a3e:	2321      	movs	r3, #33	@ 0x21
 8009a40:	6003      	str	r3, [r0, #0]
 8009a42:	4805      	ldr	r0, [pc, #20]	@ (8009a58 <asin+0x4c>)
 8009a44:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009a48:	f000 b80e 	b.w	8009a68 <nan>
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	4639      	mov	r1, r7
 8009a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a52:	bf00      	nop
 8009a54:	3ff00000 	.word	0x3ff00000
 8009a58:	0800bc7e 	.word	0x0800bc7e

08009a5c <atan2>:
 8009a5c:	f000 ba08 	b.w	8009e70 <__ieee754_atan2>

08009a60 <fabs>:
 8009a60:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009a64:	4619      	mov	r1, r3
 8009a66:	4770      	bx	lr

08009a68 <nan>:
 8009a68:	2000      	movs	r0, #0
 8009a6a:	4901      	ldr	r1, [pc, #4]	@ (8009a70 <nan+0x8>)
 8009a6c:	4770      	bx	lr
 8009a6e:	bf00      	nop
 8009a70:	7ff80000 	.word	0x7ff80000
 8009a74:	00000000 	.word	0x00000000

08009a78 <__ieee754_asin>:
 8009a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a7c:	4bc4      	ldr	r3, [pc, #784]	@ (8009d90 <__ieee754_asin+0x318>)
 8009a7e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009a82:	b087      	sub	sp, #28
 8009a84:	429e      	cmp	r6, r3
 8009a86:	4604      	mov	r4, r0
 8009a88:	460d      	mov	r5, r1
 8009a8a:	9101      	str	r1, [sp, #4]
 8009a8c:	d929      	bls.n	8009ae2 <__ieee754_asin+0x6a>
 8009a8e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8009a92:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009a96:	4306      	orrs	r6, r0
 8009a98:	d114      	bne.n	8009ac4 <__ieee754_asin+0x4c>
 8009a9a:	a3a3      	add	r3, pc, #652	@ (adr r3, 8009d28 <__ieee754_asin+0x2b0>)
 8009a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa0:	f7f6 fd1a 	bl	80004d8 <__aeabi_dmul>
 8009aa4:	a3a2      	add	r3, pc, #648	@ (adr r3, 8009d30 <__ieee754_asin+0x2b8>)
 8009aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aaa:	4606      	mov	r6, r0
 8009aac:	460f      	mov	r7, r1
 8009aae:	4620      	mov	r0, r4
 8009ab0:	4629      	mov	r1, r5
 8009ab2:	f7f6 fd11 	bl	80004d8 <__aeabi_dmul>
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	460b      	mov	r3, r1
 8009aba:	4630      	mov	r0, r6
 8009abc:	4639      	mov	r1, r7
 8009abe:	f7f6 fb55 	bl	800016c <__adddf3>
 8009ac2:	e007      	b.n	8009ad4 <__ieee754_asin+0x5c>
 8009ac4:	4602      	mov	r2, r0
 8009ac6:	460b      	mov	r3, r1
 8009ac8:	f7f6 fb4e 	bl	8000168 <__aeabi_dsub>
 8009acc:	4602      	mov	r2, r0
 8009ace:	460b      	mov	r3, r1
 8009ad0:	f7f6 fe2c 	bl	800072c <__aeabi_ddiv>
 8009ad4:	4604      	mov	r4, r0
 8009ad6:	460d      	mov	r5, r1
 8009ad8:	4620      	mov	r0, r4
 8009ada:	4629      	mov	r1, r5
 8009adc:	b007      	add	sp, #28
 8009ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ae2:	4bac      	ldr	r3, [pc, #688]	@ (8009d94 <__ieee754_asin+0x31c>)
 8009ae4:	429e      	cmp	r6, r3
 8009ae6:	d80e      	bhi.n	8009b06 <__ieee754_asin+0x8e>
 8009ae8:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8009aec:	f080 80ab 	bcs.w	8009c46 <__ieee754_asin+0x1ce>
 8009af0:	a391      	add	r3, pc, #580	@ (adr r3, 8009d38 <__ieee754_asin+0x2c0>)
 8009af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af6:	f7f6 fb39 	bl	800016c <__adddf3>
 8009afa:	2200      	movs	r2, #0
 8009afc:	4ba6      	ldr	r3, [pc, #664]	@ (8009d98 <__ieee754_asin+0x320>)
 8009afe:	f7f6 ff7b 	bl	80009f8 <__aeabi_dcmpgt>
 8009b02:	2800      	cmp	r0, #0
 8009b04:	d1e8      	bne.n	8009ad8 <__ieee754_asin+0x60>
 8009b06:	4620      	mov	r0, r4
 8009b08:	4629      	mov	r1, r5
 8009b0a:	f7ff ffa9 	bl	8009a60 <fabs>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	460b      	mov	r3, r1
 8009b12:	2000      	movs	r0, #0
 8009b14:	49a0      	ldr	r1, [pc, #640]	@ (8009d98 <__ieee754_asin+0x320>)
 8009b16:	f7f6 fb27 	bl	8000168 <__aeabi_dsub>
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	4b9f      	ldr	r3, [pc, #636]	@ (8009d9c <__ieee754_asin+0x324>)
 8009b1e:	f7f6 fcdb 	bl	80004d8 <__aeabi_dmul>
 8009b22:	a387      	add	r3, pc, #540	@ (adr r3, 8009d40 <__ieee754_asin+0x2c8>)
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	4604      	mov	r4, r0
 8009b2a:	460d      	mov	r5, r1
 8009b2c:	f7f6 fcd4 	bl	80004d8 <__aeabi_dmul>
 8009b30:	a385      	add	r3, pc, #532	@ (adr r3, 8009d48 <__ieee754_asin+0x2d0>)
 8009b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b36:	f7f6 fb19 	bl	800016c <__adddf3>
 8009b3a:	4622      	mov	r2, r4
 8009b3c:	462b      	mov	r3, r5
 8009b3e:	f7f6 fccb 	bl	80004d8 <__aeabi_dmul>
 8009b42:	a383      	add	r3, pc, #524	@ (adr r3, 8009d50 <__ieee754_asin+0x2d8>)
 8009b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b48:	f7f6 fb0e 	bl	8000168 <__aeabi_dsub>
 8009b4c:	4622      	mov	r2, r4
 8009b4e:	462b      	mov	r3, r5
 8009b50:	f7f6 fcc2 	bl	80004d8 <__aeabi_dmul>
 8009b54:	a380      	add	r3, pc, #512	@ (adr r3, 8009d58 <__ieee754_asin+0x2e0>)
 8009b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5a:	f7f6 fb07 	bl	800016c <__adddf3>
 8009b5e:	4622      	mov	r2, r4
 8009b60:	462b      	mov	r3, r5
 8009b62:	f7f6 fcb9 	bl	80004d8 <__aeabi_dmul>
 8009b66:	a37e      	add	r3, pc, #504	@ (adr r3, 8009d60 <__ieee754_asin+0x2e8>)
 8009b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6c:	f7f6 fafc 	bl	8000168 <__aeabi_dsub>
 8009b70:	4622      	mov	r2, r4
 8009b72:	462b      	mov	r3, r5
 8009b74:	f7f6 fcb0 	bl	80004d8 <__aeabi_dmul>
 8009b78:	a37b      	add	r3, pc, #492	@ (adr r3, 8009d68 <__ieee754_asin+0x2f0>)
 8009b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7e:	f7f6 faf5 	bl	800016c <__adddf3>
 8009b82:	4622      	mov	r2, r4
 8009b84:	462b      	mov	r3, r5
 8009b86:	f7f6 fca7 	bl	80004d8 <__aeabi_dmul>
 8009b8a:	a379      	add	r3, pc, #484	@ (adr r3, 8009d70 <__ieee754_asin+0x2f8>)
 8009b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b94:	4620      	mov	r0, r4
 8009b96:	4629      	mov	r1, r5
 8009b98:	f7f6 fc9e 	bl	80004d8 <__aeabi_dmul>
 8009b9c:	a376      	add	r3, pc, #472	@ (adr r3, 8009d78 <__ieee754_asin+0x300>)
 8009b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba2:	f7f6 fae1 	bl	8000168 <__aeabi_dsub>
 8009ba6:	4622      	mov	r2, r4
 8009ba8:	462b      	mov	r3, r5
 8009baa:	f7f6 fc95 	bl	80004d8 <__aeabi_dmul>
 8009bae:	a374      	add	r3, pc, #464	@ (adr r3, 8009d80 <__ieee754_asin+0x308>)
 8009bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb4:	f7f6 fada 	bl	800016c <__adddf3>
 8009bb8:	4622      	mov	r2, r4
 8009bba:	462b      	mov	r3, r5
 8009bbc:	f7f6 fc8c 	bl	80004d8 <__aeabi_dmul>
 8009bc0:	a371      	add	r3, pc, #452	@ (adr r3, 8009d88 <__ieee754_asin+0x310>)
 8009bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc6:	f7f6 facf 	bl	8000168 <__aeabi_dsub>
 8009bca:	4622      	mov	r2, r4
 8009bcc:	462b      	mov	r3, r5
 8009bce:	f7f6 fc83 	bl	80004d8 <__aeabi_dmul>
 8009bd2:	4b71      	ldr	r3, [pc, #452]	@ (8009d98 <__ieee754_asin+0x320>)
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	f7f6 fac9 	bl	800016c <__adddf3>
 8009bda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bde:	4620      	mov	r0, r4
 8009be0:	4629      	mov	r1, r5
 8009be2:	f000 fba9 	bl	800a338 <__ieee754_sqrt>
 8009be6:	4b6e      	ldr	r3, [pc, #440]	@ (8009da0 <__ieee754_asin+0x328>)
 8009be8:	4682      	mov	sl, r0
 8009bea:	429e      	cmp	r6, r3
 8009bec:	468b      	mov	fp, r1
 8009bee:	f240 80d9 	bls.w	8009da4 <__ieee754_asin+0x32c>
 8009bf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bfa:	f7f6 fd97 	bl	800072c <__aeabi_ddiv>
 8009bfe:	4652      	mov	r2, sl
 8009c00:	465b      	mov	r3, fp
 8009c02:	f7f6 fc69 	bl	80004d8 <__aeabi_dmul>
 8009c06:	4652      	mov	r2, sl
 8009c08:	465b      	mov	r3, fp
 8009c0a:	f7f6 faaf 	bl	800016c <__adddf3>
 8009c0e:	4602      	mov	r2, r0
 8009c10:	460b      	mov	r3, r1
 8009c12:	f7f6 faab 	bl	800016c <__adddf3>
 8009c16:	a346      	add	r3, pc, #280	@ (adr r3, 8009d30 <__ieee754_asin+0x2b8>)
 8009c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1c:	f7f6 faa4 	bl	8000168 <__aeabi_dsub>
 8009c20:	4602      	mov	r2, r0
 8009c22:	460b      	mov	r3, r1
 8009c24:	a140      	add	r1, pc, #256	@ (adr r1, 8009d28 <__ieee754_asin+0x2b0>)
 8009c26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c2a:	f7f6 fa9d 	bl	8000168 <__aeabi_dsub>
 8009c2e:	9b01      	ldr	r3, [sp, #4]
 8009c30:	4604      	mov	r4, r0
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	bfdc      	itt	le
 8009c36:	4602      	movle	r2, r0
 8009c38:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8009c3c:	460d      	mov	r5, r1
 8009c3e:	bfdc      	itt	le
 8009c40:	4614      	movle	r4, r2
 8009c42:	461d      	movle	r5, r3
 8009c44:	e748      	b.n	8009ad8 <__ieee754_asin+0x60>
 8009c46:	4602      	mov	r2, r0
 8009c48:	460b      	mov	r3, r1
 8009c4a:	f7f6 fc45 	bl	80004d8 <__aeabi_dmul>
 8009c4e:	a33c      	add	r3, pc, #240	@ (adr r3, 8009d40 <__ieee754_asin+0x2c8>)
 8009c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c54:	4606      	mov	r6, r0
 8009c56:	460f      	mov	r7, r1
 8009c58:	f7f6 fc3e 	bl	80004d8 <__aeabi_dmul>
 8009c5c:	a33a      	add	r3, pc, #232	@ (adr r3, 8009d48 <__ieee754_asin+0x2d0>)
 8009c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c62:	f7f6 fa83 	bl	800016c <__adddf3>
 8009c66:	4632      	mov	r2, r6
 8009c68:	463b      	mov	r3, r7
 8009c6a:	f7f6 fc35 	bl	80004d8 <__aeabi_dmul>
 8009c6e:	a338      	add	r3, pc, #224	@ (adr r3, 8009d50 <__ieee754_asin+0x2d8>)
 8009c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c74:	f7f6 fa78 	bl	8000168 <__aeabi_dsub>
 8009c78:	4632      	mov	r2, r6
 8009c7a:	463b      	mov	r3, r7
 8009c7c:	f7f6 fc2c 	bl	80004d8 <__aeabi_dmul>
 8009c80:	a335      	add	r3, pc, #212	@ (adr r3, 8009d58 <__ieee754_asin+0x2e0>)
 8009c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c86:	f7f6 fa71 	bl	800016c <__adddf3>
 8009c8a:	4632      	mov	r2, r6
 8009c8c:	463b      	mov	r3, r7
 8009c8e:	f7f6 fc23 	bl	80004d8 <__aeabi_dmul>
 8009c92:	a333      	add	r3, pc, #204	@ (adr r3, 8009d60 <__ieee754_asin+0x2e8>)
 8009c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c98:	f7f6 fa66 	bl	8000168 <__aeabi_dsub>
 8009c9c:	4632      	mov	r2, r6
 8009c9e:	463b      	mov	r3, r7
 8009ca0:	f7f6 fc1a 	bl	80004d8 <__aeabi_dmul>
 8009ca4:	a330      	add	r3, pc, #192	@ (adr r3, 8009d68 <__ieee754_asin+0x2f0>)
 8009ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009caa:	f7f6 fa5f 	bl	800016c <__adddf3>
 8009cae:	4632      	mov	r2, r6
 8009cb0:	463b      	mov	r3, r7
 8009cb2:	f7f6 fc11 	bl	80004d8 <__aeabi_dmul>
 8009cb6:	a32e      	add	r3, pc, #184	@ (adr r3, 8009d70 <__ieee754_asin+0x2f8>)
 8009cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cbc:	4680      	mov	r8, r0
 8009cbe:	4689      	mov	r9, r1
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	4639      	mov	r1, r7
 8009cc4:	f7f6 fc08 	bl	80004d8 <__aeabi_dmul>
 8009cc8:	a32b      	add	r3, pc, #172	@ (adr r3, 8009d78 <__ieee754_asin+0x300>)
 8009cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cce:	f7f6 fa4b 	bl	8000168 <__aeabi_dsub>
 8009cd2:	4632      	mov	r2, r6
 8009cd4:	463b      	mov	r3, r7
 8009cd6:	f7f6 fbff 	bl	80004d8 <__aeabi_dmul>
 8009cda:	a329      	add	r3, pc, #164	@ (adr r3, 8009d80 <__ieee754_asin+0x308>)
 8009cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce0:	f7f6 fa44 	bl	800016c <__adddf3>
 8009ce4:	4632      	mov	r2, r6
 8009ce6:	463b      	mov	r3, r7
 8009ce8:	f7f6 fbf6 	bl	80004d8 <__aeabi_dmul>
 8009cec:	a326      	add	r3, pc, #152	@ (adr r3, 8009d88 <__ieee754_asin+0x310>)
 8009cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf2:	f7f6 fa39 	bl	8000168 <__aeabi_dsub>
 8009cf6:	4632      	mov	r2, r6
 8009cf8:	463b      	mov	r3, r7
 8009cfa:	f7f6 fbed 	bl	80004d8 <__aeabi_dmul>
 8009cfe:	2200      	movs	r2, #0
 8009d00:	4b25      	ldr	r3, [pc, #148]	@ (8009d98 <__ieee754_asin+0x320>)
 8009d02:	f7f6 fa33 	bl	800016c <__adddf3>
 8009d06:	4602      	mov	r2, r0
 8009d08:	460b      	mov	r3, r1
 8009d0a:	4640      	mov	r0, r8
 8009d0c:	4649      	mov	r1, r9
 8009d0e:	f7f6 fd0d 	bl	800072c <__aeabi_ddiv>
 8009d12:	4622      	mov	r2, r4
 8009d14:	462b      	mov	r3, r5
 8009d16:	f7f6 fbdf 	bl	80004d8 <__aeabi_dmul>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	4620      	mov	r0, r4
 8009d20:	4629      	mov	r1, r5
 8009d22:	e6cc      	b.n	8009abe <__ieee754_asin+0x46>
 8009d24:	f3af 8000 	nop.w
 8009d28:	54442d18 	.word	0x54442d18
 8009d2c:	3ff921fb 	.word	0x3ff921fb
 8009d30:	33145c07 	.word	0x33145c07
 8009d34:	3c91a626 	.word	0x3c91a626
 8009d38:	8800759c 	.word	0x8800759c
 8009d3c:	7e37e43c 	.word	0x7e37e43c
 8009d40:	0dfdf709 	.word	0x0dfdf709
 8009d44:	3f023de1 	.word	0x3f023de1
 8009d48:	7501b288 	.word	0x7501b288
 8009d4c:	3f49efe0 	.word	0x3f49efe0
 8009d50:	b5688f3b 	.word	0xb5688f3b
 8009d54:	3fa48228 	.word	0x3fa48228
 8009d58:	0e884455 	.word	0x0e884455
 8009d5c:	3fc9c155 	.word	0x3fc9c155
 8009d60:	03eb6f7d 	.word	0x03eb6f7d
 8009d64:	3fd4d612 	.word	0x3fd4d612
 8009d68:	55555555 	.word	0x55555555
 8009d6c:	3fc55555 	.word	0x3fc55555
 8009d70:	b12e9282 	.word	0xb12e9282
 8009d74:	3fb3b8c5 	.word	0x3fb3b8c5
 8009d78:	1b8d0159 	.word	0x1b8d0159
 8009d7c:	3fe6066c 	.word	0x3fe6066c
 8009d80:	9c598ac8 	.word	0x9c598ac8
 8009d84:	40002ae5 	.word	0x40002ae5
 8009d88:	1c8a2d4b 	.word	0x1c8a2d4b
 8009d8c:	40033a27 	.word	0x40033a27
 8009d90:	3fefffff 	.word	0x3fefffff
 8009d94:	3fdfffff 	.word	0x3fdfffff
 8009d98:	3ff00000 	.word	0x3ff00000
 8009d9c:	3fe00000 	.word	0x3fe00000
 8009da0:	3fef3332 	.word	0x3fef3332
 8009da4:	4602      	mov	r2, r0
 8009da6:	460b      	mov	r3, r1
 8009da8:	f7f6 f9e0 	bl	800016c <__adddf3>
 8009dac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009db0:	4606      	mov	r6, r0
 8009db2:	460f      	mov	r7, r1
 8009db4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009db8:	f7f6 fcb8 	bl	800072c <__aeabi_ddiv>
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	4639      	mov	r1, r7
 8009dc4:	f7f6 fb88 	bl	80004d8 <__aeabi_dmul>
 8009dc8:	f04f 0800 	mov.w	r8, #0
 8009dcc:	4606      	mov	r6, r0
 8009dce:	460f      	mov	r7, r1
 8009dd0:	4642      	mov	r2, r8
 8009dd2:	465b      	mov	r3, fp
 8009dd4:	4640      	mov	r0, r8
 8009dd6:	4659      	mov	r1, fp
 8009dd8:	f7f6 fb7e 	bl	80004d8 <__aeabi_dmul>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	460b      	mov	r3, r1
 8009de0:	4620      	mov	r0, r4
 8009de2:	4629      	mov	r1, r5
 8009de4:	f7f6 f9c0 	bl	8000168 <__aeabi_dsub>
 8009de8:	4642      	mov	r2, r8
 8009dea:	4604      	mov	r4, r0
 8009dec:	460d      	mov	r5, r1
 8009dee:	465b      	mov	r3, fp
 8009df0:	4650      	mov	r0, sl
 8009df2:	4659      	mov	r1, fp
 8009df4:	f7f6 f9ba 	bl	800016c <__adddf3>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	4620      	mov	r0, r4
 8009dfe:	4629      	mov	r1, r5
 8009e00:	f7f6 fc94 	bl	800072c <__aeabi_ddiv>
 8009e04:	4602      	mov	r2, r0
 8009e06:	460b      	mov	r3, r1
 8009e08:	f7f6 f9b0 	bl	800016c <__adddf3>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	a113      	add	r1, pc, #76	@ (adr r1, 8009e60 <__ieee754_asin+0x3e8>)
 8009e12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e16:	f7f6 f9a7 	bl	8000168 <__aeabi_dsub>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	460b      	mov	r3, r1
 8009e1e:	4630      	mov	r0, r6
 8009e20:	4639      	mov	r1, r7
 8009e22:	f7f6 f9a1 	bl	8000168 <__aeabi_dsub>
 8009e26:	4642      	mov	r2, r8
 8009e28:	4604      	mov	r4, r0
 8009e2a:	460d      	mov	r5, r1
 8009e2c:	465b      	mov	r3, fp
 8009e2e:	4640      	mov	r0, r8
 8009e30:	4659      	mov	r1, fp
 8009e32:	f7f6 f99b 	bl	800016c <__adddf3>
 8009e36:	4602      	mov	r2, r0
 8009e38:	460b      	mov	r3, r1
 8009e3a:	a10b      	add	r1, pc, #44	@ (adr r1, 8009e68 <__ieee754_asin+0x3f0>)
 8009e3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e40:	f7f6 f992 	bl	8000168 <__aeabi_dsub>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4620      	mov	r0, r4
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	f7f6 f98c 	bl	8000168 <__aeabi_dsub>
 8009e50:	4602      	mov	r2, r0
 8009e52:	460b      	mov	r3, r1
 8009e54:	a104      	add	r1, pc, #16	@ (adr r1, 8009e68 <__ieee754_asin+0x3f0>)
 8009e56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e5a:	e6e6      	b.n	8009c2a <__ieee754_asin+0x1b2>
 8009e5c:	f3af 8000 	nop.w
 8009e60:	33145c07 	.word	0x33145c07
 8009e64:	3c91a626 	.word	0x3c91a626
 8009e68:	54442d18 	.word	0x54442d18
 8009e6c:	3fe921fb 	.word	0x3fe921fb

08009e70 <__ieee754_atan2>:
 8009e70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e74:	4617      	mov	r7, r2
 8009e76:	4690      	mov	r8, r2
 8009e78:	4699      	mov	r9, r3
 8009e7a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009e7e:	427b      	negs	r3, r7
 8009e80:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800a008 <__ieee754_atan2+0x198>
 8009e84:	433b      	orrs	r3, r7
 8009e86:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009e8a:	4553      	cmp	r3, sl
 8009e8c:	4604      	mov	r4, r0
 8009e8e:	460d      	mov	r5, r1
 8009e90:	d809      	bhi.n	8009ea6 <__ieee754_atan2+0x36>
 8009e92:	4246      	negs	r6, r0
 8009e94:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009e98:	4306      	orrs	r6, r0
 8009e9a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8009e9e:	4556      	cmp	r6, sl
 8009ea0:	468e      	mov	lr, r1
 8009ea2:	4683      	mov	fp, r0
 8009ea4:	d908      	bls.n	8009eb8 <__ieee754_atan2+0x48>
 8009ea6:	4642      	mov	r2, r8
 8009ea8:	464b      	mov	r3, r9
 8009eaa:	4620      	mov	r0, r4
 8009eac:	4629      	mov	r1, r5
 8009eae:	f7f6 f95d 	bl	800016c <__adddf3>
 8009eb2:	4604      	mov	r4, r0
 8009eb4:	460d      	mov	r5, r1
 8009eb6:	e016      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009eb8:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 8009ebc:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009ec0:	433e      	orrs	r6, r7
 8009ec2:	d103      	bne.n	8009ecc <__ieee754_atan2+0x5c>
 8009ec4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec8:	f000 b8a6 	b.w	800a018 <atan>
 8009ecc:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8009ed0:	f006 0602 	and.w	r6, r6, #2
 8009ed4:	ea53 0b0b 	orrs.w	fp, r3, fp
 8009ed8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8009edc:	d107      	bne.n	8009eee <__ieee754_atan2+0x7e>
 8009ede:	2e02      	cmp	r6, #2
 8009ee0:	d064      	beq.n	8009fac <__ieee754_atan2+0x13c>
 8009ee2:	2e03      	cmp	r6, #3
 8009ee4:	d066      	beq.n	8009fb4 <__ieee754_atan2+0x144>
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	4629      	mov	r1, r5
 8009eea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eee:	4317      	orrs	r7, r2
 8009ef0:	d106      	bne.n	8009f00 <__ieee754_atan2+0x90>
 8009ef2:	f1be 0f00 	cmp.w	lr, #0
 8009ef6:	da68      	bge.n	8009fca <__ieee754_atan2+0x15a>
 8009ef8:	a537      	add	r5, pc, #220	@ (adr r5, 8009fd8 <__ieee754_atan2+0x168>)
 8009efa:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009efe:	e7f2      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009f00:	4552      	cmp	r2, sl
 8009f02:	d10f      	bne.n	8009f24 <__ieee754_atan2+0xb4>
 8009f04:	4293      	cmp	r3, r2
 8009f06:	f106 36ff 	add.w	r6, r6, #4294967295
 8009f0a:	d107      	bne.n	8009f1c <__ieee754_atan2+0xac>
 8009f0c:	2e02      	cmp	r6, #2
 8009f0e:	d855      	bhi.n	8009fbc <__ieee754_atan2+0x14c>
 8009f10:	4b3e      	ldr	r3, [pc, #248]	@ (800a00c <__ieee754_atan2+0x19c>)
 8009f12:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009f16:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009f1a:	e7e4      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009f1c:	2e02      	cmp	r6, #2
 8009f1e:	d851      	bhi.n	8009fc4 <__ieee754_atan2+0x154>
 8009f20:	4b3b      	ldr	r3, [pc, #236]	@ (800a010 <__ieee754_atan2+0x1a0>)
 8009f22:	e7f6      	b.n	8009f12 <__ieee754_atan2+0xa2>
 8009f24:	4553      	cmp	r3, sl
 8009f26:	d0e4      	beq.n	8009ef2 <__ieee754_atan2+0x82>
 8009f28:	1a9b      	subs	r3, r3, r2
 8009f2a:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8009f2e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009f32:	da21      	bge.n	8009f78 <__ieee754_atan2+0x108>
 8009f34:	f1b9 0f00 	cmp.w	r9, #0
 8009f38:	da01      	bge.n	8009f3e <__ieee754_atan2+0xce>
 8009f3a:	323c      	adds	r2, #60	@ 0x3c
 8009f3c:	db20      	blt.n	8009f80 <__ieee754_atan2+0x110>
 8009f3e:	4642      	mov	r2, r8
 8009f40:	464b      	mov	r3, r9
 8009f42:	4620      	mov	r0, r4
 8009f44:	4629      	mov	r1, r5
 8009f46:	f7f6 fbf1 	bl	800072c <__aeabi_ddiv>
 8009f4a:	f7ff fd89 	bl	8009a60 <fabs>
 8009f4e:	f000 f863 	bl	800a018 <atan>
 8009f52:	4604      	mov	r4, r0
 8009f54:	460d      	mov	r5, r1
 8009f56:	2e01      	cmp	r6, #1
 8009f58:	d015      	beq.n	8009f86 <__ieee754_atan2+0x116>
 8009f5a:	2e02      	cmp	r6, #2
 8009f5c:	d017      	beq.n	8009f8e <__ieee754_atan2+0x11e>
 8009f5e:	2e00      	cmp	r6, #0
 8009f60:	d0c1      	beq.n	8009ee6 <__ieee754_atan2+0x76>
 8009f62:	a31f      	add	r3, pc, #124	@ (adr r3, 8009fe0 <__ieee754_atan2+0x170>)
 8009f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f68:	4620      	mov	r0, r4
 8009f6a:	4629      	mov	r1, r5
 8009f6c:	f7f6 f8fc 	bl	8000168 <__aeabi_dsub>
 8009f70:	a31d      	add	r3, pc, #116	@ (adr r3, 8009fe8 <__ieee754_atan2+0x178>)
 8009f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f76:	e016      	b.n	8009fa6 <__ieee754_atan2+0x136>
 8009f78:	a51d      	add	r5, pc, #116	@ (adr r5, 8009ff0 <__ieee754_atan2+0x180>)
 8009f7a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009f7e:	e7ea      	b.n	8009f56 <__ieee754_atan2+0xe6>
 8009f80:	2400      	movs	r4, #0
 8009f82:	2500      	movs	r5, #0
 8009f84:	e7e7      	b.n	8009f56 <__ieee754_atan2+0xe6>
 8009f86:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8009f8a:	461d      	mov	r5, r3
 8009f8c:	e7ab      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009f8e:	a314      	add	r3, pc, #80	@ (adr r3, 8009fe0 <__ieee754_atan2+0x170>)
 8009f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f94:	4620      	mov	r0, r4
 8009f96:	4629      	mov	r1, r5
 8009f98:	f7f6 f8e6 	bl	8000168 <__aeabi_dsub>
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	a111      	add	r1, pc, #68	@ (adr r1, 8009fe8 <__ieee754_atan2+0x178>)
 8009fa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fa6:	f7f6 f8df 	bl	8000168 <__aeabi_dsub>
 8009faa:	e782      	b.n	8009eb2 <__ieee754_atan2+0x42>
 8009fac:	a50e      	add	r5, pc, #56	@ (adr r5, 8009fe8 <__ieee754_atan2+0x178>)
 8009fae:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009fb2:	e798      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009fb4:	a510      	add	r5, pc, #64	@ (adr r5, 8009ff8 <__ieee754_atan2+0x188>)
 8009fb6:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009fba:	e794      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009fbc:	a510      	add	r5, pc, #64	@ (adr r5, 800a000 <__ieee754_atan2+0x190>)
 8009fbe:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009fc2:	e790      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009fc4:	2400      	movs	r4, #0
 8009fc6:	2500      	movs	r5, #0
 8009fc8:	e78d      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009fca:	a509      	add	r5, pc, #36	@ (adr r5, 8009ff0 <__ieee754_atan2+0x180>)
 8009fcc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009fd0:	e789      	b.n	8009ee6 <__ieee754_atan2+0x76>
 8009fd2:	bf00      	nop
 8009fd4:	f3af 8000 	nop.w
 8009fd8:	54442d18 	.word	0x54442d18
 8009fdc:	bff921fb 	.word	0xbff921fb
 8009fe0:	33145c07 	.word	0x33145c07
 8009fe4:	3ca1a626 	.word	0x3ca1a626
 8009fe8:	54442d18 	.word	0x54442d18
 8009fec:	400921fb 	.word	0x400921fb
 8009ff0:	54442d18 	.word	0x54442d18
 8009ff4:	3ff921fb 	.word	0x3ff921fb
 8009ff8:	54442d18 	.word	0x54442d18
 8009ffc:	c00921fb 	.word	0xc00921fb
 800a000:	54442d18 	.word	0x54442d18
 800a004:	3fe921fb 	.word	0x3fe921fb
 800a008:	7ff00000 	.word	0x7ff00000
 800a00c:	0800bd98 	.word	0x0800bd98
 800a010:	0800bd80 	.word	0x0800bd80
 800a014:	00000000 	.word	0x00000000

0800a018 <atan>:
 800a018:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a01c:	4bbc      	ldr	r3, [pc, #752]	@ (800a310 <atan+0x2f8>)
 800a01e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800a022:	429e      	cmp	r6, r3
 800a024:	4604      	mov	r4, r0
 800a026:	460d      	mov	r5, r1
 800a028:	468b      	mov	fp, r1
 800a02a:	d918      	bls.n	800a05e <atan+0x46>
 800a02c:	4bb9      	ldr	r3, [pc, #740]	@ (800a314 <atan+0x2fc>)
 800a02e:	429e      	cmp	r6, r3
 800a030:	d801      	bhi.n	800a036 <atan+0x1e>
 800a032:	d109      	bne.n	800a048 <atan+0x30>
 800a034:	b140      	cbz	r0, 800a048 <atan+0x30>
 800a036:	4622      	mov	r2, r4
 800a038:	462b      	mov	r3, r5
 800a03a:	4620      	mov	r0, r4
 800a03c:	4629      	mov	r1, r5
 800a03e:	f7f6 f895 	bl	800016c <__adddf3>
 800a042:	4604      	mov	r4, r0
 800a044:	460d      	mov	r5, r1
 800a046:	e006      	b.n	800a056 <atan+0x3e>
 800a048:	f1bb 0f00 	cmp.w	fp, #0
 800a04c:	f340 8123 	ble.w	800a296 <atan+0x27e>
 800a050:	a593      	add	r5, pc, #588	@ (adr r5, 800a2a0 <atan+0x288>)
 800a052:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a056:	4620      	mov	r0, r4
 800a058:	4629      	mov	r1, r5
 800a05a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a05e:	4bae      	ldr	r3, [pc, #696]	@ (800a318 <atan+0x300>)
 800a060:	429e      	cmp	r6, r3
 800a062:	d811      	bhi.n	800a088 <atan+0x70>
 800a064:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800a068:	429e      	cmp	r6, r3
 800a06a:	d80a      	bhi.n	800a082 <atan+0x6a>
 800a06c:	a38e      	add	r3, pc, #568	@ (adr r3, 800a2a8 <atan+0x290>)
 800a06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a072:	f7f6 f87b 	bl	800016c <__adddf3>
 800a076:	2200      	movs	r2, #0
 800a078:	4ba8      	ldr	r3, [pc, #672]	@ (800a31c <atan+0x304>)
 800a07a:	f7f6 fcbd 	bl	80009f8 <__aeabi_dcmpgt>
 800a07e:	2800      	cmp	r0, #0
 800a080:	d1e9      	bne.n	800a056 <atan+0x3e>
 800a082:	f04f 3aff 	mov.w	sl, #4294967295
 800a086:	e027      	b.n	800a0d8 <atan+0xc0>
 800a088:	f7ff fcea 	bl	8009a60 <fabs>
 800a08c:	4ba4      	ldr	r3, [pc, #656]	@ (800a320 <atan+0x308>)
 800a08e:	4604      	mov	r4, r0
 800a090:	429e      	cmp	r6, r3
 800a092:	460d      	mov	r5, r1
 800a094:	f200 80b8 	bhi.w	800a208 <atan+0x1f0>
 800a098:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800a09c:	429e      	cmp	r6, r3
 800a09e:	f200 809c 	bhi.w	800a1da <atan+0x1c2>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	f7f6 f861 	bl	800016c <__adddf3>
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	4b9b      	ldr	r3, [pc, #620]	@ (800a31c <atan+0x304>)
 800a0ae:	f7f6 f85b 	bl	8000168 <__aeabi_dsub>
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	4606      	mov	r6, r0
 800a0b6:	460f      	mov	r7, r1
 800a0b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a0bc:	4620      	mov	r0, r4
 800a0be:	4629      	mov	r1, r5
 800a0c0:	f7f6 f854 	bl	800016c <__adddf3>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	4639      	mov	r1, r7
 800a0cc:	f7f6 fb2e 	bl	800072c <__aeabi_ddiv>
 800a0d0:	f04f 0a00 	mov.w	sl, #0
 800a0d4:	4604      	mov	r4, r0
 800a0d6:	460d      	mov	r5, r1
 800a0d8:	4622      	mov	r2, r4
 800a0da:	462b      	mov	r3, r5
 800a0dc:	4620      	mov	r0, r4
 800a0de:	4629      	mov	r1, r5
 800a0e0:	f7f6 f9fa 	bl	80004d8 <__aeabi_dmul>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	4680      	mov	r8, r0
 800a0ea:	4689      	mov	r9, r1
 800a0ec:	f7f6 f9f4 	bl	80004d8 <__aeabi_dmul>
 800a0f0:	a36f      	add	r3, pc, #444	@ (adr r3, 800a2b0 <atan+0x298>)
 800a0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f6:	4606      	mov	r6, r0
 800a0f8:	460f      	mov	r7, r1
 800a0fa:	f7f6 f9ed 	bl	80004d8 <__aeabi_dmul>
 800a0fe:	a36e      	add	r3, pc, #440	@ (adr r3, 800a2b8 <atan+0x2a0>)
 800a100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a104:	f7f6 f832 	bl	800016c <__adddf3>
 800a108:	4632      	mov	r2, r6
 800a10a:	463b      	mov	r3, r7
 800a10c:	f7f6 f9e4 	bl	80004d8 <__aeabi_dmul>
 800a110:	a36b      	add	r3, pc, #428	@ (adr r3, 800a2c0 <atan+0x2a8>)
 800a112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a116:	f7f6 f829 	bl	800016c <__adddf3>
 800a11a:	4632      	mov	r2, r6
 800a11c:	463b      	mov	r3, r7
 800a11e:	f7f6 f9db 	bl	80004d8 <__aeabi_dmul>
 800a122:	a369      	add	r3, pc, #420	@ (adr r3, 800a2c8 <atan+0x2b0>)
 800a124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a128:	f7f6 f820 	bl	800016c <__adddf3>
 800a12c:	4632      	mov	r2, r6
 800a12e:	463b      	mov	r3, r7
 800a130:	f7f6 f9d2 	bl	80004d8 <__aeabi_dmul>
 800a134:	a366      	add	r3, pc, #408	@ (adr r3, 800a2d0 <atan+0x2b8>)
 800a136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a13a:	f7f6 f817 	bl	800016c <__adddf3>
 800a13e:	4632      	mov	r2, r6
 800a140:	463b      	mov	r3, r7
 800a142:	f7f6 f9c9 	bl	80004d8 <__aeabi_dmul>
 800a146:	a364      	add	r3, pc, #400	@ (adr r3, 800a2d8 <atan+0x2c0>)
 800a148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14c:	f7f6 f80e 	bl	800016c <__adddf3>
 800a150:	4642      	mov	r2, r8
 800a152:	464b      	mov	r3, r9
 800a154:	f7f6 f9c0 	bl	80004d8 <__aeabi_dmul>
 800a158:	a361      	add	r3, pc, #388	@ (adr r3, 800a2e0 <atan+0x2c8>)
 800a15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a15e:	4680      	mov	r8, r0
 800a160:	4689      	mov	r9, r1
 800a162:	4630      	mov	r0, r6
 800a164:	4639      	mov	r1, r7
 800a166:	f7f6 f9b7 	bl	80004d8 <__aeabi_dmul>
 800a16a:	a35f      	add	r3, pc, #380	@ (adr r3, 800a2e8 <atan+0x2d0>)
 800a16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a170:	f7f5 fffa 	bl	8000168 <__aeabi_dsub>
 800a174:	4632      	mov	r2, r6
 800a176:	463b      	mov	r3, r7
 800a178:	f7f6 f9ae 	bl	80004d8 <__aeabi_dmul>
 800a17c:	a35c      	add	r3, pc, #368	@ (adr r3, 800a2f0 <atan+0x2d8>)
 800a17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a182:	f7f5 fff1 	bl	8000168 <__aeabi_dsub>
 800a186:	4632      	mov	r2, r6
 800a188:	463b      	mov	r3, r7
 800a18a:	f7f6 f9a5 	bl	80004d8 <__aeabi_dmul>
 800a18e:	a35a      	add	r3, pc, #360	@ (adr r3, 800a2f8 <atan+0x2e0>)
 800a190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a194:	f7f5 ffe8 	bl	8000168 <__aeabi_dsub>
 800a198:	4632      	mov	r2, r6
 800a19a:	463b      	mov	r3, r7
 800a19c:	f7f6 f99c 	bl	80004d8 <__aeabi_dmul>
 800a1a0:	a357      	add	r3, pc, #348	@ (adr r3, 800a300 <atan+0x2e8>)
 800a1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a6:	f7f5 ffdf 	bl	8000168 <__aeabi_dsub>
 800a1aa:	4632      	mov	r2, r6
 800a1ac:	463b      	mov	r3, r7
 800a1ae:	f7f6 f993 	bl	80004d8 <__aeabi_dmul>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	4640      	mov	r0, r8
 800a1b8:	4649      	mov	r1, r9
 800a1ba:	f7f5 ffd7 	bl	800016c <__adddf3>
 800a1be:	4622      	mov	r2, r4
 800a1c0:	462b      	mov	r3, r5
 800a1c2:	f7f6 f989 	bl	80004d8 <__aeabi_dmul>
 800a1c6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	d144      	bne.n	800a25a <atan+0x242>
 800a1d0:	4620      	mov	r0, r4
 800a1d2:	4629      	mov	r1, r5
 800a1d4:	f7f5 ffc8 	bl	8000168 <__aeabi_dsub>
 800a1d8:	e733      	b.n	800a042 <atan+0x2a>
 800a1da:	2200      	movs	r2, #0
 800a1dc:	4b4f      	ldr	r3, [pc, #316]	@ (800a31c <atan+0x304>)
 800a1de:	f7f5 ffc3 	bl	8000168 <__aeabi_dsub>
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	4606      	mov	r6, r0
 800a1e6:	460f      	mov	r7, r1
 800a1e8:	4620      	mov	r0, r4
 800a1ea:	4629      	mov	r1, r5
 800a1ec:	4b4b      	ldr	r3, [pc, #300]	@ (800a31c <atan+0x304>)
 800a1ee:	f7f5 ffbd 	bl	800016c <__adddf3>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	4639      	mov	r1, r7
 800a1fa:	f7f6 fa97 	bl	800072c <__aeabi_ddiv>
 800a1fe:	f04f 0a01 	mov.w	sl, #1
 800a202:	4604      	mov	r4, r0
 800a204:	460d      	mov	r5, r1
 800a206:	e767      	b.n	800a0d8 <atan+0xc0>
 800a208:	4b46      	ldr	r3, [pc, #280]	@ (800a324 <atan+0x30c>)
 800a20a:	429e      	cmp	r6, r3
 800a20c:	d21a      	bcs.n	800a244 <atan+0x22c>
 800a20e:	2200      	movs	r2, #0
 800a210:	4b45      	ldr	r3, [pc, #276]	@ (800a328 <atan+0x310>)
 800a212:	f7f5 ffa9 	bl	8000168 <__aeabi_dsub>
 800a216:	2200      	movs	r2, #0
 800a218:	4606      	mov	r6, r0
 800a21a:	460f      	mov	r7, r1
 800a21c:	4620      	mov	r0, r4
 800a21e:	4629      	mov	r1, r5
 800a220:	4b41      	ldr	r3, [pc, #260]	@ (800a328 <atan+0x310>)
 800a222:	f7f6 f959 	bl	80004d8 <__aeabi_dmul>
 800a226:	2200      	movs	r2, #0
 800a228:	4b3c      	ldr	r3, [pc, #240]	@ (800a31c <atan+0x304>)
 800a22a:	f7f5 ff9f 	bl	800016c <__adddf3>
 800a22e:	4602      	mov	r2, r0
 800a230:	460b      	mov	r3, r1
 800a232:	4630      	mov	r0, r6
 800a234:	4639      	mov	r1, r7
 800a236:	f7f6 fa79 	bl	800072c <__aeabi_ddiv>
 800a23a:	f04f 0a02 	mov.w	sl, #2
 800a23e:	4604      	mov	r4, r0
 800a240:	460d      	mov	r5, r1
 800a242:	e749      	b.n	800a0d8 <atan+0xc0>
 800a244:	4602      	mov	r2, r0
 800a246:	460b      	mov	r3, r1
 800a248:	2000      	movs	r0, #0
 800a24a:	4938      	ldr	r1, [pc, #224]	@ (800a32c <atan+0x314>)
 800a24c:	f7f6 fa6e 	bl	800072c <__aeabi_ddiv>
 800a250:	f04f 0a03 	mov.w	sl, #3
 800a254:	4604      	mov	r4, r0
 800a256:	460d      	mov	r5, r1
 800a258:	e73e      	b.n	800a0d8 <atan+0xc0>
 800a25a:	4b35      	ldr	r3, [pc, #212]	@ (800a330 <atan+0x318>)
 800a25c:	4e35      	ldr	r6, [pc, #212]	@ (800a334 <atan+0x31c>)
 800a25e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a266:	f7f5 ff7f 	bl	8000168 <__aeabi_dsub>
 800a26a:	4622      	mov	r2, r4
 800a26c:	462b      	mov	r3, r5
 800a26e:	f7f5 ff7b 	bl	8000168 <__aeabi_dsub>
 800a272:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a276:	4602      	mov	r2, r0
 800a278:	460b      	mov	r3, r1
 800a27a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a27e:	f7f5 ff73 	bl	8000168 <__aeabi_dsub>
 800a282:	f1bb 0f00 	cmp.w	fp, #0
 800a286:	4604      	mov	r4, r0
 800a288:	460d      	mov	r5, r1
 800a28a:	f6bf aee4 	bge.w	800a056 <atan+0x3e>
 800a28e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a292:	461d      	mov	r5, r3
 800a294:	e6df      	b.n	800a056 <atan+0x3e>
 800a296:	a51c      	add	r5, pc, #112	@ (adr r5, 800a308 <atan+0x2f0>)
 800a298:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a29c:	e6db      	b.n	800a056 <atan+0x3e>
 800a29e:	bf00      	nop
 800a2a0:	54442d18 	.word	0x54442d18
 800a2a4:	3ff921fb 	.word	0x3ff921fb
 800a2a8:	8800759c 	.word	0x8800759c
 800a2ac:	7e37e43c 	.word	0x7e37e43c
 800a2b0:	e322da11 	.word	0xe322da11
 800a2b4:	3f90ad3a 	.word	0x3f90ad3a
 800a2b8:	24760deb 	.word	0x24760deb
 800a2bc:	3fa97b4b 	.word	0x3fa97b4b
 800a2c0:	a0d03d51 	.word	0xa0d03d51
 800a2c4:	3fb10d66 	.word	0x3fb10d66
 800a2c8:	c54c206e 	.word	0xc54c206e
 800a2cc:	3fb745cd 	.word	0x3fb745cd
 800a2d0:	920083ff 	.word	0x920083ff
 800a2d4:	3fc24924 	.word	0x3fc24924
 800a2d8:	5555550d 	.word	0x5555550d
 800a2dc:	3fd55555 	.word	0x3fd55555
 800a2e0:	2c6a6c2f 	.word	0x2c6a6c2f
 800a2e4:	bfa2b444 	.word	0xbfa2b444
 800a2e8:	52defd9a 	.word	0x52defd9a
 800a2ec:	3fadde2d 	.word	0x3fadde2d
 800a2f0:	af749a6d 	.word	0xaf749a6d
 800a2f4:	3fb3b0f2 	.word	0x3fb3b0f2
 800a2f8:	fe231671 	.word	0xfe231671
 800a2fc:	3fbc71c6 	.word	0x3fbc71c6
 800a300:	9998ebc4 	.word	0x9998ebc4
 800a304:	3fc99999 	.word	0x3fc99999
 800a308:	54442d18 	.word	0x54442d18
 800a30c:	bff921fb 	.word	0xbff921fb
 800a310:	440fffff 	.word	0x440fffff
 800a314:	7ff00000 	.word	0x7ff00000
 800a318:	3fdbffff 	.word	0x3fdbffff
 800a31c:	3ff00000 	.word	0x3ff00000
 800a320:	3ff2ffff 	.word	0x3ff2ffff
 800a324:	40038000 	.word	0x40038000
 800a328:	3ff80000 	.word	0x3ff80000
 800a32c:	bff00000 	.word	0xbff00000
 800a330:	0800bdb0 	.word	0x0800bdb0
 800a334:	0800bdd0 	.word	0x0800bdd0

0800a338 <__ieee754_sqrt>:
 800a338:	4a67      	ldr	r2, [pc, #412]	@ (800a4d8 <__ieee754_sqrt+0x1a0>)
 800a33a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33e:	438a      	bics	r2, r1
 800a340:	4606      	mov	r6, r0
 800a342:	460f      	mov	r7, r1
 800a344:	460b      	mov	r3, r1
 800a346:	4604      	mov	r4, r0
 800a348:	d10e      	bne.n	800a368 <__ieee754_sqrt+0x30>
 800a34a:	4602      	mov	r2, r0
 800a34c:	f7f6 f8c4 	bl	80004d8 <__aeabi_dmul>
 800a350:	4602      	mov	r2, r0
 800a352:	460b      	mov	r3, r1
 800a354:	4630      	mov	r0, r6
 800a356:	4639      	mov	r1, r7
 800a358:	f7f5 ff08 	bl	800016c <__adddf3>
 800a35c:	4606      	mov	r6, r0
 800a35e:	460f      	mov	r7, r1
 800a360:	4630      	mov	r0, r6
 800a362:	4639      	mov	r1, r7
 800a364:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a368:	2900      	cmp	r1, #0
 800a36a:	dc0c      	bgt.n	800a386 <__ieee754_sqrt+0x4e>
 800a36c:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a370:	4302      	orrs	r2, r0
 800a372:	d0f5      	beq.n	800a360 <__ieee754_sqrt+0x28>
 800a374:	b189      	cbz	r1, 800a39a <__ieee754_sqrt+0x62>
 800a376:	4602      	mov	r2, r0
 800a378:	f7f5 fef6 	bl	8000168 <__aeabi_dsub>
 800a37c:	4602      	mov	r2, r0
 800a37e:	460b      	mov	r3, r1
 800a380:	f7f6 f9d4 	bl	800072c <__aeabi_ddiv>
 800a384:	e7ea      	b.n	800a35c <__ieee754_sqrt+0x24>
 800a386:	150a      	asrs	r2, r1, #20
 800a388:	d115      	bne.n	800a3b6 <__ieee754_sqrt+0x7e>
 800a38a:	2100      	movs	r1, #0
 800a38c:	e009      	b.n	800a3a2 <__ieee754_sqrt+0x6a>
 800a38e:	0ae3      	lsrs	r3, r4, #11
 800a390:	3a15      	subs	r2, #21
 800a392:	0564      	lsls	r4, r4, #21
 800a394:	2b00      	cmp	r3, #0
 800a396:	d0fa      	beq.n	800a38e <__ieee754_sqrt+0x56>
 800a398:	e7f7      	b.n	800a38a <__ieee754_sqrt+0x52>
 800a39a:	460a      	mov	r2, r1
 800a39c:	e7fa      	b.n	800a394 <__ieee754_sqrt+0x5c>
 800a39e:	005b      	lsls	r3, r3, #1
 800a3a0:	3101      	adds	r1, #1
 800a3a2:	02d8      	lsls	r0, r3, #11
 800a3a4:	d5fb      	bpl.n	800a39e <__ieee754_sqrt+0x66>
 800a3a6:	1e48      	subs	r0, r1, #1
 800a3a8:	1a12      	subs	r2, r2, r0
 800a3aa:	f1c1 0020 	rsb	r0, r1, #32
 800a3ae:	fa24 f000 	lsr.w	r0, r4, r0
 800a3b2:	4303      	orrs	r3, r0
 800a3b4:	408c      	lsls	r4, r1
 800a3b6:	2600      	movs	r6, #0
 800a3b8:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a3bc:	2116      	movs	r1, #22
 800a3be:	07d2      	lsls	r2, r2, #31
 800a3c0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a3c4:	4632      	mov	r2, r6
 800a3c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3ce:	bf5c      	itt	pl
 800a3d0:	005b      	lslpl	r3, r3, #1
 800a3d2:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a3d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a3da:	bf58      	it	pl
 800a3dc:	0064      	lslpl	r4, r4, #1
 800a3de:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a3e2:	107f      	asrs	r7, r7, #1
 800a3e4:	0064      	lsls	r4, r4, #1
 800a3e6:	1815      	adds	r5, r2, r0
 800a3e8:	429d      	cmp	r5, r3
 800a3ea:	bfde      	ittt	le
 800a3ec:	182a      	addle	r2, r5, r0
 800a3ee:	1b5b      	suble	r3, r3, r5
 800a3f0:	1836      	addle	r6, r6, r0
 800a3f2:	0fe5      	lsrs	r5, r4, #31
 800a3f4:	3901      	subs	r1, #1
 800a3f6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a3fa:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a3fe:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a402:	d1f0      	bne.n	800a3e6 <__ieee754_sqrt+0xae>
 800a404:	460d      	mov	r5, r1
 800a406:	f04f 0a20 	mov.w	sl, #32
 800a40a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a40e:	429a      	cmp	r2, r3
 800a410:	eb01 0c00 	add.w	ip, r1, r0
 800a414:	db02      	blt.n	800a41c <__ieee754_sqrt+0xe4>
 800a416:	d113      	bne.n	800a440 <__ieee754_sqrt+0x108>
 800a418:	45a4      	cmp	ip, r4
 800a41a:	d811      	bhi.n	800a440 <__ieee754_sqrt+0x108>
 800a41c:	f1bc 0f00 	cmp.w	ip, #0
 800a420:	eb0c 0100 	add.w	r1, ip, r0
 800a424:	da42      	bge.n	800a4ac <__ieee754_sqrt+0x174>
 800a426:	2900      	cmp	r1, #0
 800a428:	db40      	blt.n	800a4ac <__ieee754_sqrt+0x174>
 800a42a:	f102 0e01 	add.w	lr, r2, #1
 800a42e:	1a9b      	subs	r3, r3, r2
 800a430:	4672      	mov	r2, lr
 800a432:	45a4      	cmp	ip, r4
 800a434:	bf88      	it	hi
 800a436:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a43a:	eba4 040c 	sub.w	r4, r4, ip
 800a43e:	4405      	add	r5, r0
 800a440:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a444:	f1ba 0a01 	subs.w	sl, sl, #1
 800a448:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a44c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a450:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a454:	d1db      	bne.n	800a40e <__ieee754_sqrt+0xd6>
 800a456:	431c      	orrs	r4, r3
 800a458:	d01a      	beq.n	800a490 <__ieee754_sqrt+0x158>
 800a45a:	4c20      	ldr	r4, [pc, #128]	@ (800a4dc <__ieee754_sqrt+0x1a4>)
 800a45c:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a4e0 <__ieee754_sqrt+0x1a8>
 800a460:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a464:	e9db 2300 	ldrd	r2, r3, [fp]
 800a468:	f7f5 fe7e 	bl	8000168 <__aeabi_dsub>
 800a46c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a470:	4602      	mov	r2, r0
 800a472:	460b      	mov	r3, r1
 800a474:	4640      	mov	r0, r8
 800a476:	4649      	mov	r1, r9
 800a478:	f7f6 faaa 	bl	80009d0 <__aeabi_dcmple>
 800a47c:	b140      	cbz	r0, 800a490 <__ieee754_sqrt+0x158>
 800a47e:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a482:	e9db 2300 	ldrd	r2, r3, [fp]
 800a486:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a48a:	d111      	bne.n	800a4b0 <__ieee754_sqrt+0x178>
 800a48c:	4655      	mov	r5, sl
 800a48e:	3601      	adds	r6, #1
 800a490:	1072      	asrs	r2, r6, #1
 800a492:	086b      	lsrs	r3, r5, #1
 800a494:	07f1      	lsls	r1, r6, #31
 800a496:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a49a:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a49e:	bf48      	it	mi
 800a4a0:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a4aa:	e757      	b.n	800a35c <__ieee754_sqrt+0x24>
 800a4ac:	4696      	mov	lr, r2
 800a4ae:	e7be      	b.n	800a42e <__ieee754_sqrt+0xf6>
 800a4b0:	f7f5 fe5c 	bl	800016c <__adddf3>
 800a4b4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	4640      	mov	r0, r8
 800a4be:	4649      	mov	r1, r9
 800a4c0:	f7f6 fa7c 	bl	80009bc <__aeabi_dcmplt>
 800a4c4:	b120      	cbz	r0, 800a4d0 <__ieee754_sqrt+0x198>
 800a4c6:	1ca8      	adds	r0, r5, #2
 800a4c8:	bf08      	it	eq
 800a4ca:	3601      	addeq	r6, #1
 800a4cc:	3502      	adds	r5, #2
 800a4ce:	e7df      	b.n	800a490 <__ieee754_sqrt+0x158>
 800a4d0:	1c6b      	adds	r3, r5, #1
 800a4d2:	f023 0501 	bic.w	r5, r3, #1
 800a4d6:	e7db      	b.n	800a490 <__ieee754_sqrt+0x158>
 800a4d8:	7ff00000 	.word	0x7ff00000
 800a4dc:	20000230 	.word	0x20000230
 800a4e0:	20000228 	.word	0x20000228

0800a4e4 <_init>:
 800a4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e6:	bf00      	nop
 800a4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ea:	bc08      	pop	{r3}
 800a4ec:	469e      	mov	lr, r3
 800a4ee:	4770      	bx	lr

0800a4f0 <_fini>:
 800a4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4f2:	bf00      	nop
 800a4f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4f6:	bc08      	pop	{r3}
 800a4f8:	469e      	mov	lr, r3
 800a4fa:	4770      	bx	lr
