#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep  9 08:11:48 2019
# Process ID: 20388
# Current directory: F:/codes vivado/Hit_rat/project_9_05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11848 F:\codes vivado\Hit_rat\project_9_05\project_9_05.xpr
# Log file: F:/codes vivado/Hit_rat/project_9_05/vivado.log
# Journal file: F:/codes vivado/Hit_rat/project_9_05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/codes vivado/Hit_rat/project_9_05/project_9_05.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/loadpath/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 761.320 ; gain = 173.152
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 783.508 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1697.477 ; gain = 913.969
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 08:46:17 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 08:48:32 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 08:56:41 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Sep  9 08:57:58 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2618.152 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2618.152 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2618.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2748.113 ; gain = 982.027
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2760.602 ; gain = 4.574
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list down]]
set_property IOSTANDARD LVCMOS33 [get_ports [list left]]
set_property IOSTANDARD LVCMOS33 [get_ports [list middle]]
set_property IOSTANDARD LVCMOS33 [get_ports [list right]]
set_property IOSTANDARD LVCMOS33 [get_ports [list up]]
place_ports down R17
place_ports left V1
place_ports right R11
place_ports middle R15
place_ports up U4
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.117 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 09:02:30 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 09:11:49 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 09:11:49 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 09:17:41 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 09:17:42 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 09:46:20 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 09:46:20 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 09:54:03 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 09:54:04 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 11:26:04 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Sep  9 11:27:41 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 3625.340 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 3625.340 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3625.340 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {switch[1]} P5
place_ports {switch[0]} P4
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3625.340 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 11:31:05 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 11:43:20 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 11:43:20 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 11:54:25 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 11:54:25 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 12:03:51 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 12:03:51 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 12:08:49 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 12:08:49 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 12:57:03 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 13:01:58 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 13:01:58 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 13:12:35 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 13:12:35 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 13:34:34 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Sep  9 13:35:55 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 3625.340 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 3625.340 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3625.340 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Sep  9 13:39:02 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_design
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3625.340 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3625.340 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3625.340 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 13:41:59 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 14:12:57 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 14:12:57 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Sep  9 14:14:41 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 14:14:41 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 14:17:55 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 14:21:02 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 14:24:04 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 14:24:04 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Sep  9 14:25:40 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 3625.340 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 3625.340 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3625.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3625.340 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
place_ports rst R1
set_property package_pin "" [get_ports [list  rst]]
place_ports rst R1
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3625.340 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 14:29:58 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 14:41:58 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 14:41:58 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 14:55:20 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 14:55:20 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 15:07:04 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 15:07:04 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 15:07:45 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 15:07:45 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 15:17:31 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 15:17:31 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 15:26:29 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 15:26:29 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 15:55:16 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Sep  9 15:56:17 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep  9 15:56:54 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Sep  9 15:57:59 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.479 . Memory (MB): peak = 3625.340 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 3625.340 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3625.340 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {QA_OUT[3]} {QA_OUT[2]} {QA_OUT[1]} {QA_OUT[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {QC_OUT[7]} {QC_OUT[6]} {QC_OUT[5]} {QC_OUT[4]} {QC_OUT[3]} {QC_OUT[2]} {QC_OUT[1]} {QC_OUT[0]}]]
place_ports {QA_OUT[3]} G2
place_ports {QA_OUT[2]} C2
place_ports {QA_OUT[1]} C1
place_ports {QA_OUT[0]} H1
place_ports {QC_OUT[7]} B4
place_ports {QC_OUT[6]} A4
place_ports {QC_OUT[5]} A3
place_ports {QC_OUT[4]} B1
place_ports {QC_OUT[3]} A1
place_ports {QC_OUT[2]} B3
place_ports {QC_OUT[1]} B2
place_ports {QC_OUT[0]} D5
set_property is_loc_fixed false [get_ports [list  {QC_OUT[0]}]]
set_property is_loc_fixed true [get_ports [list  {QC_OUT[0]}]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3625.340 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 16:04:12 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3625.340 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 16:16:51 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 16:16:51 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep  9 16:54:49 2019] Launched synth_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/synth_1/runme.log
[Mon Sep  9 16:54:49 2019] Launched impl_1...
Run output will be captured here: F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/codes vivado/Hit_rat/project_9_05/project_9_05.runs/impl_1/VGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 00:32:55 2019...
