<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\impl\gwsynthesis\lvds_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov  8 20:22:10 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12517</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8834</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>759</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>rx_sclk</td>
<td>Base</td>
<td>14.245</td>
<td>70.200
<td>0.000</td>
<td>5.988</td>
<td></td>
<td></td>
<td>rx_sclk </td>
</tr>
<tr>
<td>2</td>
<td>eclko</td>
<td>Base</td>
<td>4.070</td>
<td>245.700
<td>0.000</td>
<td>1.711</td>
<td></td>
<td></td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko </td>
</tr>
<tr>
<td>3</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>14.245</td>
<td>70.200
<td>0.000</td>
<td>5.988</td>
<td></td>
<td></td>
<td>I_clkin_p </td>
</tr>
<tr>
<td>4</td>
<td>scl</td>
<td>Base</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td></td>
<td></td>
<td>scl scl_d </td>
</tr>
<tr>
<td>5</td>
<td>i2c_clk</td>
<td>Base</td>
<td>2500.000</td>
<td>0.400
<td>0.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1 </td>
</tr>
<tr>
<td>6</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>7</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk_s1/Q </td>
</tr>
<tr>
<td>8</td>
<td>AP3216_driver_inst/i2c_top_inst/clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1/Q </td>
</tr>
<tr>
<td>9</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.700
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.140</td>
<td>122.850
<td>0.000</td>
<td>4.070</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>11</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.210</td>
<td>81.900
<td>0.000</td>
<td>6.105</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>12</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>13</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>14</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>0.962
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>15</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>16</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.700
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>17</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.700
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>18</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.140</td>
<td>122.850
<td>0.000</td>
<td>4.070</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>19</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.210</td>
<td>81.900
<td>0.000</td>
<td>6.105</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rx_sclk</td>
<td>70.200(MHz)</td>
<td style="color: #FF0000;" class = "error">44.336(MHz)</td>
<td>27</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clkin_p</td>
<td>70.200(MHz)</td>
<td>471.218(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>scl</td>
<td>0.100(MHz)</td>
<td>282.093(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>91.301(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>100.000(MHz)</td>
<td>386.504(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>AP3216_driver_inst/i2c_top_inst/clk</td>
<td>100.000(MHz)</td>
<td>212.742(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>61.715(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>192.870(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of eclko!</h4>
<h4>No timing paths to get frequency of i2c_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>rx_sclk</td>
<td>Setup</td>
<td>-2958.950</td>
<td>750</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eclko</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eclko</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>scl</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>scl</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i2c_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i2c_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AP3216_driver_inst/als_100_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AP3216_driver_inst/als_100_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AP3216_driver_inst/i2c_top_inst/clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AP3216_driver_inst/i2c_top_inst/clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.310</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_flatted_7_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>22.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.632</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/DI[3]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.843</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.577</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/DI[2]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.787</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.568</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.778</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.536</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/DI[3]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.509</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/DI[2]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.492</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s/DI[3]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.702</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.491</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.473</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/DI[2]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.468</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_flatted_6_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.678</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.468</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/DI[0]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.678</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.464</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/DI[3]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.674</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.404</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s/DI[2]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.391</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/DI[0]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.390</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/DI[2]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.380</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.370</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/DI[1]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.580</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.361</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/DI[3]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.343</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_17_2_s/DI[3]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.553</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.338</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/DI[0]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.315</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_20_2_s/DI[3]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.304</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_flatted_5_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.514</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.290</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/DI[0]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.500</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.286</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_flatted_1_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.496</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.275</td>
<td>calculate_pro/cnt_h24_1_s1/Q</td>
<td>calculate_pro/buf_360_flatted_3_s0/D</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>14.245</td>
<td>0.000</td>
<td>21.485</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.133</td>
<td>AP3216_driver_inst/n1301_s2/I0</td>
<td>AP3216_driver_inst/als_100_clk_s1/D</td>
<td>AP3216_driver_inst/als_100_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-3.434</td>
<td>0.346</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.845</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/n31_s3/I0</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/D</td>
<td>scl:[R]</td>
<td>AP3216_driver_inst/i2c_top_inst/clk:[R]</td>
<td>0.000</td>
<td>-1.033</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.041</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_11_s0/Q</td>
<td>AP3216_driver_inst/last_bright_11_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.219</td>
</tr>
<tr>
<td>4</td>
<td>0.022</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_10_s0/Q</td>
<td>AP3216_driver_inst/last_bright_10_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.283</td>
</tr>
<tr>
<td>5</td>
<td>0.064</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_8_s0/Q</td>
<td>AP3216_driver_inst/last_bright_8_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.325</td>
</tr>
<tr>
<td>6</td>
<td>0.079</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_0_s0/Q</td>
<td>AP3216_driver_inst/last_bright_0_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.339</td>
</tr>
<tr>
<td>7</td>
<td>0.094</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_1_s0/Q</td>
<td>AP3216_driver_inst/last_bright_1_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.355</td>
</tr>
<tr>
<td>8</td>
<td>0.101</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_2_s0/Q</td>
<td>AP3216_driver_inst/last_bright_2_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.362</td>
</tr>
<tr>
<td>9</td>
<td>0.124</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_9_s0/Q</td>
<td>AP3216_driver_inst/last_bright_9_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.384</td>
</tr>
<tr>
<td>10</td>
<td>0.192</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CEA</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>11</td>
<td>0.217</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_5_s0/Q</td>
<td>AP3216_driver_inst/last_bright_5_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.477</td>
</tr>
<tr>
<td>12</td>
<td>0.218</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_4_s0/Q</td>
<td>AP3216_driver_inst/last_bright_4_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.478</td>
</tr>
<tr>
<td>13</td>
<td>0.246</td>
<td>AP3216_driver_inst/i2c_top_inst/n63_s2/I0</td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1/D</td>
<td>AP3216_driver_inst/i2c_top_inst/clk:[R]</td>
<td>i2c_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.292</td>
</tr>
<tr>
<td>14</td>
<td>0.268</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_3_s0/Q</td>
<td>AP3216_driver_inst/last_bright_3_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.528</td>
</tr>
<tr>
<td>15</td>
<td>0.294</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_7_s0/Q</td>
<td>AP3216_driver_inst/last_bright_7_s1/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.555</td>
</tr>
<tr>
<td>16</td>
<td>0.329</td>
<td>MiniLED_driver_inst/u1_pro/cnt_360_delay_2_s0/Q</td>
<td>MiniLED_driver_inst/u1_pro/light_reg_light_reg_4_0_s/WAD[2]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>17</td>
<td>0.352</td>
<td>calculate_pro/cnt_360_2_s1/Q</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_17_0_s/AD[2]</td>
<td>rx_sclk:[R]</td>
<td>rx_sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.362</td>
</tr>
<tr>
<td>18</td>
<td>0.424</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_2_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_2_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>19</td>
<td>0.424</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>20</td>
<td>0.424</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_8_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_8_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>21</td>
<td>0.424</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>22</td>
<td>0.424</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0/Q</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0/D</td>
<td>I_clkin_p:[R]</td>
<td>I_clkin_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_11_s0/Q</td>
<td>AP3216_driver_inst/next_state_0_s2/D</td>
<td>scl:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.214</td>
<td>1.685</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/Q</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_cnt_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[2]_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[2]_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[2]_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[2]_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[0]_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[0]_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[0]_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[0]_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.726</td>
<td>3.726</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>AP3216_driver_inst/als_value[2]_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_flatted_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.095</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.272</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C53[0][B]</td>
<td>calculate_pro/n6458_s0/I1</td>
</tr>
<tr>
<td>17.643</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6458_s0/COUT</td>
</tr>
<tr>
<td>17.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][A]</td>
<td>calculate_pro/n6457_s0/CIN</td>
</tr>
<tr>
<td>17.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6457_s0/COUT</td>
</tr>
<tr>
<td>17.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][B]</td>
<td>calculate_pro/n6456_s0/CIN</td>
</tr>
<tr>
<td>17.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6456_s0/COUT</td>
</tr>
<tr>
<td>17.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][A]</td>
<td>calculate_pro/n6455_s0/CIN</td>
</tr>
<tr>
<td>17.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6455_s0/COUT</td>
</tr>
<tr>
<td>17.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][B]</td>
<td>calculate_pro/n6454_s0/CIN</td>
</tr>
<tr>
<td>18.218</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6454_s0/SUM</td>
</tr>
<tr>
<td>18.874</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][A]</td>
<td>calculate_pro/n6465_s/I1</td>
</tr>
<tr>
<td>19.245</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C54[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6465_s/COUT</td>
</tr>
<tr>
<td>19.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][B]</td>
<td>calculate_pro/n6464_s/CIN</td>
</tr>
<tr>
<td>19.280</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C54[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6464_s/COUT</td>
</tr>
<tr>
<td>19.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[1][A]</td>
<td>calculate_pro/n6463_s/CIN</td>
</tr>
<tr>
<td>19.750</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R60C54[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6463_s/SUM</td>
</tr>
<tr>
<td>20.758</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C48[2][B]</td>
<td>calculate_pro/n6481_s/I1</td>
</tr>
<tr>
<td>21.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C48[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6481_s/COUT</td>
</tr>
<tr>
<td>21.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[0][A]</td>
<td>calculate_pro/n6480_s/CIN</td>
</tr>
<tr>
<td>21.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6480_s/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[0][B]</td>
<td>calculate_pro/n6479_s/CIN</td>
</tr>
<tr>
<td>21.200</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6479_s/COUT</td>
</tr>
<tr>
<td>21.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[1][A]</td>
<td>calculate_pro/n6478_s/CIN</td>
</tr>
<tr>
<td>21.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6478_s/COUT</td>
</tr>
<tr>
<td>21.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[1][B]</td>
<td>calculate_pro/n6477_s/CIN</td>
</tr>
<tr>
<td>21.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6477_s/COUT</td>
</tr>
<tr>
<td>21.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[2][A]</td>
<td>calculate_pro/n6476_s/CIN</td>
</tr>
<tr>
<td>21.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6476_s/COUT</td>
</tr>
<tr>
<td>21.946</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C49[3][B]</td>
<td>calculate_pro/n7105_s11/I0</td>
</tr>
<tr>
<td>22.408</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C49[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7105_s11/F</td>
</tr>
<tr>
<td>22.409</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C49[3][A]</td>
<td>calculate_pro/n7105_s14/I2</td>
</tr>
<tr>
<td>22.958</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n7105_s14/F</td>
</tr>
<tr>
<td>23.131</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C50[2][B]</td>
<td>calculate_pro/n7105_s13/I0</td>
</tr>
<tr>
<td>23.502</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R58C50[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7105_s13/F</td>
</tr>
<tr>
<td>23.506</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C50[3][B]</td>
<td>calculate_pro/n7105_s4/I1</td>
</tr>
<tr>
<td>24.023</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C50[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7105_s4/F</td>
</tr>
<tr>
<td>24.420</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>calculate_pro/n7105_s3/I0</td>
</tr>
<tr>
<td>24.791</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7105_s3/F</td>
</tr>
<tr>
<td>24.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_flatted_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>calculate_pro/buf_360_flatted_7_s0/CLK</td>
</tr>
<tr>
<td>16.481</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C50[2][B]</td>
<td>calculate_pro/buf_360_flatted_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.574, 46.954%; route: 11.714, 52.016%; tC2Q: 0.232, 1.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][A]</td>
<td>calculate_pro/n8592_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8592_s0/F</td>
</tr>
<tr>
<td>24.114</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.326%; route: 12.802, 58.612%; tC2Q: 0.232, 1.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.390</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][A]</td>
<td>calculate_pro/n8593_s0/I2</td>
</tr>
<tr>
<td>21.907</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8593_s0/F</td>
</tr>
<tr>
<td>24.058</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.954, 41.099%; route: 12.601, 57.836%; tC2Q: 0.232, 1.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][B]</td>
<td>calculate_pro/n8594_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8594_s0/F</td>
</tr>
<tr>
<td>24.049</td>
<td>2.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.445%; route: 12.738, 58.489%; tC2Q: 0.232, 1.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][A]</td>
<td>calculate_pro/n8592_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8592_s0/F</td>
</tr>
<tr>
<td>24.018</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.504%; route: 12.706, 58.429%; tC2Q: 0.232, 1.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.390</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][A]</td>
<td>calculate_pro/n8593_s0/I2</td>
</tr>
<tr>
<td>21.907</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8593_s0/F</td>
</tr>
<tr>
<td>23.991</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.954, 41.227%; route: 12.533, 57.705%; tC2Q: 0.232, 1.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][A]</td>
<td>calculate_pro/n8592_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8592_s0/F</td>
</tr>
<tr>
<td>23.973</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C44</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.587%; route: 12.662, 58.344%; tC2Q: 0.232, 1.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][B]</td>
<td>calculate_pro/n8594_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8594_s0/F</td>
</tr>
<tr>
<td>23.973</td>
<td>2.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.588%; route: 12.661, 58.343%; tC2Q: 0.232, 1.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.390</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][A]</td>
<td>calculate_pro/n8593_s0/I2</td>
</tr>
<tr>
<td>21.907</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8593_s0/F</td>
</tr>
<tr>
<td>23.954</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.954, 41.296%; route: 12.497, 57.634%; tC2Q: 0.232, 1.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_flatted_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.095</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.272</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C53[0][B]</td>
<td>calculate_pro/n6458_s0/I1</td>
</tr>
<tr>
<td>17.643</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6458_s0/COUT</td>
</tr>
<tr>
<td>17.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][A]</td>
<td>calculate_pro/n6457_s0/CIN</td>
</tr>
<tr>
<td>17.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6457_s0/COUT</td>
</tr>
<tr>
<td>17.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][B]</td>
<td>calculate_pro/n6456_s0/CIN</td>
</tr>
<tr>
<td>17.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6456_s0/COUT</td>
</tr>
<tr>
<td>17.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][A]</td>
<td>calculate_pro/n6455_s0/CIN</td>
</tr>
<tr>
<td>17.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6455_s0/COUT</td>
</tr>
<tr>
<td>17.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][B]</td>
<td>calculate_pro/n6454_s0/CIN</td>
</tr>
<tr>
<td>18.218</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6454_s0/SUM</td>
</tr>
<tr>
<td>18.874</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][A]</td>
<td>calculate_pro/n6465_s/I1</td>
</tr>
<tr>
<td>19.245</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C54[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6465_s/COUT</td>
</tr>
<tr>
<td>19.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][B]</td>
<td>calculate_pro/n6464_s/CIN</td>
</tr>
<tr>
<td>19.280</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C54[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6464_s/COUT</td>
</tr>
<tr>
<td>19.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[1][A]</td>
<td>calculate_pro/n6463_s/CIN</td>
</tr>
<tr>
<td>19.750</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R60C54[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6463_s/SUM</td>
</tr>
<tr>
<td>20.758</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C48[2][B]</td>
<td>calculate_pro/n6481_s/I1</td>
</tr>
<tr>
<td>21.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C48[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6481_s/COUT</td>
</tr>
<tr>
<td>21.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[0][A]</td>
<td>calculate_pro/n6480_s/CIN</td>
</tr>
<tr>
<td>21.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6480_s/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[0][B]</td>
<td>calculate_pro/n6479_s/CIN</td>
</tr>
<tr>
<td>21.200</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6479_s/COUT</td>
</tr>
<tr>
<td>21.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[1][A]</td>
<td>calculate_pro/n6478_s/CIN</td>
</tr>
<tr>
<td>21.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6478_s/COUT</td>
</tr>
<tr>
<td>21.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[1][B]</td>
<td>calculate_pro/n6477_s/CIN</td>
</tr>
<tr>
<td>21.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6477_s/COUT</td>
</tr>
<tr>
<td>21.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[2][A]</td>
<td>calculate_pro/n6476_s/CIN</td>
</tr>
<tr>
<td>21.740</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6476_s/SUM</td>
</tr>
<tr>
<td>22.153</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C52[2][B]</td>
<td>calculate_pro/n6800_s1/I0</td>
</tr>
<tr>
<td>22.524</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6800_s1/F</td>
</tr>
<tr>
<td>22.937</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C53[3][A]</td>
<td>calculate_pro/n7106_s7/I2</td>
</tr>
<tr>
<td>23.486</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R55C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n7106_s7/F</td>
</tr>
<tr>
<td>23.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C53[0][B]</td>
<td>calculate_pro/n7106_s6/I0</td>
</tr>
<tr>
<td>23.950</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R55C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7106_s6/F</td>
</tr>
<tr>
<td>23.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C53[0][B]</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_flatted_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C53[0][B]</td>
<td>calculate_pro/buf_360_flatted_6_s0/CLK</td>
</tr>
<tr>
<td>16.481</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C53[0][B]</td>
<td>calculate_pro/buf_360_flatted_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.121, 46.685%; route: 11.326, 52.245%; tC2Q: 0.232, 1.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>calculate_pro/n8595_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s0/F</td>
</tr>
<tr>
<td>23.949</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.632%; route: 12.638, 58.298%; tC2Q: 0.232, 1.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][A]</td>
<td>calculate_pro/n8592_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8592_s0/F</td>
</tr>
<tr>
<td>23.946</td>
<td>2.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.639%; route: 12.634, 58.291%; tC2Q: 0.232, 1.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.390</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][A]</td>
<td>calculate_pro/n8593_s0/I2</td>
</tr>
<tr>
<td>21.907</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8593_s0/F</td>
</tr>
<tr>
<td>23.886</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C44</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_15_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.954, 41.427%; route: 12.428, 57.500%; tC2Q: 0.232, 1.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>calculate_pro/n8595_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s0/F</td>
</tr>
<tr>
<td>23.873</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.776%; route: 12.561, 58.150%; tC2Q: 0.232, 1.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.390</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][A]</td>
<td>calculate_pro/n8593_s0/I2</td>
</tr>
<tr>
<td>21.907</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8593_s0/F</td>
</tr>
<tr>
<td>23.872</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C38</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.954, 41.453%; route: 12.414, 57.473%; tC2Q: 0.232, 1.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][B]</td>
<td>calculate_pro/n8594_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8594_s0/F</td>
</tr>
<tr>
<td>23.862</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.797%; route: 12.550, 58.128%; tC2Q: 0.232, 1.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][B]</td>
<td>calculate_pro/n8594_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8594_s0/F</td>
</tr>
<tr>
<td>23.852</td>
<td>2.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C38</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.816%; route: 12.540, 58.109%; tC2Q: 0.232, 1.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][A]</td>
<td>calculate_pro/n8592_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8592_s0/F</td>
</tr>
<tr>
<td>23.843</td>
<td>2.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C38</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.832%; route: 12.532, 58.093%; tC2Q: 0.232, 1.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_17_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][A]</td>
<td>calculate_pro/n8592_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8592_s0/F</td>
</tr>
<tr>
<td>23.825</td>
<td>2.052</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C45</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_17_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C45</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_17_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C45</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_17_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.867%; route: 12.513, 58.057%; tC2Q: 0.232, 1.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>calculate_pro/n8595_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s0/F</td>
</tr>
<tr>
<td>23.820</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_10_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.876%; route: 12.509, 58.048%; tC2Q: 0.232, 1.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_20_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[3][A]</td>
<td>calculate_pro/n8592_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n8592_s0/F</td>
</tr>
<tr>
<td>23.797</td>
<td>2.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C47</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_20_2_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_20_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C47</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_20_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.920%; route: 12.485, 58.002%; tC2Q: 0.232, 1.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_flatted_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.095</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.272</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C53[0][B]</td>
<td>calculate_pro/n6458_s0/I1</td>
</tr>
<tr>
<td>17.643</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6458_s0/COUT</td>
</tr>
<tr>
<td>17.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][A]</td>
<td>calculate_pro/n6457_s0/CIN</td>
</tr>
<tr>
<td>17.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6457_s0/COUT</td>
</tr>
<tr>
<td>17.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][B]</td>
<td>calculate_pro/n6456_s0/CIN</td>
</tr>
<tr>
<td>17.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6456_s0/COUT</td>
</tr>
<tr>
<td>17.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][A]</td>
<td>calculate_pro/n6455_s0/CIN</td>
</tr>
<tr>
<td>17.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6455_s0/COUT</td>
</tr>
<tr>
<td>17.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][B]</td>
<td>calculate_pro/n6454_s0/CIN</td>
</tr>
<tr>
<td>18.218</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6454_s0/SUM</td>
</tr>
<tr>
<td>18.874</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][A]</td>
<td>calculate_pro/n6465_s/I1</td>
</tr>
<tr>
<td>19.245</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C54[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6465_s/COUT</td>
</tr>
<tr>
<td>19.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][B]</td>
<td>calculate_pro/n6464_s/CIN</td>
</tr>
<tr>
<td>19.280</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C54[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6464_s/COUT</td>
</tr>
<tr>
<td>19.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[1][A]</td>
<td>calculate_pro/n6463_s/CIN</td>
</tr>
<tr>
<td>19.750</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R60C54[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6463_s/SUM</td>
</tr>
<tr>
<td>20.758</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C48[2][B]</td>
<td>calculate_pro/n6481_s/I1</td>
</tr>
<tr>
<td>21.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C48[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6481_s/COUT</td>
</tr>
<tr>
<td>21.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[0][A]</td>
<td>calculate_pro/n6480_s/CIN</td>
</tr>
<tr>
<td>21.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6480_s/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[0][B]</td>
<td>calculate_pro/n6479_s/CIN</td>
</tr>
<tr>
<td>21.200</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6479_s/COUT</td>
</tr>
<tr>
<td>21.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[1][A]</td>
<td>calculate_pro/n6478_s/CIN</td>
</tr>
<tr>
<td>21.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6478_s/COUT</td>
</tr>
<tr>
<td>21.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[1][B]</td>
<td>calculate_pro/n6477_s/CIN</td>
</tr>
<tr>
<td>21.705</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6477_s/SUM</td>
</tr>
<tr>
<td>21.875</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td>calculate_pro/n6801_s1/I0</td>
</tr>
<tr>
<td>22.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C49[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6801_s1/F</td>
</tr>
<tr>
<td>22.493</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C49[3][A]</td>
<td>calculate_pro/n7107_s7/I2</td>
</tr>
<tr>
<td>23.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n7107_s7/F</td>
</tr>
<tr>
<td>23.236</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][A]</td>
<td>calculate_pro/n7107_s6/I0</td>
</tr>
<tr>
<td>23.785</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n7107_s6/F</td>
</tr>
<tr>
<td>23.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][A]</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_flatted_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C50[2][A]</td>
<td>calculate_pro/buf_360_flatted_5_s0/CLK</td>
</tr>
<tr>
<td>16.481</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C50[2][A]</td>
<td>calculate_pro/buf_360_flatted_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.193, 47.381%; route: 11.088, 51.540%; tC2Q: 0.232, 1.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.783</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C52[2][B]</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C52[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>18.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][A]</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>18.190</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_1_s/COUT</td>
</tr>
<tr>
<td>18.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C53[0][B]</td>
<td>calculate_pro/BL_diff_2_s/CIN</td>
</tr>
<tr>
<td>18.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_diff_2_s/SUM</td>
</tr>
<tr>
<td>18.664</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td>calculate_pro/n6324_s26/I2</td>
</tr>
<tr>
<td>19.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[3][A]</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>19.784</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.960</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[1][B]</td>
<td>calculate_pro/n8595_s2/I0</td>
</tr>
<tr>
<td>20.477</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R61C54[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s2/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>calculate_pro/n8595_s0/I2</td>
</tr>
<tr>
<td>21.773</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R58C51[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n8595_s0/F</td>
</tr>
<tr>
<td>23.771</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s/CLK</td>
</tr>
<tr>
<td>16.482</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C38</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_5_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.808, 40.969%; route: 12.460, 57.952%; tC2Q: 0.232, 1.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_flatted_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.095</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.272</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C53[0][B]</td>
<td>calculate_pro/n6458_s0/I1</td>
</tr>
<tr>
<td>17.643</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6458_s0/COUT</td>
</tr>
<tr>
<td>17.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][A]</td>
<td>calculate_pro/n6457_s0/CIN</td>
</tr>
<tr>
<td>17.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6457_s0/COUT</td>
</tr>
<tr>
<td>17.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][B]</td>
<td>calculate_pro/n6456_s0/CIN</td>
</tr>
<tr>
<td>17.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6456_s0/COUT</td>
</tr>
<tr>
<td>17.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][A]</td>
<td>calculate_pro/n6455_s0/CIN</td>
</tr>
<tr>
<td>18.183</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6455_s0/SUM</td>
</tr>
<tr>
<td>18.746</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C53[2][B]</td>
<td>calculate_pro/n6466_s/I1</td>
</tr>
<tr>
<td>19.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C53[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6466_s/COUT</td>
</tr>
<tr>
<td>19.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][A]</td>
<td>calculate_pro/n6465_s/CIN</td>
</tr>
<tr>
<td>19.587</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R60C54[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6465_s/SUM</td>
</tr>
<tr>
<td>20.628</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C48[1][B]</td>
<td>calculate_pro/add_4845_s3/I1</td>
</tr>
<tr>
<td>20.999</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C48[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/add_4845_s3/COUT</td>
</tr>
<tr>
<td>20.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C48[2][A]</td>
<td>calculate_pro/n6482_s/CIN</td>
</tr>
<tr>
<td>21.034</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C48[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6482_s/COUT</td>
</tr>
<tr>
<td>21.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C48[2][B]</td>
<td>calculate_pro/n6481_s/CIN</td>
</tr>
<tr>
<td>21.504</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C48[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6481_s/SUM</td>
</tr>
<tr>
<td>21.674</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C49[3][B]</td>
<td>calculate_pro/n6805_s1/I0</td>
</tr>
<tr>
<td>22.244</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C49[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6805_s1/F</td>
</tr>
<tr>
<td>22.417</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C49[3][B]</td>
<td>calculate_pro/n7111_s7/I2</td>
</tr>
<tr>
<td>22.788</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C49[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7111_s7/F</td>
</tr>
<tr>
<td>23.306</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C53[1][B]</td>
<td>calculate_pro/n7111_s6/I0</td>
</tr>
<tr>
<td>23.768</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R55C53[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7111_s6/F</td>
</tr>
<tr>
<td>23.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C53[1][B]</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_flatted_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C53[1][B]</td>
<td>calculate_pro/buf_360_flatted_1_s0/CLK</td>
</tr>
<tr>
<td>16.481</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C53[1][B]</td>
<td>calculate_pro/buf_360_flatted_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.966, 46.360%; route: 11.299, 52.561%; tC2Q: 0.232, 1.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_h24_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_flatted_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>calculate_pro/cnt_h24_1_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_h24_1_s1/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[1][B]</td>
<td>calculate_pro/ave_sum_v_195_s4/I0</td>
</tr>
<tr>
<td>3.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C49[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/ave_sum_v_195_s4/F</td>
</tr>
<tr>
<td>5.142</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td>calculate_pro/n3677_s41/I2</td>
</tr>
<tr>
<td>5.513</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C52[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s41/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td>calculate_pro/n3677_s29/I2</td>
</tr>
<tr>
<td>6.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C49[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s29/F</td>
</tr>
<tr>
<td>7.030</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C51[3][A]</td>
<td>calculate_pro/n3677_s25/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R39C51[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n3677_s25/F</td>
</tr>
<tr>
<td>8.416</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td>calculate_pro/BL_ave_5_s28/I2</td>
</tr>
<tr>
<td>8.878</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C55[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s28/F</td>
</tr>
<tr>
<td>8.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C55[1][B]</td>
<td>calculate_pro/BL_ave_5_s19/I3</td>
</tr>
<tr>
<td>9.396</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R56C55[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s19/F</td>
</tr>
<tr>
<td>10.306</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C52[3][A]</td>
<td>calculate_pro/BL_ave_5_s14/I0</td>
</tr>
<tr>
<td>10.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R59C52[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_5_s14/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[2][A]</td>
<td>calculate_pro/BL_ave_3_s19/I1</td>
</tr>
<tr>
<td>11.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R61C54[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s19/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C54[3][A]</td>
<td>calculate_pro/BL_ave_3_s16/I0</td>
</tr>
<tr>
<td>12.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R58C54[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s16/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C53[3][B]</td>
<td>calculate_pro/BL_ave_3_s14/I1</td>
</tr>
<tr>
<td>13.313</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R59C53[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>13.977</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][B]</td>
<td>calculate_pro/BL_ave_1_s17/I2</td>
</tr>
<tr>
<td>14.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s17/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C55[0][A]</td>
<td>calculate_pro/BL_ave_1_s14/I2</td>
</tr>
<tr>
<td>14.912</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R57C55[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s14/F</td>
</tr>
<tr>
<td>15.574</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C56[0][A]</td>
<td>calculate_pro/BL_ave_1_s13/I0</td>
</tr>
<tr>
<td>15.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R60C56[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_1_s13/F</td>
</tr>
<tr>
<td>16.633</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C53[3][A]</td>
<td>calculate_pro/BL_ave_0_s23/I3</td>
</tr>
<tr>
<td>17.095</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R56C53[3][A]</td>
<td style=" background: #97FFFF;">calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>17.272</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C53[0][B]</td>
<td>calculate_pro/n6458_s0/I1</td>
</tr>
<tr>
<td>17.643</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C53[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6458_s0/COUT</td>
</tr>
<tr>
<td>17.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][A]</td>
<td>calculate_pro/n6457_s0/CIN</td>
</tr>
<tr>
<td>17.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6457_s0/COUT</td>
</tr>
<tr>
<td>17.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[1][B]</td>
<td>calculate_pro/n6456_s0/CIN</td>
</tr>
<tr>
<td>17.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[1][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6456_s0/COUT</td>
</tr>
<tr>
<td>17.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][A]</td>
<td>calculate_pro/n6455_s0/CIN</td>
</tr>
<tr>
<td>17.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6455_s0/COUT</td>
</tr>
<tr>
<td>17.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C53[2][B]</td>
<td>calculate_pro/n6454_s0/CIN</td>
</tr>
<tr>
<td>18.218</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C53[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6454_s0/SUM</td>
</tr>
<tr>
<td>18.874</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][A]</td>
<td>calculate_pro/n6465_s/I1</td>
</tr>
<tr>
<td>19.245</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C54[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6465_s/COUT</td>
</tr>
<tr>
<td>19.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[0][B]</td>
<td>calculate_pro/n6464_s/CIN</td>
</tr>
<tr>
<td>19.280</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C54[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6464_s/COUT</td>
</tr>
<tr>
<td>19.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R60C54[1][A]</td>
<td>calculate_pro/n6463_s/CIN</td>
</tr>
<tr>
<td>19.750</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R60C54[1][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6463_s/SUM</td>
</tr>
<tr>
<td>20.758</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C48[2][B]</td>
<td>calculate_pro/n6481_s/I1</td>
</tr>
<tr>
<td>21.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C48[2][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6481_s/COUT</td>
</tr>
<tr>
<td>21.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[0][A]</td>
<td>calculate_pro/n6480_s/CIN</td>
</tr>
<tr>
<td>21.164</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[0][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6480_s/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C49[0][B]</td>
<td>calculate_pro/n6479_s/CIN</td>
</tr>
<tr>
<td>21.634</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C49[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n6479_s/SUM</td>
</tr>
<tr>
<td>22.048</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C50[2][A]</td>
<td>calculate_pro/n6803_s1/I0</td>
</tr>
<tr>
<td>22.419</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C50[2][A]</td>
<td style=" background: #97FFFF;">calculate_pro/n6803_s1/F</td>
</tr>
<tr>
<td>22.589</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C50[3][B]</td>
<td>calculate_pro/n7109_s7/I2</td>
</tr>
<tr>
<td>22.960</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C50[3][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7109_s7/F</td>
</tr>
<tr>
<td>23.207</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>calculate_pro/n7109_s6/I0</td>
</tr>
<tr>
<td>23.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td style=" background: #97FFFF;">calculate_pro/n7109_s6/F</td>
</tr>
<tr>
<td>23.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_flatted_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>14.245</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>16.516</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>calculate_pro/buf_360_flatted_3_s0/CLK</td>
</tr>
<tr>
<td>16.481</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>calculate_pro/buf_360_flatted_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.924, 46.191%; route: 11.329, 52.729%; tC2Q: 0.232, 1.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/n1301_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/als_100_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AP3216_driver_inst/als_100_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R37C64[2][B]</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>20.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C64[2][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/n1301_s2/I0</td>
</tr>
<tr>
<td>20.346</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C64[2][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n1301_s2/F</td>
</tr>
<tr>
<td>20.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C64[2][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/als_100_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>23.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C64[2][B]</td>
<td>AP3216_driver_inst/als_100_clk_s1/CLK</td>
</tr>
<tr>
<td>23.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk_s1</td>
</tr>
<tr>
<td>23.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C64[2][B]</td>
<td>AP3216_driver_inst/als_100_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 99.294%; route: 0.000, 0.000%; tC2Q: 0.002, 0.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/n31_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AP3216_driver_inst/i2c_top_inst/clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C60[1][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/n31_s3/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C60[1][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/n31_s3/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C60[1][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/i2c_top_inst/clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R27C56[2][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/CLK</td>
</tr>
<tr>
<td>1.068</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2</td>
</tr>
<tr>
<td>1.079</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[2][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_11_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R28C59[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_11_s0/Q</td>
</tr>
<tr>
<td>2.855</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C66[3][A]</td>
<td>AP3216_driver_inst/n513_s6/I0</td>
</tr>
<tr>
<td>3.145</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C66[3][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n513_s6/F</td>
</tr>
<tr>
<td>3.148</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C66[1][A]</td>
<td>AP3216_driver_inst/n513_s5/I1</td>
</tr>
<tr>
<td>3.438</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C66[1][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n513_s5/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C66[1][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C66[1][A]</td>
<td>AP3216_driver_inst/last_bright_11_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_11_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C66[1][A]</td>
<td>AP3216_driver_inst/last_bright_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 47.589%; route: 0.437, 35.836%; tC2Q: 0.202, 16.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_10_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R27C60[1][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_10_s0/Q</td>
</tr>
<tr>
<td>2.864</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C67[2][A]</td>
<td>AP3216_driver_inst/n514_s6/I0</td>
</tr>
<tr>
<td>3.208</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C67[2][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n514_s6/F</td>
</tr>
<tr>
<td>3.212</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C67[2][B]</td>
<td>AP3216_driver_inst/n514_s5/I1</td>
</tr>
<tr>
<td>3.502</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C67[2][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n514_s5/F</td>
</tr>
<tr>
<td>3.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C67[2][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C67[2][B]</td>
<td>AP3216_driver_inst/last_bright_10_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_10_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C67[2][B]</td>
<td>AP3216_driver_inst/last_bright_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.634, 49.434%; route: 0.447, 34.815%; tC2Q: 0.202, 15.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C59[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_8_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R27C59[1][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_8_s0/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C67[3][B]</td>
<td>AP3216_driver_inst/n516_s6/I0</td>
</tr>
<tr>
<td>3.197</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C67[3][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n516_s6/F</td>
</tr>
<tr>
<td>3.200</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C67[2][B]</td>
<td>AP3216_driver_inst/n516_s5/I1</td>
</tr>
<tr>
<td>3.544</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C67[2][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n516_s5/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C67[2][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C67[2][B]</td>
<td>AP3216_driver_inst/last_bright_8_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_8_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C67[2][B]</td>
<td>AP3216_driver_inst/last_bright_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.688, 51.939%; route: 0.435, 32.812%; tC2Q: 0.202, 15.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[2][B]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_0_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R28C59[2][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_0_s0/Q</td>
</tr>
<tr>
<td>2.973</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[3][B]</td>
<td>AP3216_driver_inst/n524_s6/I0</td>
</tr>
<tr>
<td>3.205</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C65[3][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n524_s6/F</td>
</tr>
<tr>
<td>3.327</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>AP3216_driver_inst/n524_s5/I1</td>
</tr>
<tr>
<td>3.559</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n524_s5/F</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>AP3216_driver_inst/last_bright_0_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_0_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C65[2][A]</td>
<td>AP3216_driver_inst/last_bright_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 34.640%; route: 0.673, 50.280%; tC2Q: 0.202, 15.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[0][B]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_1_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R28C59[0][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_1_s0/Q</td>
</tr>
<tr>
<td>2.974</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td>AP3216_driver_inst/n523_s6/I0</td>
</tr>
<tr>
<td>3.207</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n523_s6/F</td>
</tr>
<tr>
<td>3.210</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td>AP3216_driver_inst/n523_s5/I1</td>
</tr>
<tr>
<td>3.574</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n523_s5/F</td>
</tr>
<tr>
<td>3.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td>AP3216_driver_inst/last_bright_1_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_1_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C64[0][A]</td>
<td>AP3216_driver_inst/last_bright_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 43.997%; route: 0.557, 41.091%; tC2Q: 0.202, 14.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C59[0][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_2_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R26C59[0][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_2_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[2][B]</td>
<td>AP3216_driver_inst/n522_s6/I0</td>
</tr>
<tr>
<td>3.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C67[2][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n522_s6/F</td>
</tr>
<tr>
<td>3.237</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C67[0][B]</td>
<td>AP3216_driver_inst/n522_s5/I1</td>
</tr>
<tr>
<td>3.581</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C67[0][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n522_s5/F</td>
</tr>
<tr>
<td>3.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C67[0][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][B]</td>
<td>AP3216_driver_inst/last_bright_2_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_2_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C67[0][B]</td>
<td>AP3216_driver_inst/last_bright_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 42.301%; route: 0.584, 42.865%; tC2Q: 0.202, 14.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C59[1][B]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_9_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R27C59[1][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_9_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[3][A]</td>
<td>AP3216_driver_inst/n515_s6/I0</td>
</tr>
<tr>
<td>3.310</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C67[3][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n515_s6/F</td>
</tr>
<tr>
<td>3.314</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C67[2][A]</td>
<td>AP3216_driver_inst/n515_s5/I1</td>
</tr>
<tr>
<td>3.604</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C67[2][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n515_s5/F</td>
</tr>
<tr>
<td>3.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C67[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[2][A]</td>
<td>AP3216_driver_inst/last_bright_9_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_9_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C67[2][A]</td>
<td>AP3216_driver_inst/last_bright_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 47.243%; route: 0.528, 38.166%; tC2Q: 0.202, 14.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>370</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[0][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C58[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_wren_s1/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[16]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>370</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R45[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>5.875</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R45[16]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C58[0][B]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_5_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R27C58[0][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_5_s0/Q</td>
</tr>
<tr>
<td>2.985</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][B]</td>
<td>AP3216_driver_inst/n519_s6/I0</td>
</tr>
<tr>
<td>3.349</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C64[2][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n519_s6/F</td>
</tr>
<tr>
<td>3.353</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>AP3216_driver_inst/n519_s5/I1</td>
</tr>
<tr>
<td>3.697</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n519_s5/F</td>
</tr>
<tr>
<td>3.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>AP3216_driver_inst/last_bright_5_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_5_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>AP3216_driver_inst/last_bright_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 47.927%; route: 0.567, 38.398%; tC2Q: 0.202, 13.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C58[0][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_4_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R27C58[0][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_4_s0/Q</td>
</tr>
<tr>
<td>2.986</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[3][B]</td>
<td>AP3216_driver_inst/n520_s6/I0</td>
</tr>
<tr>
<td>3.350</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C66[3][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n520_s6/F</td>
</tr>
<tr>
<td>3.354</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C66[2][A]</td>
<td>AP3216_driver_inst/n520_s5/I1</td>
</tr>
<tr>
<td>3.698</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C66[2][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n520_s5/F</td>
</tr>
<tr>
<td>3.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C66[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[2][A]</td>
<td>AP3216_driver_inst/last_bright_4_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_4_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C66[2][A]</td>
<td>AP3216_driver_inst/last_bright_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 47.892%; route: 0.568, 38.444%; tC2Q: 0.202, 13.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2500.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AP3216_driver_inst/i2c_top_inst/clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i2c_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/i2c_top_inst/clk</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>30</td>
<td>R27C56[2][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1/Q</td>
</tr>
<tr>
<td>2500.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C56[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/n63_s2/I0</td>
</tr>
<tr>
<td>2500.292</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C56[2][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/i2c_top_inst/n63_s2/F</td>
</tr>
<tr>
<td>2500.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C56[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2c_clk</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R27C56[2][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1/CLK</td>
</tr>
<tr>
<td>2500.035</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1</td>
</tr>
<tr>
<td>2500.046</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C56[2][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 99.164%; route: 0.000, 0.000%; tC2Q: 0.002, 0.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[0][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_3_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R28C59[0][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_3_s0/Q</td>
</tr>
<tr>
<td>2.971</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[3][A]</td>
<td>AP3216_driver_inst/n521_s6/I0</td>
</tr>
<tr>
<td>3.261</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C65[3][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n521_s6/F</td>
</tr>
<tr>
<td>3.383</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C66[2][B]</td>
<td>AP3216_driver_inst/n521_s5/I1</td>
</tr>
<tr>
<td>3.747</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C66[2][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n521_s5/F</td>
</tr>
<tr>
<td>3.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C66[2][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[2][B]</td>
<td>AP3216_driver_inst/last_bright_3_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_3_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C66[2][B]</td>
<td>AP3216_driver_inst/last_bright_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 42.807%; route: 0.672, 43.971%; tC2Q: 0.202, 13.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/last_bright_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C58[1][B]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_7_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R27C58[1][B]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_7_s0/Q</td>
</tr>
<tr>
<td>2.854</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C66[3][A]</td>
<td>AP3216_driver_inst/n517_s6/I0</td>
</tr>
<tr>
<td>3.144</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C66[3][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n517_s6/F</td>
</tr>
<tr>
<td>3.410</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C67[2][A]</td>
<td>AP3216_driver_inst/n517_s5/I1</td>
</tr>
<tr>
<td>3.774</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C67[2][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n517_s5/F</td>
</tr>
<tr>
<td>3.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C67[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/last_bright_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C67[2][A]</td>
<td>AP3216_driver_inst/last_bright_7_s1/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/last_bright_7_s1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C67[2][A]</td>
<td>AP3216_driver_inst/last_bright_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 42.071%; route: 0.699, 44.934%; tC2Q: 0.202, 12.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u1_pro/cnt_360_delay_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u1_pro/light_reg_light_reg_4_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C57[1][A]</td>
<td>MiniLED_driver_inst/u1_pro/cnt_360_delay_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R56C57[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1_pro/cnt_360_delay_2_s0/Q</td>
</tr>
<tr>
<td>1.850</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C57</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u1_pro/light_reg_light_reg_4_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C57</td>
<td>MiniLED_driver_inst/u1_pro/light_reg_light_reg_4_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C57</td>
<td>MiniLED_driver_inst/u1_pro/light_reg_light_reg_4_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.354%; tC2Q: 0.202, 59.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/cnt_360_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_17_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx_sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[2][A]</td>
<td>calculate_pro/cnt_360_2_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>900</td>
<td>R23C47[2][A]</td>
<td style=" font-weight:bold;">calculate_pro/cnt_360_2_s1/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45</td>
<td style=" font-weight:bold;">calculate_pro/buf_360_fore2_buf_360_fore2_17_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>TOPSIDE[0]</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_17_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45</td>
<td>calculate_pro/buf_360_fore2_buf_360_fore2_17_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.160, 44.130%; tC2Q: 0.202, 55.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_2_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C56[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/n143_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/n143_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C56[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_6_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C57[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/n139_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/n139_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C57[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_8_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_8_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C57[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/n137_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/n137_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C58[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C58[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_12_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C58[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/n133_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C58[0][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/n133_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C58[0][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C58[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C58[0][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C58[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C58[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_14_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C58[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/n131_s/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C58[1][A]</td>
<td style=" background: #97FFFF;">LVDS_7to1_RX_Top_inst/n131_s/SUM</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C58[1][A]</td>
<td style=" font-weight:bold;">LVDS_7to1_RX_Top_inst/delay_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C58[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.842</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C58[1][A]</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/next_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R26C60[1][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C59[2][A]</td>
<td>AP3216_driver_inst/i2c_top_inst/O_bright_data_11_s0/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R28C59[2][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/i2c_top_inst/O_bright_data_11_s0/Q</td>
</tr>
<tr>
<td>2.700</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C67[3][B]</td>
<td>AP3216_driver_inst/n500_s5/I0</td>
</tr>
<tr>
<td>3.064</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C67[3][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n500_s5/F</td>
</tr>
<tr>
<td>3.193</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C67[2][B]</td>
<td>AP3216_driver_inst/n500_s32/I1</td>
</tr>
<tr>
<td>3.557</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C67[2][B]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n500_s32/F</td>
</tr>
<tr>
<td>3.561</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>AP3216_driver_inst/n500_s31/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td style=" background: #97FFFF;">AP3216_driver_inst/n500_s31/F</td>
</tr>
<tr>
<td>3.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td style=" font-weight:bold;">AP3216_driver_inst/next_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>AP3216_driver_inst/next_state_0_s2/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AP3216_driver_inst/next_state_0_s2</td>
</tr>
<tr>
<td>3.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C67[0][A]</td>
<td>AP3216_driver_inst/next_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 63.612%; route: 0.411, 24.402%; tC2Q: 0.202, 11.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>370</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C69[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R43C69[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1/Q</td>
</tr>
<tr>
<td>6.069</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C69[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n3437_s2/I2</td>
</tr>
<tr>
<td>6.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C69[1][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n3437_s2/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C69[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>370</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C69[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C69[1][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_scan_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>370</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C69[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C69[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/Q</td>
</tr>
<tr>
<td>6.069</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C69[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/n3264_s3/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C69[0][A]</td>
<td style=" background: #97FFFF;">MiniLED_driver_inst/u3/SPI7001_ins/n3264_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C69[0][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>370</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C69[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C69[0][A]</td>
<td>MiniLED_driver_inst/u3/SPI7001_ins/cnt_GCLK_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[2]_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[2]_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[2]_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[2]_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[2]_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[2]_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[2]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[2]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[2]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[2]_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[2]_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[2]_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[0]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[0]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[0]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[0]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[0]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[0]_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[0]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[0]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[0]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[0]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[0]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[0]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AP3216_driver_inst/als_value[2]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>8.482</td>
<td>3.482</td>
<td>tNET</td>
<td>FF</td>
<td>AP3216_driver_inst/als_value[2]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>12.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>AP3216_driver_inst/als_value[2]_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1161</td>
<td>rx_sclk</td>
<td>-8.310</td>
<td>2.274</td>
</tr>
<tr>
<td>963</td>
<td>cnt_360[8]</td>
<td>-3.259</td>
<td>2.385</td>
</tr>
<tr>
<td>902</td>
<td>cnt_360[0]</td>
<td>10.914</td>
<td>2.755</td>
</tr>
<tr>
<td>901</td>
<td>cnt_360[1]</td>
<td>11.116</td>
<td>2.733</td>
</tr>
<tr>
<td>900</td>
<td>cnt_360[2]</td>
<td>10.554</td>
<td>2.911</td>
</tr>
<tr>
<td>900</td>
<td>cnt_360[3]</td>
<td>11.196</td>
<td>2.647</td>
</tr>
<tr>
<td>516</td>
<td>cnt_360[7]</td>
<td>-2.768</td>
<td>2.252</td>
</tr>
<tr>
<td>370</td>
<td>clk25M</td>
<td>23.797</td>
<td>2.274</td>
</tr>
<tr>
<td>237</td>
<td>cnt_360[6]</td>
<td>-3.244</td>
<td>2.817</td>
</tr>
<tr>
<td>224</td>
<td>clk1M</td>
<td>36.234</td>
<td>2.274</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R35C52</td>
<td>90.28%</td>
</tr>
<tr>
<td>R42C48</td>
<td>90.28%</td>
</tr>
<tr>
<td>R44C50</td>
<td>90.28%</td>
</tr>
<tr>
<td>R37C52</td>
<td>88.89%</td>
</tr>
<tr>
<td>R46C52</td>
<td>87.50%</td>
</tr>
<tr>
<td>R46C58</td>
<td>87.50%</td>
</tr>
<tr>
<td>R44C52</td>
<td>87.50%</td>
</tr>
<tr>
<td>R44C60</td>
<td>87.50%</td>
</tr>
<tr>
<td>R37C51</td>
<td>87.50%</td>
</tr>
<tr>
<td>R47C50</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx_sclk -period 14.245 -waveform {0 5.988} [get_nets {rx_sclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name eclko -period 4.07 -waveform {0 1.711} [get_nets {LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clkin_p -period 14.245 -waveform {0 5.988} [get_ports {I_clkin_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name scl -period 10000 -waveform {0 5000} [get_ports {scl}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name i2c_clk -period 2500 -waveform {0 1250} [get_regs {AP3216_driver_inst/i2c_top_inst/clk_s1}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_clkin_p}] -group [get_clocks {rx_sclk}] -group [get_clocks {eclko}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
