Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Wed Aug  1 16:05:22 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkfpu_divider_pipe32/syn_timing.txt
| Design       : mkfpu_divider_pipe32
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 78 input ports with no input delay specified. (HIGH)

EN__start
RST_N
_start_flags[0]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_flags[5]
_start_flags[6]
_start_flags[7]
_start_flags[8]
_start_flags[9]
_start_lv_exponent1[0]
_start_lv_exponent1[1]
_start_lv_exponent1[2]
_start_lv_exponent1[3]
_start_lv_exponent1[4]
_start_lv_exponent1[5]
_start_lv_exponent1[6]
_start_lv_exponent1[7]
_start_lv_exponent2[0]
_start_lv_exponent2[1]
_start_lv_exponent2[2]
_start_lv_exponent2[3]
_start_lv_exponent2[4]
_start_lv_exponent2[5]
_start_lv_exponent2[6]
_start_lv_exponent2[7]
_start_lv_mantissa1[0]
_start_lv_mantissa1[10]
_start_lv_mantissa1[11]
_start_lv_mantissa1[12]
_start_lv_mantissa1[13]
_start_lv_mantissa1[14]
_start_lv_mantissa1[15]
_start_lv_mantissa1[16]
_start_lv_mantissa1[17]
_start_lv_mantissa1[18]
_start_lv_mantissa1[19]
_start_lv_mantissa1[1]
_start_lv_mantissa1[20]
_start_lv_mantissa1[21]
_start_lv_mantissa1[22]
_start_lv_mantissa1[2]
_start_lv_mantissa1[3]
_start_lv_mantissa1[4]
_start_lv_mantissa1[5]
_start_lv_mantissa1[6]
_start_lv_mantissa1[7]
_start_lv_mantissa1[8]
_start_lv_mantissa1[9]
_start_lv_mantissa2[0]
_start_lv_mantissa2[10]
_start_lv_mantissa2[11]
_start_lv_mantissa2[12]
_start_lv_mantissa2[13]
_start_lv_mantissa2[14]
_start_lv_mantissa2[15]
_start_lv_mantissa2[16]
_start_lv_mantissa2[17]
_start_lv_mantissa2[18]
_start_lv_mantissa2[19]
_start_lv_mantissa2[1]
_start_lv_mantissa2[20]
_start_lv_mantissa2[21]
_start_lv_mantissa2[22]
_start_lv_mantissa2[2]
_start_lv_mantissa2[3]
_start_lv_mantissa2[4]
_start_lv_mantissa2[5]
_start_lv_mantissa2[6]
_start_lv_mantissa2[7]
_start_lv_mantissa2[8]
_start_lv_mantissa2[9]
_start_lv_sign
_start_rounding_mode[0]
_start_rounding_mode[1]
_start_rounding_mode[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

RDY__start
RDY_final_result_
final_result_[0]
final_result_[10]
final_result_[11]
final_result_[12]
final_result_[13]
final_result_[14]
final_result_[15]
final_result_[16]
final_result_[17]
final_result_[18]
final_result_[19]
final_result_[1]
final_result_[20]
final_result_[21]
final_result_[22]
final_result_[23]
final_result_[24]
final_result_[25]
final_result_[26]
final_result_[27]
final_result_[28]
final_result_[29]
final_result_[2]
final_result_[30]
final_result_[31]
final_result_[32]
final_result_[33]
final_result_[34]
final_result_[35]
final_result_[36]
final_result_[3]
final_result_[4]
final_result_[5]
final_result_[6]
final_result_[7]
final_result_[8]
final_result_[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.927     -131.470                     76                  726        0.160        0.000                      0                  726        4.500        0.000                       0                   504  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -3.927     -131.470                     76                  726        0.160        0.000                      0                  726        4.500        0.000                       0                   504  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           76  Failing Endpoints,  Worst Slack       -3.927ns,  Total Violation     -131.470ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.927ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.791ns  (logic 6.693ns (48.532%)  route 7.098ns (51.468%))
  Logic Levels:           22  (CARRY4=11 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.575 r  uut_ff_stage3_i_226/CO[3]
                         net (fo=1, unplaced)         0.000    14.575    uut_ff_stage3_i_226_n_0
                                                                      r  uut_ff_stage3_i_225/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.906 r  uut_ff_stage3_i_225/O[3]
                         net (fo=1, unplaced)         0.448    15.354    _theResult___snd_fst__h11780[7]
                                                                      r  uut_ff_stage3_i_56/I1
                         LUT5 (Prop_lut5_I1_O)        0.307    15.661 r  uut_ff_stage3_i_56/O
                         net (fo=2, unplaced)         0.460    16.121    uut_ff_stage3/D_IN[20]
                                                                      r  uut_ff_stage3/data0_reg[20]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.245 r  uut_ff_stage3/data0_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000    16.245    uut_ff_stage3/data0_reg[20]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.245    
  -------------------------------------------------------------------
                         slack                                 -3.927    

Slack (VIOLATED) :        -3.850ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.714ns  (logic 6.612ns (48.214%)  route 7.102ns (51.786%))
  Logic Levels:           22  (CARRY4=11 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.575 r  uut_ff_stage3_i_226/CO[3]
                         net (fo=1, unplaced)         0.000    14.575    uut_ff_stage3_i_226_n_0
                                                                      r  uut_ff_stage3_i_225/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.831 r  uut_ff_stage3_i_225/O[2]
                         net (fo=1, unplaced)         0.452    15.283    _theResult___snd_fst__h11780[6]
                                                                      r  uut_ff_stage3_i_57/I1
                         LUT5 (Prop_lut5_I1_O)        0.301    15.584 r  uut_ff_stage3_i_57/O
                         net (fo=2, unplaced)         0.460    16.044    uut_ff_stage3/D_IN[19]
                                                                      r  uut_ff_stage3/data0_reg[19]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.168 r  uut_ff_stage3/data0_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000    16.168    uut_ff_stage3/data0_reg[19]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                 -3.850    

Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 6.698ns (49.034%)  route 6.962ns (50.966%))
  Logic Levels:           22  (CARRY4=11 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.575 r  uut_ff_stage3_i_226/CO[3]
                         net (fo=1, unplaced)         0.000    14.575    uut_ff_stage3_i_226_n_0
                                                                      r  uut_ff_stage3_i_225/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.912 r  uut_ff_stage3_i_225/O[1]
                         net (fo=1, unplaced)         0.312    15.224    _theResult___snd_fst__h11780[5]
                                                                      r  uut_ff_stage3_i_58/I1
                         LUT5 (Prop_lut5_I1_O)        0.306    15.530 r  uut_ff_stage3_i_58/O
                         net (fo=2, unplaced)         0.460    15.990    uut_ff_stage3/D_IN[18]
                                                                      r  uut_ff_stage3/data0_reg[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.114 r  uut_ff_stage3/data0_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000    16.114    uut_ff_stage3/data0_reg[18]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.691ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.555ns  (logic 6.457ns (47.636%)  route 7.098ns (52.364%))
  Logic Levels:           21  (CARRY4=10 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    14.670 r  uut_ff_stage3_i_226/O[3]
                         net (fo=1, unplaced)         0.448    15.118    _theResult___snd_fst__h11780[3]
                                                                      r  uut_ff_stage3_i_60/I2
                         LUT5 (Prop_lut5_I2_O)        0.307    15.425 r  uut_ff_stage3_i_60/O
                         net (fo=2, unplaced)         0.460    15.885    uut_ff_stage3/D_IN[16]
                                                                      r  uut_ff_stage3/data0_reg[16]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    16.009 r  uut_ff_stage3/data0_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000    16.009    uut_ff_stage3/data0_reg[16]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                 -3.691    

Slack (VIOLATED) :        -3.679ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.543ns  (logic 6.582ns (48.601%)  route 6.961ns (51.399%))
  Logic Levels:           22  (CARRY4=11 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.575 r  uut_ff_stage3_i_226/CO[3]
                         net (fo=1, unplaced)         0.000    14.575    uut_ff_stage3_i_226_n_0
                                                                      r  uut_ff_stage3_i_225/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.807 r  uut_ff_stage3_i_225/O[0]
                         net (fo=1, unplaced)         0.311    15.118    _theResult___snd_fst__h11780[4]
                                                                      r  uut_ff_stage3_i_59/I1
                         LUT5 (Prop_lut5_I1_O)        0.295    15.413 r  uut_ff_stage3_i_59/O
                         net (fo=2, unplaced)         0.460    15.873    uut_ff_stage3/D_IN[17]
                                                                      r  uut_ff_stage3/data0_reg[17]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.997 r  uut_ff_stage3/data0_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000    15.997    uut_ff_stage3/data0_reg[17]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -15.997    
  -------------------------------------------------------------------
                         slack                                 -3.679    

Slack (VIOLATED) :        -3.625ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 6.387ns (47.350%)  route 7.102ns (52.650%))
  Logic Levels:           21  (CARRY4=10 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    14.606 r  uut_ff_stage3_i_226/O[2]
                         net (fo=1, unplaced)         0.452    15.058    _theResult___snd_fst__h11780[2]
                                                                      r  uut_ff_stage3_i_61/I1
                         LUT5 (Prop_lut5_I1_O)        0.301    15.359 r  uut_ff_stage3_i_61/O
                         net (fo=2, unplaced)         0.460    15.819    uut_ff_stage3/D_IN[15]
                                                                      r  uut_ff_stage3/data0_reg[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.943 r  uut_ff_stage3/data0_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000    15.943    uut_ff_stage3/data0_reg[15]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -15.943    
  -------------------------------------------------------------------
                         slack                                 -3.625    

Slack (VIOLATED) :        -3.373ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.237ns  (logic 6.275ns (47.405%)  route 6.962ns (52.595%))
  Logic Levels:           21  (CARRY4=10 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    14.489 r  uut_ff_stage3_i_226/O[1]
                         net (fo=1, unplaced)         0.312    14.801    _theResult___snd_fst__h11780[1]
                                                                      r  uut_ff_stage3_i_62/I1
                         LUT5 (Prop_lut5_I1_O)        0.306    15.107 r  uut_ff_stage3_i_62/O
                         net (fo=2, unplaced)         0.460    15.567    uut_ff_stage3/D_IN[14]
                                                                      r  uut_ff_stage3/data0_reg[14]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    15.691 r  uut_ff_stage3/data0_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000    15.691    uut_ff_stage3/data0_reg[14]_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data0_reg_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                 -3.373    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.207ns  (logic 6.569ns (49.739%)  route 6.638ns (50.261%))
  Logic Levels:           21  (CARRY4=11 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.575 r  uut_ff_stage3_i_226/CO[3]
                         net (fo=1, unplaced)         0.000    14.575    uut_ff_stage3_i_226_n_0
                                                                      r  uut_ff_stage3_i_225/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.906 r  uut_ff_stage3_i_225/O[3]
                         net (fo=1, unplaced)         0.448    15.354    _theResult___snd_fst__h11780[7]
                                                                      r  uut_ff_stage3_i_56/I1
                         LUT5 (Prop_lut5_I1_O)        0.307    15.661 r  uut_ff_stage3_i_56/O
                         net (fo=2, unplaced)         0.000    15.661    uut_ff_stage3/D_IN[20]
                         FDRE                                         r  uut_ff_stage3/data1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data1_reg_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data1_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -15.661    
  -------------------------------------------------------------------
                         slack                                 -3.343    

Slack (VIOLATED) :        -3.266ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.130ns  (logic 6.488ns (49.414%)  route 6.642ns (50.586%))
  Logic Levels:           21  (CARRY4=11 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.575 r  uut_ff_stage3_i_226/CO[3]
                         net (fo=1, unplaced)         0.000    14.575    uut_ff_stage3_i_226_n_0
                                                                      r  uut_ff_stage3_i_225/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.831 r  uut_ff_stage3_i_225/O[2]
                         net (fo=1, unplaced)         0.452    15.283    _theResult___snd_fst__h11780[6]
                                                                      r  uut_ff_stage3_i_57/I1
                         LUT5 (Prop_lut5_I1_O)        0.301    15.584 r  uut_ff_stage3_i_57/O
                         net (fo=2, unplaced)         0.000    15.584    uut_ff_stage3/D_IN[19]
                         FDRE                                         r  uut_ff_stage3/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data1_reg_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                 -3.266    

Slack (VIOLATED) :        -3.212ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage3/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.076ns  (logic 6.574ns (50.275%)  route 6.502ns (49.725%))
  Logic Levels:           21  (CARRY4=11 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[2]/Q
                         net (fo=60, unplaced)        1.052     3.984    uut_int_div_rg_state[2]
                                                                      f  uut_ff_stage3_i_230/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.279 f  uut_ff_stage3_i_230/O
                         net (fo=105, unplaced)       0.550     4.829    uut_ff_stage3_i_230_n_0
                                                                      f  uut_int_div_rg_inter_stage[60]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.953 r  uut_int_div_rg_inter_stage[60]_i_1/O
                         net (fo=3, unplaced)         0.488     5.441    p_0_in11_in[60]
                                                                      r  uut_ff_stage3_i_392/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.961 r  uut_ff_stage3_i_392/CO[3]
                         net (fo=1, unplaced)         0.000     5.961    uut_ff_stage3_i_392_n_0
                                                                      r  uut_ff_stage3_i_382/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.078 r  uut_ff_stage3_i_382/CO[3]
                         net (fo=1, unplaced)         0.000     6.078    uut_ff_stage3_i_382_n_0
                                                                      r  uut_ff_stage3_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.195 r  uut_ff_stage3_i_372/CO[3]
                         net (fo=1, unplaced)         0.000     6.195    uut_ff_stage3_i_372_n_0
                                                                      r  uut_ff_stage3_i_362/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.312 r  uut_ff_stage3_i_362/CO[3]
                         net (fo=1, unplaced)         0.000     6.312    uut_ff_stage3_i_362_n_0
                                                                      r  uut_ff_stage3_i_352/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.649 r  uut_ff_stage3_i_352/O[1]
                         net (fo=4, unplaced)         0.635     7.284    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_PLUS_0_ETC__q2[48]
                                                                      r  uut_ff_stage3_i_177/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     7.590 r  uut_ff_stage3_i_177/O
                         net (fo=4, unplaced)         0.473     8.063    p_1_in[49]
                                                                      r  uut_ff_stage3_i_514/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.187 r  uut_ff_stage3_i_514/O
                         net (fo=1, unplaced)         0.000     8.187    uut_ff_stage3_i_514_n_0
                                                                      r  uut_ff_stage3_i_333/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.720 r  uut_ff_stage3_i_333/CO[3]
                         net (fo=1, unplaced)         0.000     8.720    uut_ff_stage3_i_333_n_0
                                                                      r  uut_ff_stage3_i_157/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.051 r  uut_ff_stage3_i_157/O[3]
                         net (fo=6, unplaced)         0.453     9.504    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_int_div_rg_inter_stage[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.811 f  uut_int_div_rg_inter_stage[0]_i_1/O
                         net (fo=22, unplaced)        0.511    10.322    uut_int_div_rg_inter_stage[0]_i_1_n_0
                                                                      f  uut_ff_stage3_i_433/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.446 f  uut_ff_stage3_i_433/O
                         net (fo=2, unplaced)         0.460    10.906    uut_ff_stage3_i_433_n_0
                                                                      f  uut_ff_stage3_i_237/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  uut_ff_stage3_i_237/O
                         net (fo=28, unplaced)        0.517    11.547    uut_ff_stage3_i_237_n_0
                                                                      f  uut_ff_stage3_i_439/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.663 r  uut_ff_stage3_i_439/O
                         net (fo=1, unplaced)         0.000    11.663    uut_ff_stage3_i_439_n_0
                                                                      r  uut_ff_stage3_i_238/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.239 r  uut_ff_stage3_i_238/CO[3]
                         net (fo=1, unplaced)         0.000    12.239    uut_ff_stage3_i_238_n_0
                                                                      r  uut_ff_stage3_i_71/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.520 r  uut_ff_stage3_i_71/CO[0]
                         net (fo=37, unplaced)        0.386    12.906    INV_1_MINUS_uut_ff_stage2_first__19_BITS_18_TO_ETC___d185
                                                                      r  uut_ff_stage3_i_416/I4
                         LUT6 (Prop_lut6_I4_O)        0.367    13.273 r  uut_ff_stage3_i_416/O
                         net (fo=1, unplaced)         0.665    13.938    uut_ff_stage3_i_416_n_0
                                                                      r  uut_ff_stage3_i_226/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.575 r  uut_ff_stage3_i_226/CO[3]
                         net (fo=1, unplaced)         0.000    14.575    uut_ff_stage3_i_226_n_0
                                                                      r  uut_ff_stage3_i_225/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.912 r  uut_ff_stage3_i_225/O[1]
                         net (fo=1, unplaced)         0.312    15.224    _theResult___snd_fst__h11780[5]
                                                                      r  uut_ff_stage3_i_58/I1
                         LUT5 (Prop_lut5_I1_O)        0.306    15.530 r  uut_ff_stage3_i_58/O
                         net (fo=2, unplaced)         0.000    15.530    uut_ff_stage3/D_IN[18]
                         FDRE                                         r  uut_ff_stage3/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439    12.131    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/data1_reg_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage3/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 -3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[0]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[58]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[10]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[59]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[11]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[60]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[12]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[61]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[13]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[62]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[14]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[63]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[15]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[64]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[16]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[65]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[17]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut_ff_stage1/data0_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/data0_reg_reg[66]/Q
                         net (fo=3, unplaced)         0.149     0.974    uut_ff_stage2/D_IN[18]
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/data1_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_ff_stage1/data0_reg_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_ff_stage1/data0_reg_reg[34]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[11]
                                                                      r  final_result__OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[11]
                                                                      r  final_result_[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[13]
                                                                      r  final_result__OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[13]
                                                                      r  final_result_[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[15]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[15]
                                                                      r  final_result__OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[15]
                                                                      r  final_result_[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[17]
                                                                      r  final_result__OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[17]
                                                                      r  final_result_[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[19]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[19]
                                                                      r  final_result__OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[19]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[19]
                                                                      r  final_result_[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[21]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[21]
                                                                      r  final_result__OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[21]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[21]
                                                                      r  final_result_[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[23]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[23]
                                                                      r  final_result__OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[23]
                                                                      r  final_result_[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[25]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[25]
                                                                      r  final_result__OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[25]
                                                                      r  final_result_[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[5]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[5]
                                                                      r  final_result__OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[5]
                                                                      r  final_result_[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.895ns (50.923%)  route 3.754ns (49.077%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.584     2.454    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage4/data0_reg_reg[12]/Q
                         net (fo=3, unplaced)         0.983     3.915    uut_ff_stage4$D_OUT[12]
                                                                      r  final_result__OBUF[35]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.210 f  final_result__OBUF[35]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.659    final_result__OBUF[35]_inst_i_4_n_0
                                                                      f  final_result__OBUF[35]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.783 r  final_result__OBUF[35]_inst_i_3/O
                         net (fo=11, unplaced)        0.495     5.278    IF_uut_ff_stage4_first__24_BIT_9_31_THEN_21432_ETC___d3675
                                                                      r  final_result__OBUF[26]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.402 f  final_result__OBUF[26]_inst_i_2/O
                         net (fo=24, unplaced)        0.513     5.915    final_result__OBUF[26]_inst_i_2_n_0
                                                                      f  final_result__OBUF[26]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.031 f  final_result__OBUF[26]_inst_i_3/O
                         net (fo=22, unplaced)        0.511     6.542    final_result__OBUF[26]_inst_i_3_n_0
                                                                      f  final_result__OBUF[7]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  final_result__OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.469    final_result__OBUF[7]
                                                                      r  final_result__OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.103 r  final_result__OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.103    final_result_[7]
                                                                      r  final_result_[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_ff_stage1/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__start
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage1/full_reg_reg/Q
                         net (fo=6, unplaced)         0.338     1.164    RDY__start_OBUF
                                                                      r  RDY__start_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY__start_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY__start
                                                                      r  RDY__start (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_final_result_
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage4/empty_reg_reg/Q
                         net (fo=47, unplaced)        0.338     1.164    RDY_final_result__OBUF
                                                                      r  RDY_final_result__OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY_final_result__OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY_final_result_
                                                                      r  RDY_final_result_ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.396ns (74.643%)  route 0.474ns (25.357%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[1]/Q
                         net (fo=2, unplaced)         0.136     0.961    uut_ff_stage4$D_OUT[1]
                                                                      f  final_result__OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.059 r  final_result__OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.398    final_result__OBUF[4]
                                                                      r  final_result__OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.549 r  final_result__OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.549    final_result_[4]
                                                                      r  final_result_[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.396ns (74.241%)  route 0.484ns (25.759%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[8]/Q
                         net (fo=7, unplaced)         0.146     0.971    uut_ff_stage4$D_OUT[8]
                                                                      f  final_result__OBUF[1]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.069 r  final_result__OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.408    final_result__OBUF[1]
                                                                      r  final_result__OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.559 r  final_result__OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.559    final_result_[1]
                                                                      r  final_result_[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.399ns (74.183%)  route 0.487ns (25.817%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[9]/Q
                         net (fo=9, unplaced)         0.148     0.974    uut_ff_stage4$D_OUT[9]
                                                                      f  final_result__OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.075 r  final_result__OBUF[36]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.413    final_result__OBUF[36]
                                                                      r  final_result__OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.564 r  final_result__OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.564    final_result_[36]
                                                                      r  final_result_[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.399ns (74.183%)  route 0.487ns (25.817%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[9]/Q
                         net (fo=9, unplaced)         0.148     0.974    uut_ff_stage4$D_OUT[9]
                                                                      f  final_result__OBUF[3]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.075 r  final_result__OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.413    final_result__OBUF[3]
                                                                      r  final_result__OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.564 r  final_result__OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.564    final_result_[3]
                                                                      r  final_result_[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.396ns (71.686%)  route 0.551ns (28.314%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[8]/Q
                         net (fo=7, unplaced)         0.213     1.038    uut_ff_stage4$D_OUT[8]
                                                                      f  final_result__OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.136 r  final_result__OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.475    final_result__OBUF[2]
                                                                      r  final_result__OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.626 r  final_result__OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.626    final_result_[2]
                                                                      r  final_result_[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.396ns (71.593%)  route 0.554ns (28.407%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage4/data0_reg_reg[10]/Q
                         net (fo=9, unplaced)         0.215     1.041    uut_ff_stage4$D_OUT[10]
                                                                      f  final_result__OBUF[27]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.139 r  final_result__OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.477    final_result__OBUF[27]
                                                                      r  final_result__OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.628 r  final_result__OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.628    final_result_[27]
                                                                      r  final_result_[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.395ns (69.098%)  route 0.624ns (30.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage4/data0_reg_reg[27]/Q
                         net (fo=2, unplaced)         0.285     1.111    uut_ff_stage4$D_OUT[27]
                                                                      r  final_result__OBUF[10]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     1.208 r  final_result__OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.546    final_result__OBUF[10]
                                                                      r  final_result__OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.697 r  final_result__OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.697    final_result_[10]
                                                                      r  final_result_[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage4/data0_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.395ns (69.098%)  route 0.624ns (30.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.114     0.679    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/data0_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage4/data0_reg_reg[29]/Q
                         net (fo=2, unplaced)         0.285     1.111    uut_ff_stage4$D_OUT[29]
                                                                      r  final_result__OBUF[12]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.097     1.208 r  final_result__OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.546    final_result__OBUF[12]
                                                                      r  final_result__OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.697 r  final_result__OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.697    final_result_[12]
                                                                      r  final_result_[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_lv_mantissa2[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.912ns  (logic 1.955ns (28.288%)  route 4.957ns (71.712%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[17]
                                                                      r  _start_lv_mantissa2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[17]
                                                                      r  uut_ff_stage1_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_190/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_190_n_0
                                                                      r  uut_ff_stage1_i_197/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_197/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_197_n_0
                                                                      f  uut_ff_stage1_i_141/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_141/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_141_n_0
                                                                      f  uut_ff_stage1_i_130/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_130/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_130_n_0
                                                                      r  uut_ff_stage1_i_168/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_168/O
                         net (fo=2, unplaced)         0.743     5.337    uut_ff_stage1_i_168_n_0
                                                                      r  uut_ff_stage1_i_103/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.461 r  uut_ff_stage1_i_103/O
                         net (fo=2, unplaced)         0.743     6.204    uut_ff_stage1_i_103_n_0
                                                                      r  uut_ff_stage1_i_28/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.328 r  uut_ff_stage1_i_28/O
                         net (fo=2, unplaced)         0.460     6.788    uut_ff_stage1/D_IN[32]
                                                                      r  uut_ff_stage1/data0_reg[32]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.912 r  uut_ff_stage1/data0_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000     6.912    uut_ff_stage1/data0_reg[32]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[32]/C

Slack:                    inf
  Source:                 _start_lv_mantissa1[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.912ns  (logic 1.955ns (28.288%)  route 4.957ns (71.712%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa1[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa1[17]
                                                                      r  _start_lv_mantissa1_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa1_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa1_IBUF[17]
                                                                      r  uut_ff_stage1_i_163/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_163/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_163_n_0
                                                                      r  uut_ff_stage1_i_196/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_196/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_140/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_140/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_140_n_0
                                                                      f  uut_ff_stage1_i_102/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_102/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_102_n_0
                                                                      r  uut_ff_stage1_i_143/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_143/O
                         net (fo=2, unplaced)         0.743     5.337    uut_ff_stage1_i_143_n_0
                                                                      r  uut_ff_stage1_i_75/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.461 r  uut_ff_stage1_i_75/O
                         net (fo=2, unplaced)         0.743     6.204    uut_ff_stage1_i_75_n_0
                                                                      r  uut_ff_stage1_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.328 r  uut_ff_stage1_i_4/O
                         net (fo=2, unplaced)         0.460     6.788    uut_ff_stage1/D_IN[56]
                                                                      r  uut_ff_stage1/data0_reg[56]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.912 r  uut_ff_stage1/data0_reg[56]_i_1/O
                         net (fo=1, unplaced)         0.000     6.912    uut_ff_stage1/data0_reg[56]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[56]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.649ns  (logic 1.955ns (29.407%)  route 4.694ns (70.593%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[17]
                                                                      r  _start_lv_mantissa2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[17]
                                                                      r  uut_ff_stage1_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_190/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_190_n_0
                                                                      r  uut_ff_stage1_i_197/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_197/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_197_n_0
                                                                      f  uut_ff_stage1_i_141/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_141/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_141_n_0
                                                                      f  uut_ff_stage1_i_130/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_130/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_130_n_0
                                                                      r  uut_ff_stage1_i_169/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_169/O
                         net (fo=3, unplaced)         0.467     5.061    uut_ff_stage1_i_169_n_0
                                                                      r  uut_ff_stage1_i_112/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.185 r  uut_ff_stage1_i_112/O
                         net (fo=4, unplaced)         0.756     5.941    uut_ff_stage1_i_112_n_0
                                                                      r  uut_ff_stage1_i_34/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  uut_ff_stage1_i_34/O
                         net (fo=2, unplaced)         0.460     6.525    uut_ff_stage1/D_IN[26]
                                                                      r  uut_ff_stage1/data0_reg[26]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  uut_ff_stage1/data0_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     6.649    uut_ff_stage1/data0_reg[26]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[26]/C

Slack:                    inf
  Source:                 _start_lv_mantissa1[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.649ns  (logic 1.955ns (29.407%)  route 4.694ns (70.593%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa1[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa1[17]
                                                                      r  _start_lv_mantissa1_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa1_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa1_IBUF[17]
                                                                      r  uut_ff_stage1_i_163/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_163/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_163_n_0
                                                                      r  uut_ff_stage1_i_196/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_196/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_140/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_140/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_140_n_0
                                                                      f  uut_ff_stage1_i_102/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_102/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_102_n_0
                                                                      r  uut_ff_stage1_i_144/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_144/O
                         net (fo=3, unplaced)         0.467     5.061    uut_ff_stage1_i_144_n_0
                                                                      r  uut_ff_stage1_i_84/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.185 r  uut_ff_stage1_i_84/O
                         net (fo=4, unplaced)         0.756     5.941    uut_ff_stage1_i_84_n_0
                                                                      r  uut_ff_stage1_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.065 r  uut_ff_stage1_i_10/O
                         net (fo=2, unplaced)         0.460     6.525    uut_ff_stage1/D_IN[50]
                                                                      r  uut_ff_stage1/data0_reg[50]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  uut_ff_stage1/data0_reg[50]_i_1/O
                         net (fo=1, unplaced)         0.000     6.649    uut_ff_stage1/data0_reg[50]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[50]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.955ns (29.438%)  route 4.687ns (70.562%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[17]
                                                                      r  _start_lv_mantissa2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[17]
                                                                      r  uut_ff_stage1_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_190/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_190_n_0
                                                                      r  uut_ff_stage1_i_197/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_197/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_197_n_0
                                                                      f  uut_ff_stage1_i_141/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_141/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_141_n_0
                                                                      f  uut_ff_stage1_i_130/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_130/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_130_n_0
                                                                      r  uut_ff_stage1_i_178/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_178/O
                         net (fo=2, unplaced)         0.460     5.054    uut_ff_stage1_i_178_n_0
                                                                      r  uut_ff_stage1_i_111/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.178 r  uut_ff_stage1_i_111/O
                         net (fo=4, unplaced)         0.756     5.934    uut_ff_stage1_i_111_n_0
                                                                      r  uut_ff_stage1_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.058 r  uut_ff_stage1_i_33/O
                         net (fo=2, unplaced)         0.460     6.518    uut_ff_stage1/D_IN[27]
                                                                      r  uut_ff_stage1/data0_reg[27]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.642 r  uut_ff_stage1/data0_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.642    uut_ff_stage1/data0_reg[27]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[27]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.955ns (29.438%)  route 4.687ns (70.562%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[17]
                                                                      r  _start_lv_mantissa2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[17]
                                                                      r  uut_ff_stage1_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_190/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_190_n_0
                                                                      r  uut_ff_stage1_i_197/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_197/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_197_n_0
                                                                      f  uut_ff_stage1_i_141/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_141/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_141_n_0
                                                                      f  uut_ff_stage1_i_130/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_130/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_130_n_0
                                                                      r  uut_ff_stage1_i_168/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_168/O
                         net (fo=2, unplaced)         0.460     5.054    uut_ff_stage1_i_168_n_0
                                                                      r  uut_ff_stage1_i_109/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.178 r  uut_ff_stage1_i_109/O
                         net (fo=4, unplaced)         0.756     5.934    uut_ff_stage1_i_109_n_0
                                                                      r  uut_ff_stage1_i_32/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.058 r  uut_ff_stage1_i_32/O
                         net (fo=2, unplaced)         0.460     6.518    uut_ff_stage1/D_IN[28]
                                                                      r  uut_ff_stage1/data0_reg[28]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.642 r  uut_ff_stage1/data0_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     6.642    uut_ff_stage1/data0_reg[28]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[28]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.955ns (29.438%)  route 4.687ns (70.562%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[17]
                                                                      r  _start_lv_mantissa2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[17]
                                                                      r  uut_ff_stage1_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_190/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_190_n_0
                                                                      r  uut_ff_stage1_i_197/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_197/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_197_n_0
                                                                      f  uut_ff_stage1_i_141/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_141/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_141_n_0
                                                                      f  uut_ff_stage1_i_130/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_130/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_130_n_0
                                                                      r  uut_ff_stage1_i_172/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_172/O
                         net (fo=2, unplaced)         0.460     5.054    uut_ff_stage1_i_172_n_0
                                                                      r  uut_ff_stage1_i_108/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.178 r  uut_ff_stage1_i_108/O
                         net (fo=4, unplaced)         0.756     5.934    uut_ff_stage1_i_108_n_0
                                                                      r  uut_ff_stage1_i_31/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.058 r  uut_ff_stage1_i_31/O
                         net (fo=2, unplaced)         0.460     6.518    uut_ff_stage1/D_IN[29]
                                                                      r  uut_ff_stage1/data0_reg[29]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.642 r  uut_ff_stage1/data0_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     6.642    uut_ff_stage1/data0_reg[29]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[29]/C

Slack:                    inf
  Source:                 _start_lv_mantissa2[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.955ns (29.438%)  route 4.687ns (70.562%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa2[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa2[17]
                                                                      r  _start_lv_mantissa2_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa2_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa2_IBUF[17]
                                                                      r  uut_ff_stage1_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_190/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_190_n_0
                                                                      r  uut_ff_stage1_i_197/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_197/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_197_n_0
                                                                      f  uut_ff_stage1_i_141/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_141/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_141_n_0
                                                                      f  uut_ff_stage1_i_130/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_130/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_130_n_0
                                                                      r  uut_ff_stage1_i_172/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_172/O
                         net (fo=2, unplaced)         0.460     5.054    uut_ff_stage1_i_172_n_0
                                                                      r  uut_ff_stage1_i_108/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.178 r  uut_ff_stage1_i_108/O
                         net (fo=4, unplaced)         0.756     5.934    uut_ff_stage1_i_108_n_0
                                                                      r  uut_ff_stage1_i_29/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.058 r  uut_ff_stage1_i_29/O
                         net (fo=2, unplaced)         0.460     6.518    uut_ff_stage1/D_IN[31]
                                                                      r  uut_ff_stage1/data0_reg[31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.642 r  uut_ff_stage1/data0_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     6.642    uut_ff_stage1/data0_reg[31]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[31]/C

Slack:                    inf
  Source:                 _start_lv_mantissa1[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.955ns (29.438%)  route 4.687ns (70.562%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa1[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa1[17]
                                                                      r  _start_lv_mantissa1_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa1_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa1_IBUF[17]
                                                                      r  uut_ff_stage1_i_163/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_163/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_163_n_0
                                                                      r  uut_ff_stage1_i_196/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_196/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_140/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_140/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_140_n_0
                                                                      f  uut_ff_stage1_i_102/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_102/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_102_n_0
                                                                      r  uut_ff_stage1_i_152/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_152/O
                         net (fo=2, unplaced)         0.460     5.054    uut_ff_stage1_i_152_n_0
                                                                      r  uut_ff_stage1_i_83/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.178 r  uut_ff_stage1_i_83/O
                         net (fo=4, unplaced)         0.756     5.934    uut_ff_stage1_i_83_n_0
                                                                      r  uut_ff_stage1_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.058 r  uut_ff_stage1_i_9/O
                         net (fo=2, unplaced)         0.460     6.518    uut_ff_stage1/D_IN[51]
                                                                      r  uut_ff_stage1/data0_reg[51]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.642 r  uut_ff_stage1/data0_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000     6.642    uut_ff_stage1/data0_reg[51]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[51]/C

Slack:                    inf
  Source:                 _start_lv_mantissa1[17]
                            (input port)
  Destination:            uut_ff_stage1/data0_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.955ns (29.438%)  route 4.687ns (70.562%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_mantissa1[17] (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_mantissa1[17]
                                                                      r  _start_lv_mantissa1_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  _start_lv_mantissa1_IBUF[17]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    _start_lv_mantissa1_IBUF[17]
                                                                      r  uut_ff_stage1_i_163/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  uut_ff_stage1_i_163/O
                         net (fo=2, unplaced)         0.460     2.358    uut_ff_stage1_i_163_n_0
                                                                      r  uut_ff_stage1_i_196/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     2.474 f  uut_ff_stage1_i_196/O
                         net (fo=2, unplaced)         0.460     2.934    uut_ff_stage1_i_196_n_0
                                                                      f  uut_ff_stage1_i_140/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.058 f  uut_ff_stage1_i_140/O
                         net (fo=6, unplaced)         0.481     3.539    uut_ff_stage1_i_140_n_0
                                                                      f  uut_ff_stage1_i_102/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  uut_ff_stage1_i_102/O
                         net (fo=37, unplaced)        0.807     4.470    uut_ff_stage1_i_102_n_0
                                                                      r  uut_ff_stage1_i_143/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  uut_ff_stage1_i_143/O
                         net (fo=2, unplaced)         0.460     5.054    uut_ff_stage1_i_143_n_0
                                                                      r  uut_ff_stage1_i_81/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.178 r  uut_ff_stage1_i_81/O
                         net (fo=4, unplaced)         0.756     5.934    uut_ff_stage1_i_81_n_0
                                                                      r  uut_ff_stage1_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.058 r  uut_ff_stage1_i_8/O
                         net (fo=2, unplaced)         0.460     6.518    uut_ff_stage1/D_IN[52]
                                                                      r  uut_ff_stage1/data0_reg[52]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.642 r  uut_ff_stage1/data0_reg[52]_i_1/O
                         net (fo=1, unplaced)         0.000     6.642    uut_ff_stage1/data0_reg[52]_i_1_n_0
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.439     2.131    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data0_reg_reg[52]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_rounding_mode[0]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_rounding_mode[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_rounding_mode[0]
                                                                      r  _start_rounding_mode_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_rounding_mode_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    uut_ff_stage1/D_IN[1]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[1]/C

Slack:                    inf
  Source:                 _start_rounding_mode[1]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_rounding_mode[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_rounding_mode[1]
                                                                      r  _start_rounding_mode_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_rounding_mode_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    uut_ff_stage1/D_IN[2]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[2]/C

Slack:                    inf
  Source:                 _start_rounding_mode[2]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_rounding_mode[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_rounding_mode[2]
                                                                      r  _start_rounding_mode_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_rounding_mode_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    uut_ff_stage1/D_IN[3]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[3]/C

Slack:                    inf
  Source:                 _start_lv_sign
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_lv_sign (IN)
                         net (fo=0)                   0.000     0.000    _start_lv_sign
                                                                      r  _start_lv_sign_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_lv_sign_IBUF_inst/O
                         net (fo=2, unplaced)         0.338     0.539    uut_ff_stage1/D_IN[8]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[8]/C

Slack:                    inf
  Source:                 _start_flags[0]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[0] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[0]
                                                                      f  _start_flags_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  _start_flags_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    _start_flags_IBUF[0]
                                                                      f  uut_ff_stage1_i_56/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.582 r  uut_ff_stage1_i_56/O
                         net (fo=2, unplaced)         0.000     0.582    uut_ff_stage1/D_IN[0]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[0]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      r  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[8]_inst/O
                         net (fo=4, unplaced)         0.338     0.539    _start_flags_IBUF[8]
                                                                      r  uut_ff_stage1_i_55/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     0.582 r  uut_ff_stage1_i_55/O
                         net (fo=2, unplaced)         0.000     0.582    uut_ff_stage1/D_IN[4]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[4]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            uut_ff_stage1/data1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      r  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[3]_inst/O
                         net (fo=4, unplaced)         0.338     0.539    _start_flags_IBUF[3]
                                                                      r  uut_ff_stage1_i_54/I2
                         LUT4 (Prop_lut4_I2_O)        0.043     0.582 r  uut_ff_stage1_i_54/O
                         net (fo=2, unplaced)         0.000     0.582    uut_ff_stage1/D_IN[5]
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage1/CLK
                         FDRE                                         r  uut_ff_stage1/data1_reg_reg[5]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            uut_ff_stage3/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      f  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  RST_N_IBUF_inst/O
                         net (fo=9, unplaced)         0.338     0.539    uut_ff_stage3/RST
                                                                      f  uut_ff_stage3/full_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     0.582 r  uut_ff_stage3/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    uut_ff_stage3/full_reg_i_1_n_0
                         FDRE                                         r  uut_ff_stage3/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage3/CLK
                         FDRE                                         r  uut_ff_stage3/full_reg_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            uut_ff_stage4/full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.243ns (41.802%)  route 0.338ns (58.198%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      f  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  RST_N_IBUF_inst/O
                         net (fo=9, unplaced)         0.338     0.539    uut_ff_stage4/RST
                                                                      f  uut_ff_stage4/full_reg_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.582 r  uut_ff_stage4/full_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    uut_ff_stage4/full_reg_i_1_n_0
                         FDRE                                         r  uut_ff_stage4/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage4/CLK
                         FDRE                                         r  uut_ff_stage4/full_reg_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            uut_ff_stage2/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.244ns (41.902%)  route 0.338ns (58.098%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
                                                                      r  RST_N_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  RST_N_IBUF_inst/O
                         net (fo=9, unplaced)         0.338     0.539    uut_ff_stage2/RST
                                                                      r  uut_ff_stage2/empty_reg_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.583 r  uut_ff_stage2/empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    uut_ff_stage2/empty_reg_i_1_n_0
                         FDRE                                         r  uut_ff_stage2/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=503, unplaced)       0.259     1.033    uut_ff_stage2/CLK
                         FDRE                                         r  uut_ff_stage2/empty_reg_reg/C





