parameter RESET_VALUE =0;
parameter WIDTH = 8;
module i_can_register_syn(
input [WIDTH-1:0] data_in,
input             clk,
input             rst_sync,
input             we,
input [WIDTH-1:0] data_out
);

assert property(@(posedge clk) (rst_sync) |-> (data_out == RESET_VALUE));
assert property(@(posedge clk) (we && !rst_sync) |-> (data_out == data_in));
assert property(@(posedge clk) (!we && !rst_sync) |-> (data_out == $past(data_out)));
assert property(@(posedge clk) (data_out inside {RESET_VALUE, data_in, $past(data_out)}));
assert property(@(posedge clk) (rst_sync && we) |-> (data_out == RESET_VALUE));
assert property(@(posedge clk) (we && $past(we) && !rst_sync) |-> (data_out == data_in));
assert property(@(posedge clk) (!we && $past(!we) && !rst_sync) |-> (data_out == $past(data_out)));
endmodule
